<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\BtnUpSpeedLED\impl\gwsynthesis\BtnUpSpeedLED.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\BtnUpSpeedLED\src\BtnUpSpeedLED.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun 30 23:19:40 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>130</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>115</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>50.000(MHz)</td>
<td>57.452(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.594</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_7_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.006</td>
</tr>
<tr>
<td>2</td>
<td>2.594</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_12_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.006</td>
</tr>
<tr>
<td>3</td>
<td>2.652</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.948</td>
</tr>
<tr>
<td>4</td>
<td>2.652</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_11_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.948</td>
</tr>
<tr>
<td>5</td>
<td>2.759</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.841</td>
</tr>
<tr>
<td>6</td>
<td>3.003</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.597</td>
</tr>
<tr>
<td>7</td>
<td>3.003</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.597</td>
</tr>
<tr>
<td>8</td>
<td>3.003</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.597</td>
</tr>
<tr>
<td>9</td>
<td>3.003</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_15_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.597</td>
</tr>
<tr>
<td>10</td>
<td>3.012</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.588</td>
</tr>
<tr>
<td>11</td>
<td>3.016</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_21_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.584</td>
</tr>
<tr>
<td>12</td>
<td>3.050</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_24_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.550</td>
</tr>
<tr>
<td>13</td>
<td>3.153</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.447</td>
</tr>
<tr>
<td>14</td>
<td>3.153</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_8_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.447</td>
</tr>
<tr>
<td>15</td>
<td>3.157</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.443</td>
</tr>
<tr>
<td>16</td>
<td>3.487</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.113</td>
</tr>
<tr>
<td>17</td>
<td>3.487</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.113</td>
</tr>
<tr>
<td>18</td>
<td>3.487</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.113</td>
</tr>
<tr>
<td>19</td>
<td>3.554</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_13_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.046</td>
</tr>
<tr>
<td>20</td>
<td>3.768</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_25_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.832</td>
</tr>
<tr>
<td>21</td>
<td>3.814</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rLED_0_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.142</td>
</tr>
<tr>
<td>22</td>
<td>3.814</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rLED_1_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.142</td>
</tr>
<tr>
<td>23</td>
<td>3.814</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rLED_2_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.142</td>
</tr>
<tr>
<td>24</td>
<td>3.814</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rLED_4_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.142</td>
</tr>
<tr>
<td>25</td>
<td>3.814</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rLED_5_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.142</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>m_timerled/rCnt_3_s0/Q</td>
<td>m_timerled/rCnt_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>m_timerled/rCnt_0_s0/Q</td>
<td>m_timerled/rCnt_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>m_timerled/rCnt_1_s0/Q</td>
<td>m_timerled/rCnt_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>m_timerled/rCnt_6_s0/Q</td>
<td>m_timerled/rCnt_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>m_timerled/rCnt_7_s0/Q</td>
<td>m_timerled/rCnt_7_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>m_timerled/rCnt_18_s0/Q</td>
<td>m_timerled/rCnt_18_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>m_timerled/rCnt_24_s0/Q</td>
<td>m_timerled/rCnt_24_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>m_timerled/rLED_0_s0/Q</td>
<td>m_timerled/rLED_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>m_timerled/rCnt_5_s0/Q</td>
<td>m_timerled/rCnt_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.711</td>
<td>m_timerled/rCnt_25_s0/Q</td>
<td>m_timerled/rCnt_25_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>11</td>
<td>0.892</td>
<td>m_timerled/rLED_5_s0/Q</td>
<td>m_timerled/rLED_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>12</td>
<td>0.893</td>
<td>m_timerled/rCnt_4_s0/Q</td>
<td>m_timerled/rCnt_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>13</td>
<td>0.893</td>
<td>m_timerled/rCnt_20_s0/Q</td>
<td>m_timerled/rCnt_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>14</td>
<td>0.944</td>
<td>m_timerled/rCnt_14_s0/Q</td>
<td>m_timerled/rCnt_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>15</td>
<td>0.950</td>
<td>m_timerled/rCnt_20_s0/Q</td>
<td>m_timerled/rCnt_21_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.950</td>
</tr>
<tr>
<td>16</td>
<td>0.953</td>
<td>m_timerled/rLED_1_s0/Q</td>
<td>m_timerled/rLED_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
<tr>
<td>17</td>
<td>0.955</td>
<td>m_timerled/rLED_3_s0/Q</td>
<td>m_timerled/rLED_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>18</td>
<td>1.060</td>
<td>m_timerled/rCnt_2_s0/Q</td>
<td>m_timerled/rCnt_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>19</td>
<td>1.061</td>
<td>m_timerled/rCnt_8_s0/Q</td>
<td>m_timerled/rCnt_8_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>20</td>
<td>1.061</td>
<td>m_timerled/rCnt_12_s0/Q</td>
<td>m_timerled/rCnt_12_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>21</td>
<td>1.061</td>
<td>m_timerled/rCnt_13_s0/Q</td>
<td>m_timerled/rCnt_13_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>22</td>
<td>1.062</td>
<td>m_timerled/rCnt_10_s0/Q</td>
<td>m_timerled/rCnt_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>23</td>
<td>1.062</td>
<td>m_timerled/rCnt_11_s0/Q</td>
<td>m_timerled/rCnt_11_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>24</td>
<td>1.063</td>
<td>m_timerled/rLED_4_s0/Q</td>
<td>m_timerled/rLED_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.063</td>
</tr>
<tr>
<td>25</td>
<td>1.063</td>
<td>m_timerled/rCnt_9_s0/Q</td>
<td>m_timerled/rCnt_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.063</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>m_btn/rIntBtn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>m_btn/rIntBtn_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>m_timerled/rTimedelay_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>m_timerled/rTimedelay_18_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>m_timerled/rCnt_23_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>m_timerled/rCnt_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>m_timerled/rCnt_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>m_timerled/rCnt_24_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>m_timerled/rCnt_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>m_timerled/rCnt_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.447</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>m_timerled/n305_s1/I2</td>
</tr>
<tr>
<td>21.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n305_s1/F</td>
</tr>
<tr>
<td>21.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>m_timerled/rCnt_7_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>m_timerled/rCnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.869, 52.153%; route: 7.678, 45.152%; tC2Q: 0.458, 2.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.447</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>m_timerled/n300_s1/I2</td>
</tr>
<tr>
<td>21.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n300_s1/F</td>
</tr>
<tr>
<td>21.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>m_timerled/rCnt_12_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>m_timerled/rCnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.869, 52.153%; route: 7.678, 45.152%; tC2Q: 0.458, 2.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.600</td>
<td>1.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>m_timerled/n302_s1/I2</td>
</tr>
<tr>
<td>21.422</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n302_s1/F</td>
</tr>
<tr>
<td>21.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>m_timerled/rCnt_10_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>m_timerled/rCnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.659, 51.091%; route: 7.831, 46.204%; tC2Q: 0.458, 2.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.600</td>
<td>1.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>m_timerled/n301_s1/I2</td>
</tr>
<tr>
<td>21.422</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n301_s1/F</td>
</tr>
<tr>
<td>21.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>m_timerled/rCnt_11_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>m_timerled/rCnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.659, 51.091%; route: 7.831, 46.204%; tC2Q: 0.458, 2.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.282</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>m_timerled/n306_s1/I2</td>
</tr>
<tr>
<td>21.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n306_s1/F</td>
</tr>
<tr>
<td>21.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>m_timerled/rCnt_6_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>m_timerled/rCnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.869, 52.664%; route: 7.513, 44.614%; tC2Q: 0.458, 2.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.972</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/n311_s1/I0</td>
</tr>
<tr>
<td>21.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n311_s1/F</td>
</tr>
<tr>
<td>21.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.936, 53.840%; route: 7.203, 43.398%; tC2Q: 0.458, 2.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.972</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>m_timerled/n308_s1/I0</td>
</tr>
<tr>
<td>21.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s1/F</td>
</tr>
<tr>
<td>21.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>m_timerled/rCnt_4_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>m_timerled/rCnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.936, 53.840%; route: 7.203, 43.398%; tC2Q: 0.458, 2.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.972</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>m_timerled/n307_s2/I0</td>
</tr>
<tr>
<td>21.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n307_s2/F</td>
</tr>
<tr>
<td>21.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>m_timerled/rCnt_5_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>m_timerled/rCnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.936, 53.840%; route: 7.203, 43.398%; tC2Q: 0.458, 2.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.972</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>m_timerled/n297_s1/I2</td>
</tr>
<tr>
<td>21.071</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n297_s1/F</td>
</tr>
<tr>
<td>21.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>m_timerled/rCnt_15_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>m_timerled/rCnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.936, 53.840%; route: 7.203, 43.398%; tC2Q: 0.458, 2.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.436</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>m_timerled/n303_s1/I2</td>
</tr>
<tr>
<td>21.062</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n303_s1/F</td>
</tr>
<tr>
<td>21.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>m_timerled/rCnt_9_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>m_timerled/rCnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.463, 51.018%; route: 7.667, 46.219%; tC2Q: 0.458, 2.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.958</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>m_timerled/n291_s1/I2</td>
</tr>
<tr>
<td>21.057</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n291_s1/F</td>
</tr>
<tr>
<td>21.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>m_timerled/rCnt_21_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>m_timerled/rCnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.936, 53.885%; route: 7.189, 43.352%; tC2Q: 0.458, 2.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.924</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>m_timerled/n288_s1/I0</td>
</tr>
<tr>
<td>21.023</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n288_s1/F</td>
</tr>
<tr>
<td>21.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>m_timerled/rCnt_24_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>m_timerled/rCnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.936, 53.995%; route: 7.155, 43.235%; tC2Q: 0.458, 2.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.099</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>m_timerled/n310_s3/I0</td>
</tr>
<tr>
<td>20.921</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n310_s3/F</td>
</tr>
<tr>
<td>20.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>m_timerled/rCnt_2_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>m_timerled/rCnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.659, 52.646%; route: 7.330, 44.567%; tC2Q: 0.458, 2.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.099</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>m_timerled/n304_s4/I0</td>
</tr>
<tr>
<td>20.921</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n304_s4/F</td>
</tr>
<tr>
<td>20.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>m_timerled/rCnt_8_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>m_timerled/rCnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.659, 52.646%; route: 7.330, 44.567%; tC2Q: 0.458, 2.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.095</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>m_timerled/n309_s1/I2</td>
</tr>
<tr>
<td>20.917</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n309_s1/F</td>
</tr>
<tr>
<td>20.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>m_timerled/rCnt_3_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>m_timerled/rCnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.659, 52.661%; route: 7.326, 44.552%; tC2Q: 0.458, 2.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.488</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>m_timerled/n296_s1/I0</td>
</tr>
<tr>
<td>20.587</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n296_s1/F</td>
</tr>
<tr>
<td>20.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>m_timerled/rCnt_16_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>m_timerled/rCnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.898, 55.222%; route: 6.757, 41.934%; tC2Q: 0.458, 2.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.488</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>m_timerled/n295_s1/I2</td>
</tr>
<tr>
<td>20.587</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n295_s1/F</td>
</tr>
<tr>
<td>20.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>m_timerled/rCnt_17_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>m_timerled/rCnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.898, 55.222%; route: 6.757, 41.934%; tC2Q: 0.458, 2.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.488</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>m_timerled/n292_s1/I0</td>
</tr>
<tr>
<td>20.587</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n292_s1/F</td>
</tr>
<tr>
<td>20.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>m_timerled/rCnt_20_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>m_timerled/rCnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.898, 55.222%; route: 6.757, 41.934%; tC2Q: 0.458, 2.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.488</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>m_timerled/n299_s1/I0</td>
</tr>
<tr>
<td>20.520</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n299_s1/F</td>
</tr>
<tr>
<td>20.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>m_timerled/rCnt_13_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>m_timerled/rCnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.831, 55.035%; route: 6.757, 42.109%; tC2Q: 0.458, 2.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>19.484</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>m_timerled/n287_s1/I2</td>
</tr>
<tr>
<td>20.306</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n287_s1/F</td>
</tr>
<tr>
<td>20.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>m_timerled/rCnt_25_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>m_timerled/rCnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.621, 54.452%; route: 6.753, 42.653%; tC2Q: 0.458, 2.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rLED_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.616</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rLED_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>m_timerled/rLED_0_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>m_timerled/rLED_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.799, 48.314%; route: 7.885, 48.847%; tC2Q: 0.458, 2.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rLED_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.616</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rLED_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>m_timerled/rLED_1_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>m_timerled/rLED_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.799, 48.314%; route: 7.885, 48.847%; tC2Q: 0.458, 2.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rLED_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.616</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rLED_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>m_timerled/rLED_2_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>m_timerled/rLED_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.799, 48.314%; route: 7.885, 48.847%; tC2Q: 0.458, 2.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rLED_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.616</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rLED_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>m_timerled/rLED_4_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>m_timerled/rLED_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.799, 48.314%; route: 7.885, 48.847%; tC2Q: 0.458, 2.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rLED_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>m_timerled/n308_s2/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>m_timerled/n241_s80/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s80/F</td>
</tr>
<tr>
<td>10.588</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td>m_timerled/n241_s52/I0</td>
</tr>
<tr>
<td>11.546</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s52/COUT</td>
</tr>
<tr>
<td>11.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td>m_timerled/n241_s53/CIN</td>
</tr>
<tr>
<td>11.603</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s53/COUT</td>
</tr>
<tr>
<td>11.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td>m_timerled/n241_s54/CIN</td>
</tr>
<tr>
<td>11.660</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s54/COUT</td>
</tr>
<tr>
<td>11.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[1][B]</td>
<td>m_timerled/n241_s55/CIN</td>
</tr>
<tr>
<td>11.717</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s55/COUT</td>
</tr>
<tr>
<td>11.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][A]</td>
<td>m_timerled/n241_s56/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s56/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C23[2][B]</td>
<td>m_timerled/n241_s57/CIN</td>
</tr>
<tr>
<td>11.831</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s57/COUT</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td>m_timerled/n241_s58/CIN</td>
</tr>
<tr>
<td>11.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s58/COUT</td>
</tr>
<tr>
<td>12.456</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>m_timerled/n241_s82/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s82/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>m_timerled/n241_s79/I1</td>
</tr>
<tr>
<td>14.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s79/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td>m_timerled/n241_s61/I0</td>
</tr>
<tr>
<td>16.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s61/COUT</td>
</tr>
<tr>
<td>16.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>m_timerled/n241_s62/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s62/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>m_timerled/n241_s63/CIN</td>
</tr>
<tr>
<td>16.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s63/COUT</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td>m_timerled/n241_s64/CIN</td>
</tr>
<tr>
<td>16.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s64/COUT</td>
</tr>
<tr>
<td>16.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td>m_timerled/n241_s65/CIN</td>
</tr>
<tr>
<td>16.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s65/COUT</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td>m_timerled/n241_s66/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s66/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>m_timerled/n241_s67/CIN</td>
</tr>
<tr>
<td>16.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s67/COUT</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>m_timerled/n241_s68/CIN</td>
</tr>
<tr>
<td>16.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n241_s68/COUT</td>
</tr>
<tr>
<td>17.983</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>m_timerled/rLED_5_s2/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/rLED_5_s2/F</td>
</tr>
<tr>
<td>20.616</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">m_timerled/rLED_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>m_timerled/rLED_5_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>m_timerled/rLED_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.799, 48.314%; route: 7.885, 48.847%; tC2Q: 0.458, 2.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>m_timerled/rCnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_3_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>m_timerled/n309_s1/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n309_s1/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>m_timerled/rCnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>m_timerled/rCnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>m_timerled/rCnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_0_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>m_timerled/n312_s3/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n312_s3/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>m_timerled/rCnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>m_timerled/rCnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/n311_s1/I1</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n311_s1/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>m_timerled/rCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>m_timerled/rCnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_6_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>m_timerled/n306_s1/I3</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n306_s1/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>m_timerled/rCnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>m_timerled/rCnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>m_timerled/rCnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_7_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>m_timerled/n305_s1/I3</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n305_s1/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>m_timerled/rCnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>m_timerled/rCnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>m_timerled/rCnt_18_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_18_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>m_timerled/n294_s1/I3</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n294_s1/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>m_timerled/rCnt_18_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>m_timerled/rCnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>m_timerled/rCnt_24_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_24_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>m_timerled/n288_s1/I1</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n288_s1/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>m_timerled/rCnt_24_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>m_timerled/rCnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rLED_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rLED_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>m_timerled/rLED_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rLED_0_s0/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>m_timerled/n286_s4/I0</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">m_timerled/n286_s4/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">m_timerled/rLED_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>m_timerled/rLED_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>m_timerled/rLED_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>m_timerled/rCnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_5_s0/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>m_timerled/n307_s2/I1</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n307_s2/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>m_timerled/rCnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>m_timerled/rCnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>m_timerled/rCnt_25_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_25_s0/Q</td>
</tr>
<tr>
<td>3.650</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>m_timerled/n287_s1/I3</td>
</tr>
<tr>
<td>4.022</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">m_timerled/n287_s1/F</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>m_timerled/rCnt_25_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>m_timerled/rCnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rLED_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rLED_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>m_timerled/rLED_5_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">m_timerled/rLED_5_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>m_timerled/n281_s2/I3</td>
</tr>
<tr>
<td>4.203</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n281_s2/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">m_timerled/rLED_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>m_timerled/rLED_5_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>m_timerled/rLED_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>m_timerled/rCnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_4_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>m_timerled/n308_s1/I1</td>
</tr>
<tr>
<td>4.204</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n308_s1/F</td>
</tr>
<tr>
<td>4.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>m_timerled/rCnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>m_timerled/rCnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>m_timerled/rCnt_20_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_20_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>m_timerled/n292_s1/I1</td>
</tr>
<tr>
<td>4.204</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">m_timerled/n292_s1/F</td>
</tr>
<tr>
<td>4.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>m_timerled/rCnt_20_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>m_timerled/rCnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>m_timerled/rCnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_14_s0/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>m_timerled/n298_s1/I3</td>
</tr>
<tr>
<td>4.255</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n298_s1/F</td>
</tr>
<tr>
<td>4.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>m_timerled/rCnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>m_timerled/rCnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.403%; route: 0.239, 25.289%; tC2Q: 0.333, 35.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>m_timerled/rCnt_20_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_20_s0/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>m_timerled/n291_s1/I0</td>
</tr>
<tr>
<td>4.261</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n291_s1/F</td>
</tr>
<tr>
<td>4.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>m_timerled/rCnt_21_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>m_timerled/rCnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.155%; route: 0.245, 25.760%; tC2Q: 0.333, 35.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rLED_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rLED_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>m_timerled/rLED_1_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rLED_1_s0/Q</td>
</tr>
<tr>
<td>3.892</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>m_timerled/n284_s2/I2</td>
</tr>
<tr>
<td>4.264</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n284_s2/F</td>
</tr>
<tr>
<td>4.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rLED_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>m_timerled/rLED_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>m_timerled/rLED_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.049%; route: 0.247, 25.962%; tC2Q: 0.333, 34.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rLED_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rLED_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>m_timerled/rLED_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rLED_3_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>m_timerled/n283_s2/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n283_s2/F</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rLED_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>m_timerled/rLED_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>m_timerled/rLED_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.939%; route: 0.250, 26.169%; tC2Q: 0.333, 34.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>m_timerled/rCnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_2_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>m_timerled/n310_s3/I1</td>
</tr>
<tr>
<td>4.371</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n310_s3/F</td>
</tr>
<tr>
<td>4.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>m_timerled/rCnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>m_timerled/rCnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>m_timerled/rCnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_8_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>m_timerled/n304_s4/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n304_s4/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>m_timerled/rCnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>m_timerled/rCnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>m_timerled/rCnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_12_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>m_timerled/n300_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n300_s1/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>m_timerled/rCnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>m_timerled/rCnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>m_timerled/rCnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C28[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_13_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>m_timerled/n299_s1/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n299_s1/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>m_timerled/rCnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>m_timerled/rCnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>m_timerled/rCnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_10_s0/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>m_timerled/n302_s1/I3</td>
</tr>
<tr>
<td>4.373</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">m_timerled/n302_s1/F</td>
</tr>
<tr>
<td>4.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>m_timerled/rCnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>m_timerled/rCnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>m_timerled/rCnt_11_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_11_s0/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>m_timerled/n301_s1/I3</td>
</tr>
<tr>
<td>4.373</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">m_timerled/n301_s1/F</td>
</tr>
<tr>
<td>4.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>m_timerled/rCnt_11_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>m_timerled/rCnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rLED_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rLED_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>m_timerled/rLED_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C21[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rLED_4_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>m_timerled/n282_s2/I1</td>
</tr>
<tr>
<td>4.374</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n282_s2/F</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rLED_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>m_timerled/rLED_4_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>m_timerled/rLED_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.305%; route: 0.004, 0.333%; tC2Q: 0.333, 31.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>m_timerled/rCnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m_timerled/rCnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>m_timerled/rCnt_9_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_9_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>m_timerled/n303_s1/I3</td>
</tr>
<tr>
<td>4.374</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">m_timerled/n303_s1/F</td>
</tr>
<tr>
<td>4.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">m_timerled/rCnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>m_timerled/rCnt_9_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>m_timerled/rCnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.305%; route: 0.004, 0.333%; tC2Q: 0.333, 31.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>m_btn/rIntBtn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>m_btn/rIntBtn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>m_btn/rIntBtn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>m_btn/rIntBtn_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>m_btn/rIntBtn_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>m_btn/rIntBtn_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>m_timerled/rTimedelay_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>m_timerled/rTimedelay_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>m_timerled/rTimedelay_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>m_timerled/rTimedelay_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>m_timerled/rTimedelay_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>m_timerled/rTimedelay_18_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>m_timerled/rCnt_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>m_timerled/rCnt_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>m_timerled/rCnt_23_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>m_timerled/rCnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>m_timerled/rCnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>m_timerled/rCnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>m_timerled/rCnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>m_timerled/rCnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>m_timerled/rCnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>m_timerled/rCnt_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>m_timerled/rCnt_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>m_timerled/rCnt_24_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>m_timerled/rCnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>m_timerled/rCnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>m_timerled/rCnt_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>m_timerled/rCnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>m_timerled/rCnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>m_timerled/rCnt_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>46</td>
<td>CLK_d</td>
<td>2.594</td>
<td>0.262</td>
</tr>
<tr>
<td>29</td>
<td>m_timerled/rLED_5_6</td>
<td>2.594</td>
<td>1.865</td>
</tr>
<tr>
<td>11</td>
<td>m_timerled/rTimedelay_6_5</td>
<td>10.420</td>
<td>0.851</td>
</tr>
<tr>
<td>10</td>
<td>m_timerled/n299_7</td>
<td>11.837</td>
<td>1.646</td>
</tr>
<tr>
<td>8</td>
<td>m_timerled/n21_11</td>
<td>11.235</td>
<td>1.328</td>
</tr>
<tr>
<td>8</td>
<td>m_timerled/rLED[0]</td>
<td>16.487</td>
<td>1.294</td>
</tr>
<tr>
<td>8</td>
<td>m_timerled/rTimedelay[8]</td>
<td>6.953</td>
<td>1.484</td>
</tr>
<tr>
<td>7</td>
<td>m_timerled/rLED[1]</td>
<td>16.047</td>
<td>0.984</td>
</tr>
<tr>
<td>7</td>
<td>m_timerled/rTimedelay[24]</td>
<td>6.205</td>
<td>3.291</td>
</tr>
<tr>
<td>7</td>
<td>m_timerled/rTimedelay[15]</td>
<td>6.791</td>
<td>1.801</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C21</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
