\subsection{clkctrl.\+vhd}
\label{clkctrl_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/clkctrl/clkctrl/synthesis/clkctrl.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/clkctrl/clkctrl/synthesis/clkctrl.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- clkctrl.vhd}
00002 
00003 \textcolor{keyword}{-- Generated using ACDS version 15.1 193}
00004 
00005 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{IEEE};
00006 \textcolor{vhdlkeyword}{use }IEEE.std\_logic\_1164.\textcolor{keywordflow}{all};
00007 \textcolor{vhdlkeyword}{use }IEEE.numeric\_std.\textcolor{keywordflow}{all};
00008 
00009 \textcolor{keywordflow}{entity }clkctrl \textcolor{keywordflow}{is}
00010     \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00011         \textcolor{vhdlchar}{inclk}  \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{ --  altclkctrl\_input.inclk}
00012         \textcolor{vhdlchar}{ena}    \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{ --                  .ena}
00013         \textcolor{vhdlchar}{outclk} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}\textcolor{keyword}{         -- altclkctrl\_output.outclk}
00014     \textcolor{vhdlchar}{)};
00015 \textcolor{keywordflow}{end} \textcolor{keywordflow}{entity} \textcolor{vhdlchar}{clkctrl};
00016 
00017 \textcolor{keywordflow}{architecture} rtl \textcolor{keywordflow}{of} clkctrl is
00018     \textcolor{keywordflow}{component} clkctrl\_altclkctrl\_0 \textcolor{keywordflow}{is}
00019         \textcolor{keywordflow}{port} (
00020             inclk  : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- inclk}
00021             ena    : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic} := 'X'; \textcolor{keyword}{-- ena}
00022             outclk : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}\textcolor{keyword}{         -- outclk}
00023         );
00024     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{clkctrl_altclkctrl_0};
00025 
00026 \textcolor{vhdlkeyword}{begin}
00027 
00028     altclkctrl_0 : \textcolor{keywordflow}{component} clkctrl\_altclkctrl\_0
00029         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00030             inclk  => inclk,\textcolor{keyword}{  --  altclkctrl\_input.inclk}
00031             ena    => ena,\textcolor{keyword}{    --                  .ena}
00032             outclk => outclk  \textcolor{keyword}{-- altclkctrl\_output.outclk}
00033         \textcolor{vhdlchar}{)};
00034 
00035 \textcolor{keywordflow}{end} \textcolor{keywordflow}{architecture} \textcolor{vhdlchar}{rtl};\textcolor{keyword}{ -- of clkctrl}
\end{DoxyCode}
