
iCAP_testproject_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e78  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800a110  0800a110  0000b110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a150  0800a150  0000c010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a150  0800a150  0000b150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a158  0800a158  0000c010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a158  0800a158  0000b158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a15c  0800a15c  0000b15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  0800a160  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007fa0  24000010  0800a170  0000c010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24007fb0  0800a170  0000cfb0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e1b  00000000  00000000  0000c03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002534  00000000  00000000  0001ee59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  00021390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000996  00000000  00000000  00021ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00039968  00000000  00000000  00022986  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001274f  00000000  00000000  0005c2ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017bb7a  00000000  00000000  0006ea3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ea5b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032cc  00000000  00000000  001ea5fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001ed8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800a0f8 	.word	0x0800a0f8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	0800a0f8 	.word	0x0800a0f8

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b090      	sub	sp, #64	@ 0x40
 8000794:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000796:	f000 fa31 	bl	8000bfc <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800079a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800079e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80007a0:	bf00      	nop
 80007a2:	4b33      	ldr	r3, [pc, #204]	@ (8000870 <main+0xe0>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d004      	beq.n	80007b8 <main+0x28>
 80007ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80007b0:	1e5a      	subs	r2, r3, #1
 80007b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	dcf4      	bgt.n	80007a2 <main+0x12>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b8:	f001 fb4a 	bl	8001e50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007bc:	f000 f860 	bl	8000880 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80007c0:	4b2b      	ldr	r3, [pc, #172]	@ (8000870 <main+0xe0>)
 80007c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007c6:	4a2a      	ldr	r2, [pc, #168]	@ (8000870 <main+0xe0>)
 80007c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007d0:	4b27      	ldr	r3, [pc, #156]	@ (8000870 <main+0xe0>)
 80007d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80007dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80007de:	2000      	movs	r0, #0
 80007e0:	f004 fd9e 	bl	8005320 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80007e4:	2100      	movs	r1, #0
 80007e6:	2000      	movs	r0, #0
 80007e8:	f004 fdb4 	bl	8005354 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80007ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80007f2:	bf00      	nop
 80007f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000870 <main+0xe0>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d104      	bne.n	800080a <main+0x7a>
 8000800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000802:	1e5a      	subs	r2, r3, #1
 8000804:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8000806:	2b00      	cmp	r3, #0
 8000808:	dcf4      	bgt.n	80007f4 <main+0x64>
if ( timeout < 0 )
 800080a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800080c:	2b00      	cmp	r3, #0
 800080e:	da01      	bge.n	8000814 <main+0x84>
{
Error_Handler();
 8000810:	f000 fa20 	bl	8000c54 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000814:	f000 f96a 	bl	8000aec <MX_GPIO_Init>
  MX_DMA_Init();
 8000818:	f000 f938 	bl	8000a8c <MX_DMA_Init>
  MX_UART4_Init();
 800081c:	f000 f89c 	bl	8000958 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8000820:	f000 f8e8 	bl	80009f4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  
  /* Set PC0, PC1, PC2, PC3 to High (ON) state */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 8000824:	2201      	movs	r2, #1
 8000826:	210f      	movs	r1, #15
 8000828:	4812      	ldr	r0, [pc, #72]	@ (8000874 <main+0xe4>)
 800082a:	f004 fd45 	bl	80052b8 <HAL_GPIO_WritePin>

  /* Initialize UART1 for test (115200 baud) */
  if (!UART_Init(UART_UMBILICAL, 115200)) {
 800082e:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000832:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000836:	f001 f8f1 	bl	8001a1c <UART_Init>
    //Error_Handler();
  }
  
  /* Initialize UART4 for Honeywell i400 IMU - Factory default baud rate is 1Mbps (1,000,000) */
  if (!UART_Init(UART_IMU, 1000000)) {
 800083a:	490f      	ldr	r1, [pc, #60]	@ (8000878 <main+0xe8>)
 800083c:	f240 102f 	movw	r0, #303	@ 0x12f
 8000840:	f001 f8ec 	bl	8001a1c <UART_Init>
 8000844:	4603      	mov	r3, r0
 8000846:	f083 0301 	eor.w	r3, r3, #1
 800084a:	b2db      	uxtb	r3, r3
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <main+0xc4>
    Error_Handler();
 8000850:	f000 fa00 	bl	8000c54 <Error_Handler>
  while (1)
  {
    /* UART4 IMU Data Decoding - Get decoded IMU data from Honeywell i400 */
    /* CRITICAL: Call UART_GetIMUData as frequently as possible to minimize data_loss_count */
    IMU_Data_t imu_data;
    if (UART_GetIMUData(UART_IMU, &imu_data)) {
 8000854:	463b      	mov	r3, r7
 8000856:	4619      	mov	r1, r3
 8000858:	f240 102f 	movw	r0, #303	@ 0x12f
 800085c:	f001 f996 	bl	8001b8c <UART_GetIMUData>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d0f6      	beq.n	8000854 <main+0xc4>
      /* Toggle PA2 to indicate valid IMU data acquisition in main loop */
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 8000866:	2104      	movs	r1, #4
 8000868:	4804      	ldr	r0, [pc, #16]	@ (800087c <main+0xec>)
 800086a:	f004 fd3e 	bl	80052ea <HAL_GPIO_TogglePin>
  {
 800086e:	e7f1      	b.n	8000854 <main+0xc4>
 8000870:	58024400 	.word	0x58024400
 8000874:	58020800 	.word	0x58020800
 8000878:	000f4240 	.word	0x000f4240
 800087c:	58020000 	.word	0x58020000

08000880 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b09c      	sub	sp, #112	@ 0x70
 8000884:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088a:	224c      	movs	r2, #76	@ 0x4c
 800088c:	2100      	movs	r1, #0
 800088e:	4618      	mov	r0, r3
 8000890:	f009 fbf8 	bl	800a084 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	2220      	movs	r2, #32
 8000898:	2100      	movs	r1, #0
 800089a:	4618      	mov	r0, r3
 800089c:	f009 fbf2 	bl	800a084 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80008a0:	2004      	movs	r0, #4
 80008a2:	f004 fd6b 	bl	800537c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008a6:	2300      	movs	r3, #0
 80008a8:	603b      	str	r3, [r7, #0]
 80008aa:	4b29      	ldr	r3, [pc, #164]	@ (8000950 <SystemClock_Config+0xd0>)
 80008ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ae:	4a28      	ldr	r2, [pc, #160]	@ (8000950 <SystemClock_Config+0xd0>)
 80008b0:	f023 0301 	bic.w	r3, r3, #1
 80008b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80008b6:	4b26      	ldr	r3, [pc, #152]	@ (8000950 <SystemClock_Config+0xd0>)
 80008b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <SystemClock_Config+0xd4>)
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <SystemClock_Config+0xd4>)
 80008ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008ce:	6193      	str	r3, [r2, #24]
 80008d0:	4b20      	ldr	r3, [pc, #128]	@ (8000954 <SystemClock_Config+0xd4>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008d8:	603b      	str	r3, [r7, #0]
 80008da:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008dc:	bf00      	nop
 80008de:	4b1d      	ldr	r3, [pc, #116]	@ (8000954 <SystemClock_Config+0xd4>)
 80008e0:	699b      	ldr	r3, [r3, #24]
 80008e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008ea:	d1f8      	bne.n	80008de <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ec:	2302      	movs	r3, #2
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 80008f0:	2309      	movs	r3, #9
 80008f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008f4:	2340      	movs	r3, #64	@ 0x40
 80008f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008f8:	2300      	movs	r3, #0
 80008fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000900:	4618      	mov	r0, r3
 8000902:	f004 fd95 	bl	8005430 <HAL_RCC_OscConfig>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800090c:	f000 f9a2 	bl	8000c54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000910:	233f      	movs	r3, #63	@ 0x3f
 8000912:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000914:	2300      	movs	r3, #0
 8000916:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000918:	2300      	movs	r3, #0
 800091a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800091c:	2300      	movs	r3, #0
 800091e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000924:	2340      	movs	r3, #64	@ 0x40
 8000926:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000928:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800092c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800092e:	2300      	movs	r3, #0
 8000930:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f005 f9d4 	bl	8005ce4 <HAL_RCC_ClockConfig>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000942:	f000 f987 	bl	8000c54 <Error_Handler>
  }
}
 8000946:	bf00      	nop
 8000948:	3770      	adds	r7, #112	@ 0x70
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	58000400 	.word	0x58000400
 8000954:	58024800 	.word	0x58024800

08000958 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800095c:	4b22      	ldr	r3, [pc, #136]	@ (80009e8 <MX_UART4_Init+0x90>)
 800095e:	4a23      	ldr	r2, [pc, #140]	@ (80009ec <MX_UART4_Init+0x94>)
 8000960:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 1000000;
 8000962:	4b21      	ldr	r3, [pc, #132]	@ (80009e8 <MX_UART4_Init+0x90>)
 8000964:	4a22      	ldr	r2, [pc, #136]	@ (80009f0 <MX_UART4_Init+0x98>)
 8000966:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000968:	4b1f      	ldr	r3, [pc, #124]	@ (80009e8 <MX_UART4_Init+0x90>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800096e:	4b1e      	ldr	r3, [pc, #120]	@ (80009e8 <MX_UART4_Init+0x90>)
 8000970:	2200      	movs	r2, #0
 8000972:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000974:	4b1c      	ldr	r3, [pc, #112]	@ (80009e8 <MX_UART4_Init+0x90>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800097a:	4b1b      	ldr	r3, [pc, #108]	@ (80009e8 <MX_UART4_Init+0x90>)
 800097c:	220c      	movs	r2, #12
 800097e:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000980:	4b19      	ldr	r3, [pc, #100]	@ (80009e8 <MX_UART4_Init+0x90>)
 8000982:	2200      	movs	r2, #0
 8000984:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000986:	4b18      	ldr	r3, [pc, #96]	@ (80009e8 <MX_UART4_Init+0x90>)
 8000988:	2200      	movs	r2, #0
 800098a:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800098c:	4b16      	ldr	r3, [pc, #88]	@ (80009e8 <MX_UART4_Init+0x90>)
 800098e:	2200      	movs	r2, #0
 8000990:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000992:	4b15      	ldr	r3, [pc, #84]	@ (80009e8 <MX_UART4_Init+0x90>)
 8000994:	2200      	movs	r2, #0
 8000996:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000998:	4b13      	ldr	r3, [pc, #76]	@ (80009e8 <MX_UART4_Init+0x90>)
 800099a:	2200      	movs	r2, #0
 800099c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800099e:	4812      	ldr	r0, [pc, #72]	@ (80009e8 <MX_UART4_Init+0x90>)
 80009a0:	f007 fb58 	bl	8008054 <HAL_UART_Init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_UART4_Init+0x56>
  {
    Error_Handler();
 80009aa:	f000 f953 	bl	8000c54 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ae:	2100      	movs	r1, #0
 80009b0:	480d      	ldr	r0, [pc, #52]	@ (80009e8 <MX_UART4_Init+0x90>)
 80009b2:	f009 fa9d 	bl	8009ef0 <HAL_UARTEx_SetTxFifoThreshold>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_UART4_Init+0x68>
  {
    Error_Handler();
 80009bc:	f000 f94a 	bl	8000c54 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009c0:	2100      	movs	r1, #0
 80009c2:	4809      	ldr	r0, [pc, #36]	@ (80009e8 <MX_UART4_Init+0x90>)
 80009c4:	f009 fad2 	bl	8009f6c <HAL_UARTEx_SetRxFifoThreshold>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_UART4_Init+0x7a>
  {
    Error_Handler();
 80009ce:	f000 f941 	bl	8000c54 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 80009d2:	4805      	ldr	r0, [pc, #20]	@ (80009e8 <MX_UART4_Init+0x90>)
 80009d4:	f009 fa18 	bl	8009e08 <HAL_UARTEx_EnableFifoMode>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_UART4_Init+0x8a>
  {
    Error_Handler();
 80009de:	f000 f939 	bl	8000c54 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	2400002c 	.word	0x2400002c
 80009ec:	40004c00 	.word	0x40004c00
 80009f0:	000f4240 	.word	0x000f4240

080009f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009f8:	4b22      	ldr	r3, [pc, #136]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 80009fa:	4a23      	ldr	r2, [pc, #140]	@ (8000a88 <MX_USART1_UART_Init+0x94>)
 80009fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009fe:	4b21      	ldr	r3, [pc, #132]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a06:	4b1f      	ldr	r3, [pc, #124]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a12:	4b1c      	ldr	r3, [pc, #112]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a18:	4b1a      	ldr	r3, [pc, #104]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a1e:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a24:	4b17      	ldr	r3, [pc, #92]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a2a:	4b16      	ldr	r3, [pc, #88]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a30:	4b14      	ldr	r3, [pc, #80]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a36:	4b13      	ldr	r3, [pc, #76]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a3c:	4811      	ldr	r0, [pc, #68]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a3e:	f007 fb09 	bl	8008054 <HAL_UART_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a48:	f000 f904 	bl	8000c54 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	480d      	ldr	r0, [pc, #52]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a50:	f009 fa4e 	bl	8009ef0 <HAL_UARTEx_SetTxFifoThreshold>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a5a:	f000 f8fb 	bl	8000c54 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a5e:	2100      	movs	r1, #0
 8000a60:	4808      	ldr	r0, [pc, #32]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a62:	f009 fa83 	bl	8009f6c <HAL_UARTEx_SetRxFifoThreshold>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a6c:	f000 f8f2 	bl	8000c54 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a70:	4804      	ldr	r0, [pc, #16]	@ (8000a84 <MX_USART1_UART_Init+0x90>)
 8000a72:	f009 fa04 	bl	8009e7e <HAL_UARTEx_DisableFifoMode>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a7c:	f000 f8ea 	bl	8000c54 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a80:	bf00      	nop
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	240000c0 	.word	0x240000c0
 8000a88:	40011000 	.word	0x40011000

08000a8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a92:	4b15      	ldr	r3, [pc, #84]	@ (8000ae8 <MX_DMA_Init+0x5c>)
 8000a94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a98:	4a13      	ldr	r2, [pc, #76]	@ (8000ae8 <MX_DMA_Init+0x5c>)
 8000a9a:	f043 0301 	orr.w	r3, r3, #1
 8000a9e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000aa2:	4b11      	ldr	r3, [pc, #68]	@ (8000ae8 <MX_DMA_Init+0x5c>)
 8000aa4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	607b      	str	r3, [r7, #4]
 8000aae:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	200b      	movs	r0, #11
 8000ab6:	f001 fb5a 	bl	800216e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000aba:	200b      	movs	r0, #11
 8000abc:	f001 fb71 	bl	80021a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	200c      	movs	r0, #12
 8000ac6:	f001 fb52 	bl	800216e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000aca:	200c      	movs	r0, #12
 8000acc:	f001 fb69 	bl	80021a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	200d      	movs	r0, #13
 8000ad6:	f001 fb4a 	bl	800216e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000ada:	200d      	movs	r0, #13
 8000adc:	f001 fb61 	bl	80021a2 <HAL_NVIC_EnableIRQ>

}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	58024400 	.word	0x58024400

08000aec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af2:	f107 030c 	add.w	r3, r7, #12
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]
 8000afe:	60da      	str	r2, [r3, #12]
 8000b00:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b02:	4b3a      	ldr	r3, [pc, #232]	@ (8000bec <MX_GPIO_Init+0x100>)
 8000b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b08:	4a38      	ldr	r2, [pc, #224]	@ (8000bec <MX_GPIO_Init+0x100>)
 8000b0a:	f043 0304 	orr.w	r3, r3, #4
 8000b0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b12:	4b36      	ldr	r3, [pc, #216]	@ (8000bec <MX_GPIO_Init+0x100>)
 8000b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b18:	f003 0304 	and.w	r3, r3, #4
 8000b1c:	60bb      	str	r3, [r7, #8]
 8000b1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b20:	4b32      	ldr	r3, [pc, #200]	@ (8000bec <MX_GPIO_Init+0x100>)
 8000b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b26:	4a31      	ldr	r2, [pc, #196]	@ (8000bec <MX_GPIO_Init+0x100>)
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b30:	4b2e      	ldr	r3, [pc, #184]	@ (8000bec <MX_GPIO_Init+0x100>)
 8000b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b3e:	4b2b      	ldr	r3, [pc, #172]	@ (8000bec <MX_GPIO_Init+0x100>)
 8000b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b44:	4a29      	ldr	r2, [pc, #164]	@ (8000bec <MX_GPIO_Init+0x100>)
 8000b46:	f043 0308 	orr.w	r3, r3, #8
 8000b4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b4e:	4b27      	ldr	r3, [pc, #156]	@ (8000bec <MX_GPIO_Init+0x100>)
 8000b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b54:	f003 0308 	and.w	r3, r3, #8
 8000b58:	603b      	str	r3, [r7, #0]
 8000b5a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	210f      	movs	r1, #15
 8000b60:	4823      	ldr	r0, [pc, #140]	@ (8000bf0 <MX_GPIO_Init+0x104>)
 8000b62:	f004 fba9 	bl	80052b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000b66:	2201      	movs	r2, #1
 8000b68:	2104      	movs	r1, #4
 8000b6a:	4822      	ldr	r0, [pc, #136]	@ (8000bf4 <MX_GPIO_Init+0x108>)
 8000b6c:	f004 fba4 	bl	80052b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	210f      	movs	r1, #15
 8000b74:	4820      	ldr	r0, [pc, #128]	@ (8000bf8 <MX_GPIO_Init+0x10c>)
 8000b76:	f004 fb9f 	bl	80052b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000b7a:	230f      	movs	r3, #15
 8000b7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b86:	2300      	movs	r3, #0
 8000b88:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b8a:	f107 030c 	add.w	r3, r7, #12
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4817      	ldr	r0, [pc, #92]	@ (8000bf0 <MX_GPIO_Init+0x104>)
 8000b92:	f004 f9e1 	bl	8004f58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b96:	2304      	movs	r3, #4
 8000b98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba6:	f107 030c 	add.w	r3, r7, #12
 8000baa:	4619      	mov	r1, r3
 8000bac:	4811      	ldr	r0, [pc, #68]	@ (8000bf4 <MX_GPIO_Init+0x108>)
 8000bae:	f004 f9d3 	bl	8004f58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000bb2:	230f      	movs	r3, #15
 8000bb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bc2:	f107 030c 	add.w	r3, r7, #12
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	480b      	ldr	r0, [pc, #44]	@ (8000bf8 <MX_GPIO_Init+0x10c>)
 8000bca:	f004 f9c5 	bl	8004f58 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 8000bce:	2100      	movs	r1, #0
 8000bd0:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000bd4:	f001 f9da 	bl	8001f8c <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8000bd8:	2100      	movs	r1, #0
 8000bda:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000bde:	f001 f9d5 	bl	8001f8c <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000be2:	bf00      	nop
 8000be4:	3720      	adds	r7, #32
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	58024400 	.word	0x58024400
 8000bf0:	58020800 	.word	0x58020800
 8000bf4:	58020000 	.word	0x58020000
 8000bf8:	58020c00 	.word	0x58020c00

08000bfc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c02:	463b      	mov	r3, r7
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c0e:	f001 fae3 	bl	80021d8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c12:	2301      	movs	r3, #1
 8000c14:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c16:	2300      	movs	r3, #0
 8000c18:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c1e:	231f      	movs	r3, #31
 8000c20:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000c22:	2387      	movs	r3, #135	@ 0x87
 8000c24:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c32:	2301      	movs	r3, #1
 8000c34:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000c36:	2300      	movs	r3, #0
 8000c38:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c3e:	463b      	mov	r3, r7
 8000c40:	4618      	mov	r0, r3
 8000c42:	f001 fb01 	bl	8002248 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c46:	2004      	movs	r0, #4
 8000c48:	f001 fade 	bl	8002208 <HAL_MPU_Enable>

}
 8000c4c:	bf00      	nop
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c58:	b672      	cpsid	i
}
 8000c5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c5c:	bf00      	nop
 8000c5e:	e7fd      	b.n	8000c5c <Error_Handler+0x8>

08000c60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c66:	4b0a      	ldr	r3, [pc, #40]	@ (8000c90 <HAL_MspInit+0x30>)
 8000c68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c6c:	4a08      	ldr	r2, [pc, #32]	@ (8000c90 <HAL_MspInit+0x30>)
 8000c6e:	f043 0302 	orr.w	r3, r3, #2
 8000c72:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c76:	4b06      	ldr	r3, [pc, #24]	@ (8000c90 <HAL_MspInit+0x30>)
 8000c78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c7c:	f003 0302 	and.w	r3, r3, #2
 8000c80:	607b      	str	r3, [r7, #4]
 8000c82:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c84:	bf00      	nop
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	58024400 	.word	0x58024400

08000c94 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b0bc      	sub	sp, #240	@ 0xf0
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	605a      	str	r2, [r3, #4]
 8000ca6:	609a      	str	r2, [r3, #8]
 8000ca8:	60da      	str	r2, [r3, #12]
 8000caa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cac:	f107 0318 	add.w	r3, r7, #24
 8000cb0:	22c0      	movs	r2, #192	@ 0xc0
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f009 f9e5 	bl	800a084 <memset>
  if(huart->Instance==UART4)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4aa6      	ldr	r2, [pc, #664]	@ (8000f58 <HAL_UART_MspInit+0x2c4>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	f040 8094 	bne.w	8000dee <HAL_UART_MspInit+0x15a>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000cc6:	f04f 0202 	mov.w	r2, #2
 8000cca:	f04f 0300 	mov.w	r3, #0
 8000cce:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cd8:	f107 0318 	add.w	r3, r7, #24
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f005 fb8d 	bl	80063fc <HAL_RCCEx_PeriphCLKConfig>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8000ce8:	f7ff ffb4 	bl	8000c54 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000cec:	4b9b      	ldr	r3, [pc, #620]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000cee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cf2:	4a9a      	ldr	r2, [pc, #616]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000cf4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000cf8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000cfc:	4b97      	ldr	r3, [pc, #604]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000cfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000d06:	617b      	str	r3, [r7, #20]
 8000d08:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0a:	4b94      	ldr	r3, [pc, #592]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000d0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d10:	4a92      	ldr	r2, [pc, #584]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000d12:	f043 0301 	orr.w	r3, r3, #1
 8000d16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d1a:	4b90      	ldr	r3, [pc, #576]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d20:	f003 0301 	and.w	r3, r3, #1
 8000d24:	613b      	str	r3, [r7, #16]
 8000d26:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d40:	2308      	movs	r3, #8
 8000d42:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d46:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4884      	ldr	r0, [pc, #528]	@ (8000f60 <HAL_UART_MspInit+0x2cc>)
 8000d4e:	f004 f903 	bl	8004f58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d52:	2302      	movs	r3, #2
 8000d54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d64:	2303      	movs	r3, #3
 8000d66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d6a:	2308      	movs	r3, #8
 8000d6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d70:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000d74:	4619      	mov	r1, r3
 8000d76:	487a      	ldr	r0, [pc, #488]	@ (8000f60 <HAL_UART_MspInit+0x2cc>)
 8000d78:	f004 f8ee 	bl	8004f58 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8000d7c:	4b79      	ldr	r3, [pc, #484]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000d7e:	4a7a      	ldr	r2, [pc, #488]	@ (8000f68 <HAL_UART_MspInit+0x2d4>)
 8000d80:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8000d82:	4b78      	ldr	r3, [pc, #480]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000d84:	223f      	movs	r2, #63	@ 0x3f
 8000d86:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d88:	4b76      	ldr	r3, [pc, #472]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d8e:	4b75      	ldr	r3, [pc, #468]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d94:	4b73      	ldr	r3, [pc, #460]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000d96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d9a:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d9c:	4b71      	ldr	r3, [pc, #452]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000da2:	4b70      	ldr	r3, [pc, #448]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8000da8:	4b6e      	ldr	r3, [pc, #440]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000daa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000dae:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000db0:	4b6c      	ldr	r3, [pc, #432]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000db2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000db6:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000db8:	4b6a      	ldr	r3, [pc, #424]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8000dbe:	4869      	ldr	r0, [pc, #420]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000dc0:	f001 fa82 	bl	80022c8 <HAL_DMA_Init>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8000dca:	f7ff ff43 	bl	8000c54 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4a64      	ldr	r2, [pc, #400]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000dd2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000dd6:	4a63      	ldr	r2, [pc, #396]	@ (8000f64 <HAL_UART_MspInit+0x2d0>)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2100      	movs	r1, #0
 8000de0:	2034      	movs	r0, #52	@ 0x34
 8000de2:	f001 f9c4 	bl	800216e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000de6:	2034      	movs	r0, #52	@ 0x34
 8000de8:	f001 f9db 	bl	80021a2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8000dec:	e0af      	b.n	8000f4e <HAL_UART_MspInit+0x2ba>
  else if(huart->Instance==USART1)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a5e      	ldr	r2, [pc, #376]	@ (8000f6c <HAL_UART_MspInit+0x2d8>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	f040 80aa 	bne.w	8000f4e <HAL_UART_MspInit+0x2ba>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000dfa:	f04f 0201 	mov.w	r2, #1
 8000dfe:	f04f 0300 	mov.w	r3, #0
 8000e02:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000e06:	2300      	movs	r3, #0
 8000e08:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e0c:	f107 0318 	add.w	r3, r7, #24
 8000e10:	4618      	mov	r0, r3
 8000e12:	f005 faf3 	bl	80063fc <HAL_RCCEx_PeriphCLKConfig>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8000e1c:	f7ff ff1a 	bl	8000c54 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e20:	4b4e      	ldr	r3, [pc, #312]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000e22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000e26:	4a4d      	ldr	r2, [pc, #308]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000e28:	f043 0310 	orr.w	r3, r3, #16
 8000e2c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000e30:	4b4a      	ldr	r3, [pc, #296]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000e32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000e36:	f003 0310 	and.w	r3, r3, #16
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3e:	4b47      	ldr	r3, [pc, #284]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e44:	4a45      	ldr	r2, [pc, #276]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000e46:	f043 0301 	orr.w	r3, r3, #1
 8000e4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e4e:	4b43      	ldr	r3, [pc, #268]	@ (8000f5c <HAL_UART_MspInit+0x2c8>)
 8000e50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	60bb      	str	r3, [r7, #8]
 8000e5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 8000e5c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000e60:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e64:	2302      	movs	r3, #2
 8000e66:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e76:	2307      	movs	r3, #7
 8000e78:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e80:	4619      	mov	r1, r3
 8000e82:	4837      	ldr	r0, [pc, #220]	@ (8000f60 <HAL_UART_MspInit+0x2cc>)
 8000e84:	f004 f868 	bl	8004f58 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8000e88:	4b39      	ldr	r3, [pc, #228]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000e8a:	4a3a      	ldr	r2, [pc, #232]	@ (8000f74 <HAL_UART_MspInit+0x2e0>)
 8000e8c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8000e8e:	4b38      	ldr	r3, [pc, #224]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000e90:	2229      	movs	r2, #41	@ 0x29
 8000e92:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e94:	4b36      	ldr	r3, [pc, #216]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e9a:	4b35      	ldr	r3, [pc, #212]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ea0:	4b33      	ldr	r3, [pc, #204]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000ea2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ea6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ea8:	4b31      	ldr	r3, [pc, #196]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000eae:	4b30      	ldr	r3, [pc, #192]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000eba:	4b2d      	ldr	r3, [pc, #180]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000ec6:	482a      	ldr	r0, [pc, #168]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000ec8:	f001 f9fe 	bl	80022c8 <HAL_DMA_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <HAL_UART_MspInit+0x242>
      Error_Handler();
 8000ed2:	f7ff febf 	bl	8000c54 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a25      	ldr	r2, [pc, #148]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000eda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000ede:	4a24      	ldr	r2, [pc, #144]	@ (8000f70 <HAL_UART_MspInit+0x2dc>)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream1;
 8000ee4:	4b24      	ldr	r3, [pc, #144]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000ee6:	4a25      	ldr	r2, [pc, #148]	@ (8000f7c <HAL_UART_MspInit+0x2e8>)
 8000ee8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8000eea:	4b23      	ldr	r3, [pc, #140]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000eec:	222a      	movs	r2, #42	@ 0x2a
 8000eee:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ef0:	4b21      	ldr	r3, [pc, #132]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000ef2:	2240      	movs	r2, #64	@ 0x40
 8000ef4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ef6:	4b20      	ldr	r3, [pc, #128]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000efc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000efe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f02:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f04:	4b1c      	ldr	r3, [pc, #112]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f0a:	4b1b      	ldr	r3, [pc, #108]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000f10:	4b19      	ldr	r3, [pc, #100]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f16:	4b18      	ldr	r3, [pc, #96]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f1c:	4b16      	ldr	r3, [pc, #88]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000f22:	4815      	ldr	r0, [pc, #84]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000f24:	f001 f9d0 	bl	80022c8 <HAL_DMA_Init>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_UART_MspInit+0x29e>
      Error_Handler();
 8000f2e:	f7ff fe91 	bl	8000c54 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a10      	ldr	r2, [pc, #64]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000f36:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000f38:	4a0f      	ldr	r2, [pc, #60]	@ (8000f78 <HAL_UART_MspInit+0x2e4>)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2100      	movs	r1, #0
 8000f42:	2025      	movs	r0, #37	@ 0x25
 8000f44:	f001 f913 	bl	800216e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f48:	2025      	movs	r0, #37	@ 0x25
 8000f4a:	f001 f92a 	bl	80021a2 <HAL_NVIC_EnableIRQ>
}
 8000f4e:	bf00      	nop
 8000f50:	37f0      	adds	r7, #240	@ 0xf0
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40004c00 	.word	0x40004c00
 8000f5c:	58024400 	.word	0x58024400
 8000f60:	58020000 	.word	0x58020000
 8000f64:	24000154 	.word	0x24000154
 8000f68:	40020040 	.word	0x40020040
 8000f6c:	40011000 	.word	0x40011000
 8000f70:	240001cc 	.word	0x240001cc
 8000f74:	40020010 	.word	0x40020010
 8000f78:	24000244 	.word	0x24000244
 8000f7c:	40020028 	.word	0x40020028

08000f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f84:	bf00      	nop
 8000f86:	e7fd      	b.n	8000f84 <NMI_Handler+0x4>

08000f88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <HardFault_Handler+0x4>

08000f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f94:	bf00      	nop
 8000f96:	e7fd      	b.n	8000f94 <MemManage_Handler+0x4>

08000f98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f9c:	bf00      	nop
 8000f9e:	e7fd      	b.n	8000f9c <BusFault_Handler+0x4>

08000fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa4:	bf00      	nop
 8000fa6:	e7fd      	b.n	8000fa4 <UsageFault_Handler+0x4>

08000fa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr

08000fb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fba:	bf00      	nop
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fd6:	f000 ffad 	bl	8001f34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000fe4:	4802      	ldr	r0, [pc, #8]	@ (8000ff0 <DMA1_Stream0_IRQHandler+0x10>)
 8000fe6:	f002 fc99 	bl	800391c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	240001cc 	.word	0x240001cc

08000ff4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000ff8:	4802      	ldr	r0, [pc, #8]	@ (8001004 <DMA1_Stream1_IRQHandler+0x10>)
 8000ffa:	f002 fc8f 	bl	800391c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	24000244 	.word	0x24000244

08001008 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800100c:	4802      	ldr	r0, [pc, #8]	@ (8001018 <DMA1_Stream2_IRQHandler+0x10>)
 800100e:	f002 fc85 	bl	800391c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	24000154 	.word	0x24000154

0800101c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001020:	4802      	ldr	r0, [pc, #8]	@ (800102c <USART1_IRQHandler+0x10>)
 8001022:	f007 f949 	bl	80082b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	240000c0 	.word	0x240000c0

08001030 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
  /* Check for IDLE line interrupt (for DMA + IDLE mode) */
  if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE) != RESET) {
 8001036:	4b4e      	ldr	r3, [pc, #312]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	69db      	ldr	r3, [r3, #28]
 800103c:	f003 0310 	and.w	r3, r3, #16
 8001040:	2b10      	cmp	r3, #16
 8001042:	f040 808d 	bne.w	8001160 <UART4_IRQHandler+0x130>
    /* Clear IDLE flag - MUST be cleared */
    __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8001046:	4b4a      	ldr	r3, [pc, #296]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2210      	movs	r2, #16
 800104c:	621a      	str	r2, [r3, #32]
    /* HAL_UART_Receive_DMA doesn't automatically trigger RxEventCallback */
    extern void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size);
    
    /* Calculate received size from DMA counter */
    /* RX_DMA_BUFFER_SIZE is defined in UARTComm.h (4096 bytes) */
    uint16_t received_size = RX_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart4.hdmarx);
 800104e:	4b48      	ldr	r3, [pc, #288]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001050:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a47      	ldr	r2, [pc, #284]	@ (8001174 <UART4_IRQHandler+0x144>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d068      	beq.n	800112e <UART4_IRQHandler+0xfe>
 800105c:	4b44      	ldr	r3, [pc, #272]	@ (8001170 <UART4_IRQHandler+0x140>)
 800105e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a44      	ldr	r2, [pc, #272]	@ (8001178 <UART4_IRQHandler+0x148>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d061      	beq.n	800112e <UART4_IRQHandler+0xfe>
 800106a:	4b41      	ldr	r3, [pc, #260]	@ (8001170 <UART4_IRQHandler+0x140>)
 800106c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a42      	ldr	r2, [pc, #264]	@ (800117c <UART4_IRQHandler+0x14c>)
 8001074:	4293      	cmp	r3, r2
 8001076:	d05a      	beq.n	800112e <UART4_IRQHandler+0xfe>
 8001078:	4b3d      	ldr	r3, [pc, #244]	@ (8001170 <UART4_IRQHandler+0x140>)
 800107a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a3f      	ldr	r2, [pc, #252]	@ (8001180 <UART4_IRQHandler+0x150>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d053      	beq.n	800112e <UART4_IRQHandler+0xfe>
 8001086:	4b3a      	ldr	r3, [pc, #232]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001088:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a3d      	ldr	r2, [pc, #244]	@ (8001184 <UART4_IRQHandler+0x154>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d04c      	beq.n	800112e <UART4_IRQHandler+0xfe>
 8001094:	4b36      	ldr	r3, [pc, #216]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001096:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a3a      	ldr	r2, [pc, #232]	@ (8001188 <UART4_IRQHandler+0x158>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d045      	beq.n	800112e <UART4_IRQHandler+0xfe>
 80010a2:	4b33      	ldr	r3, [pc, #204]	@ (8001170 <UART4_IRQHandler+0x140>)
 80010a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a38      	ldr	r2, [pc, #224]	@ (800118c <UART4_IRQHandler+0x15c>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d03e      	beq.n	800112e <UART4_IRQHandler+0xfe>
 80010b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001170 <UART4_IRQHandler+0x140>)
 80010b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a35      	ldr	r2, [pc, #212]	@ (8001190 <UART4_IRQHandler+0x160>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d037      	beq.n	800112e <UART4_IRQHandler+0xfe>
 80010be:	4b2c      	ldr	r3, [pc, #176]	@ (8001170 <UART4_IRQHandler+0x140>)
 80010c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a33      	ldr	r2, [pc, #204]	@ (8001194 <UART4_IRQHandler+0x164>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d030      	beq.n	800112e <UART4_IRQHandler+0xfe>
 80010cc:	4b28      	ldr	r3, [pc, #160]	@ (8001170 <UART4_IRQHandler+0x140>)
 80010ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a30      	ldr	r2, [pc, #192]	@ (8001198 <UART4_IRQHandler+0x168>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d029      	beq.n	800112e <UART4_IRQHandler+0xfe>
 80010da:	4b25      	ldr	r3, [pc, #148]	@ (8001170 <UART4_IRQHandler+0x140>)
 80010dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a2e      	ldr	r2, [pc, #184]	@ (800119c <UART4_IRQHandler+0x16c>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d022      	beq.n	800112e <UART4_IRQHandler+0xfe>
 80010e8:	4b21      	ldr	r3, [pc, #132]	@ (8001170 <UART4_IRQHandler+0x140>)
 80010ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a2b      	ldr	r2, [pc, #172]	@ (80011a0 <UART4_IRQHandler+0x170>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d01b      	beq.n	800112e <UART4_IRQHandler+0xfe>
 80010f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001170 <UART4_IRQHandler+0x140>)
 80010f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a29      	ldr	r2, [pc, #164]	@ (80011a4 <UART4_IRQHandler+0x174>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d014      	beq.n	800112e <UART4_IRQHandler+0xfe>
 8001104:	4b1a      	ldr	r3, [pc, #104]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001106:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a26      	ldr	r2, [pc, #152]	@ (80011a8 <UART4_IRQHandler+0x178>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d00d      	beq.n	800112e <UART4_IRQHandler+0xfe>
 8001112:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001114:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a24      	ldr	r2, [pc, #144]	@ (80011ac <UART4_IRQHandler+0x17c>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d006      	beq.n	800112e <UART4_IRQHandler+0xfe>
 8001120:	4b13      	ldr	r3, [pc, #76]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001122:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a21      	ldr	r2, [pc, #132]	@ (80011b0 <UART4_IRQHandler+0x180>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d109      	bne.n	8001142 <UART4_IRQHandler+0x112>
 800112e:	4b10      	ldr	r3, [pc, #64]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001130:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	b29b      	uxth	r3, r3
 800113a:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800113e:	b29b      	uxth	r3, r3
 8001140:	e008      	b.n	8001154 <UART4_IRQHandler+0x124>
 8001142:	4b0b      	ldr	r3, [pc, #44]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001144:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	b29b      	uxth	r3, r3
 800114e:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8001152:	b29b      	uxth	r3, r3
 8001154:	80fb      	strh	r3, [r7, #6]
    HAL_UARTEx_RxEventCallback(&huart4, received_size);
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	4619      	mov	r1, r3
 800115a:	4805      	ldr	r0, [pc, #20]	@ (8001170 <UART4_IRQHandler+0x140>)
 800115c:	f000 fd7e 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
  }
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001160:	4803      	ldr	r0, [pc, #12]	@ (8001170 <UART4_IRQHandler+0x140>)
 8001162:	f007 f8a9 	bl	80082b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	2400002c 	.word	0x2400002c
 8001174:	40020010 	.word	0x40020010
 8001178:	40020028 	.word	0x40020028
 800117c:	40020040 	.word	0x40020040
 8001180:	40020058 	.word	0x40020058
 8001184:	40020070 	.word	0x40020070
 8001188:	40020088 	.word	0x40020088
 800118c:	400200a0 	.word	0x400200a0
 8001190:	400200b8 	.word	0x400200b8
 8001194:	40020410 	.word	0x40020410
 8001198:	40020428 	.word	0x40020428
 800119c:	40020440 	.word	0x40020440
 80011a0:	40020458 	.word	0x40020458
 80011a4:	40020470 	.word	0x40020470
 80011a8:	40020488 	.word	0x40020488
 80011ac:	400204a0 	.word	0x400204a0
 80011b0:	400204b8 	.word	0x400204b8

080011b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80011b4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80011f0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80011b8:	f7ff fad2 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011bc:	f7ff fa22 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c0:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011c2:	490d      	ldr	r1, [pc, #52]	@ (80011f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011c4:	4a0d      	ldr	r2, [pc, #52]	@ (80011fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011c8:	e002      	b.n	80011d0 <LoopCopyDataInit>

080011ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ce:	3304      	adds	r3, #4

080011d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d4:	d3f9      	bcc.n	80011ca <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001200 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001204 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011dc:	e001      	b.n	80011e2 <LoopFillZerobss>

080011de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e0:	3204      	adds	r2, #4

080011e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e4:	d3fb      	bcc.n	80011de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011e6:	f008 ff55 	bl	800a094 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ea:	f7ff fad1 	bl	8000790 <main>
  bx  lr
 80011ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011f0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80011f4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80011f8:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80011fc:	0800a160 	.word	0x0800a160
  ldr r2, =_sbss
 8001200:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001204:	24007fb0 	.word	0x24007fb0

08001208 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001208:	e7fe      	b.n	8001208 <ADC3_IRQHandler>
	...

0800120c <GetChannelIndex>:
static bool ParseI400Packet(uint16_t channel_idx, uint8_t *packet_data);
static void ProcessDmaBuffer(uint16_t channel_idx);

/* Helper Functions */
static uint16_t GetChannelIndex(uint16_t Channel)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	80fb      	strh	r3, [r7, #6]
    switch (Channel) {
 8001216:	88fb      	ldrh	r3, [r7, #6]
 8001218:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800121c:	2b05      	cmp	r3, #5
 800121e:	d819      	bhi.n	8001254 <GetChannelIndex+0x48>
 8001220:	a201      	add	r2, pc, #4	@ (adr r2, 8001228 <GetChannelIndex+0x1c>)
 8001222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001226:	bf00      	nop
 8001228:	08001241 	.word	0x08001241
 800122c:	08001245 	.word	0x08001245
 8001230:	08001251 	.word	0x08001251
 8001234:	08001249 	.word	0x08001249
 8001238:	08001255 	.word	0x08001255
 800123c:	0800124d 	.word	0x0800124d
        case UART_UMBILICAL: return UART_CH_UMBILICAL;
 8001240:	2300      	movs	r3, #0
 8001242:	e008      	b.n	8001256 <GetChannelIndex+0x4a>
        case UART_RPI: return UART_CH_RPI;
 8001244:	2302      	movs	r3, #2
 8001246:	e006      	b.n	8001256 <GetChannelIndex+0x4a>
        case UART_IMU: return UART_CH_IMU;
 8001248:	2303      	movs	r3, #3
 800124a:	e004      	b.n	8001256 <GetChannelIndex+0x4a>
        case UART_CERTUS: return UART_CH_CERTUS;
 800124c:	2304      	movs	r3, #4
 800124e:	e002      	b.n	8001256 <GetChannelIndex+0x4a>
        case UART_GPS: return UART_CH_GPS;
 8001250:	2305      	movs	r3, #5
 8001252:	e000      	b.n	8001256 <GetChannelIndex+0x4a>
        default: return UART_CHANNEL_MAX;
 8001254:	2307      	movs	r3, #7
    }
}
 8001256:	4618      	mov	r0, r3
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop

08001264 <InitChannelMapping>:

static void InitChannelMapping(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
    /* UART1 (UMBILICAL) */
    uart_instances[0].huart = &huart1;
 8001268:	4b11      	ldr	r3, [pc, #68]	@ (80012b0 <InitChannelMapping+0x4c>)
 800126a:	4a12      	ldr	r2, [pc, #72]	@ (80012b4 <InitChannelMapping+0x50>)
 800126c:	601a      	str	r2, [r3, #0]
    uart_instances[0].hdma_rx = &hdma_usart1_rx;
 800126e:	4b10      	ldr	r3, [pc, #64]	@ (80012b0 <InitChannelMapping+0x4c>)
 8001270:	4a11      	ldr	r2, [pc, #68]	@ (80012b8 <InitChannelMapping+0x54>)
 8001272:	605a      	str	r2, [r3, #4]
    uart_instances[0].hdma_tx = &hdma_usart1_tx;
 8001274:	4b0e      	ldr	r3, [pc, #56]	@ (80012b0 <InitChannelMapping+0x4c>)
 8001276:	4a11      	ldr	r2, [pc, #68]	@ (80012bc <InitChannelMapping+0x58>)
 8001278:	609a      	str	r2, [r3, #8]
    
    /* UART4 (IMU) */
    uart_instances[3].huart = &huart4;
 800127a:	4b0d      	ldr	r3, [pc, #52]	@ (80012b0 <InitChannelMapping+0x4c>)
 800127c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001280:	461a      	mov	r2, r3
 8001282:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <InitChannelMapping+0x5c>)
 8001284:	f8c2 3558 	str.w	r3, [r2, #1368]	@ 0x558
    uart_instances[3].hdma_rx = &hdma_uart4_rx;
 8001288:	4b09      	ldr	r3, [pc, #36]	@ (80012b0 <InitChannelMapping+0x4c>)
 800128a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800128e:	461a      	mov	r2, r3
 8001290:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <InitChannelMapping+0x60>)
 8001292:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
    uart_instances[3].hdma_tx = &hdma_uart4_tx;
 8001296:	4b06      	ldr	r3, [pc, #24]	@ (80012b0 <InitChannelMapping+0x4c>)
 8001298:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800129c:	461a      	mov	r2, r3
 800129e:	4b0a      	ldr	r3, [pc, #40]	@ (80012c8 <InitChannelMapping+0x64>)
 80012a0:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	24000334 	.word	0x24000334
 80012b4:	240000c0 	.word	0x240000c0
 80012b8:	240001cc 	.word	0x240001cc
 80012bc:	24000244 	.word	0x24000244
 80012c0:	2400002c 	.word	0x2400002c
 80012c4:	24000154 	.word	0x24000154
 80012c8:	240002bc 	.word	0x240002bc

080012cc <Verify_i400_Checksum>:
 * @param pPacket: Pointer to packet buffer (must be at least 44 bytes)
 * @param length: Packet length (should be IMU_PACKET_SIZE = 44)
 * @return 1 if checksum valid, 0 if invalid
 */
static uint8_t Verify_i400_Checksum(uint8_t *pPacket, uint16_t length)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	460b      	mov	r3, r1
 80012d6:	807b      	strh	r3, [r7, #2]
    if (pPacket == NULL || length < IMU_PACKET_SIZE) {
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <Verify_i400_Checksum+0x18>
 80012de:	887b      	ldrh	r3, [r7, #2]
 80012e0:	2b2b      	cmp	r3, #43	@ 0x2b
 80012e2:	d801      	bhi.n	80012e8 <Verify_i400_Checksum+0x1c>
        return 0;  /* Invalid packet */
 80012e4:	2300      	movs	r3, #0
 80012e6:	e032      	b.n	800134e <Verify_i400_Checksum+0x82>
    }
    
    /* Initialize 16-bit sum to 0 */
    uint16_t sum = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	81fb      	strh	r3, [r7, #14]
    
    /* Sum 21 words (42 bytes) using Little Endian word formation */
    for (uint16_t i = 0; i < (IMU_PACKET_SIZE - 2); i += 2) {
 80012ec:	2300      	movs	r3, #0
 80012ee:	81bb      	strh	r3, [r7, #12]
 80012f0:	e016      	b.n	8001320 <Verify_i400_Checksum+0x54>
        uint16_t word = (uint16_t)pPacket[i] | ((uint16_t)pPacket[i + 1] << 8);
 80012f2:	89bb      	ldrh	r3, [r7, #12]
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	4413      	add	r3, r2
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	b21a      	sxth	r2, r3
 80012fc:	89bb      	ldrh	r3, [r7, #12]
 80012fe:	3301      	adds	r3, #1
 8001300:	6879      	ldr	r1, [r7, #4]
 8001302:	440b      	add	r3, r1
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	b21b      	sxth	r3, r3
 8001308:	021b      	lsls	r3, r3, #8
 800130a:	b21b      	sxth	r3, r3
 800130c:	4313      	orrs	r3, r2
 800130e:	b21b      	sxth	r3, r3
 8001310:	813b      	strh	r3, [r7, #8]
        sum += word;
 8001312:	89fa      	ldrh	r2, [r7, #14]
 8001314:	893b      	ldrh	r3, [r7, #8]
 8001316:	4413      	add	r3, r2
 8001318:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < (IMU_PACKET_SIZE - 2); i += 2) {
 800131a:	89bb      	ldrh	r3, [r7, #12]
 800131c:	3302      	adds	r3, #2
 800131e:	81bb      	strh	r3, [r7, #12]
 8001320:	89bb      	ldrh	r3, [r7, #12]
 8001322:	2b29      	cmp	r3, #41	@ 0x29
 8001324:	d9e5      	bls.n	80012f2 <Verify_i400_Checksum+0x26>
    }
    
    /* Read received checksum from bytes 42 (LSB) and 43 (MSB) - Little Endian */
    uint16_t received_checksum = (uint16_t)pPacket[IMU_PACKET_SIZE - 2] | 
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	332a      	adds	r3, #42	@ 0x2a
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	b21a      	sxth	r2, r3
                                 ((uint16_t)pPacket[IMU_PACKET_SIZE - 1] << 8);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	332b      	adds	r3, #43	@ 0x2b
 8001332:	781b      	ldrb	r3, [r3, #0]
    uint16_t received_checksum = (uint16_t)pPacket[IMU_PACKET_SIZE - 2] | 
 8001334:	b21b      	sxth	r3, r3
 8001336:	021b      	lsls	r3, r3, #8
 8001338:	b21b      	sxth	r3, r3
 800133a:	4313      	orrs	r3, r2
 800133c:	b21b      	sxth	r3, r3
 800133e:	817b      	strh	r3, [r7, #10]
    
    /* Compare calculated sum with received checksum */
    return (sum == received_checksum) ? 1 : 0;
 8001340:	89fa      	ldrh	r2, [r7, #14]
 8001342:	897b      	ldrh	r3, [r7, #10]
 8001344:	429a      	cmp	r2, r3
 8001346:	bf0c      	ite	eq
 8001348:	2301      	moveq	r3, #1
 800134a:	2300      	movne	r3, #0
 800134c:	b2db      	uxtb	r3, r3
}
 800134e:	4618      	mov	r0, r3
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <ParseI400Packet>:

/* Parse i400 Navigation packet (0xA2) - wrapper for IMU_ParsePacket */
static bool ParseI400Packet(uint16_t channel_idx, uint8_t *packet_data)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	@ 0x28
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	6039      	str	r1, [r7, #0]
 8001366:	80fb      	strh	r3, [r7, #6]
    if (channel_idx != 3) return false;  /* Only process for UART_IMU (UART4) */
 8001368:	88fb      	ldrh	r3, [r7, #6]
 800136a:	2b03      	cmp	r3, #3
 800136c:	d001      	beq.n	8001372 <ParseI400Packet+0x16>
 800136e:	2300      	movs	r3, #0
 8001370:	e14a      	b.n	8001608 <ParseI400Packet+0x2ac>
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 8001372:	88fb      	ldrh	r3, [r7, #6]
 8001374:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8001378:	fb02 f303 	mul.w	r3, r2, r3
 800137c:	4aa4      	ldr	r2, [pc, #656]	@ (8001610 <ParseI400Packet+0x2b4>)
 800137e:	4413      	add	r3, r2
 8001380:	623b      	str	r3, [r7, #32]
    
    /* Verify sync byte and message ID first */
    if (packet_data[0] != IMU_SYNC_BYTE || packet_data[1] != IMU_MSG_ID_NAV) {
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b0e      	cmp	r3, #14
 8001388:	d104      	bne.n	8001394 <ParseI400Packet+0x38>
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	3301      	adds	r3, #1
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2ba2      	cmp	r3, #162	@ 0xa2
 8001392:	d001      	beq.n	8001398 <ParseI400Packet+0x3c>
        return false;
 8001394:	2300      	movs	r3, #0
 8001396:	e137      	b.n	8001608 <ParseI400Packet+0x2ac>
    }
    
    /* Store packet for debugging before verification */
    memcpy((void*)inst->last_packet_bytes, packet_data, IMU_PACKET_SIZE);
 8001398:	6a3a      	ldr	r2, [r7, #32]
 800139a:	f241 1330 	movw	r3, #4400	@ 0x1130
 800139e:	4413      	add	r3, r2
 80013a0:	222c      	movs	r2, #44	@ 0x2c
 80013a2:	6839      	ldr	r1, [r7, #0]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f008 fe99 	bl	800a0dc <memcpy>
    
    /* Calculate checksum for debugging (16-bit Unsigned Summation) */
    uint16_t calculated_sum = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	84fb      	strh	r3, [r7, #38]	@ 0x26
    for (uint16_t i = 0; i < IMU_PACKET_SIZE - 2; i++) {
 80013ae:	2300      	movs	r3, #0
 80013b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80013b2:	e00a      	b.n	80013ca <ParseI400Packet+0x6e>
        calculated_sum += (uint16_t)packet_data[i];
 80013b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013b6:	683a      	ldr	r2, [r7, #0]
 80013b8:	4413      	add	r3, r2
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	461a      	mov	r2, r3
 80013be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80013c0:	4413      	add	r3, r2
 80013c2:	84fb      	strh	r3, [r7, #38]	@ 0x26
    for (uint16_t i = 0; i < IMU_PACKET_SIZE - 2; i++) {
 80013c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013c6:	3301      	adds	r3, #1
 80013c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80013ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013cc:	2b29      	cmp	r3, #41	@ 0x29
 80013ce:	d9f1      	bls.n	80013b4 <ParseI400Packet+0x58>
    }
    /* Read received checksum (Little Endian: LSB at index 42, MSB at index 43) */
    uint16_t received_checksum = (uint16_t)packet_data[IMU_PACKET_SIZE - 2] | 
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	332a      	adds	r3, #42	@ 0x2a
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	b21a      	sxth	r2, r3
                                  ((uint16_t)packet_data[IMU_PACKET_SIZE - 1] << 8);
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	332b      	adds	r3, #43	@ 0x2b
 80013dc:	781b      	ldrb	r3, [r3, #0]
    uint16_t received_checksum = (uint16_t)packet_data[IMU_PACKET_SIZE - 2] | 
 80013de:	b21b      	sxth	r3, r3
 80013e0:	021b      	lsls	r3, r3, #8
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	83fb      	strh	r3, [r7, #30]
    inst->last_calculated_checksum = calculated_sum;
 80013ea:	6a3b      	ldr	r3, [r7, #32]
 80013ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013f0:	461a      	mov	r2, r3
 80013f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80013f4:	f8a2 312c 	strh.w	r3, [r2, #300]	@ 0x12c
    inst->last_received_checksum = received_checksum;
 80013f8:	6a3b      	ldr	r3, [r7, #32]
 80013fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013fe:	461a      	mov	r2, r3
 8001400:	8bfb      	ldrh	r3, [r7, #30]
 8001402:	f8a2 312e 	strh.w	r3, [r2, #302]	@ 0x12e
    
    /* Verify checksum using i400 IMU protocol (16-bit Unsigned Summation) */
    if (Verify_i400_Checksum(packet_data, IMU_PACKET_SIZE) == 0) {
 8001406:	212c      	movs	r1, #44	@ 0x2c
 8001408:	6838      	ldr	r0, [r7, #0]
 800140a:	f7ff ff5f 	bl	80012cc <Verify_i400_Checksum>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d10c      	bne.n	800142e <ParseI400Packet+0xd2>
        inst->checksum_error_count++;
 8001414:	6a3b      	ldr	r3, [r7, #32]
 8001416:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800141a:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800141e:	3301      	adds	r3, #1
 8001420:	6a3a      	ldr	r2, [r7, #32]
 8001422:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001426:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
        return false;  /* Checksum mismatch */
 800142a:	2300      	movs	r3, #0
 800142c:	e0ec      	b.n	8001608 <ParseI400Packet+0x2ac>
    }
    
    /* Parse packet using IMU module */
    imu_raw_packet_t *packet = (imu_raw_packet_t *)packet_data;
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	61bb      	str	r3, [r7, #24]
    
    /* Decode Angular Rate (rad/s) - LSB: 2^-11 rad/s */
    const float ANGULAR_RATE_LSB = 1.0f / (1 << 11);  /* 2^-11 */
 8001432:	f04f 5368 	mov.w	r3, #973078528	@ 0x3a000000
 8001436:	617b      	str	r3, [r7, #20]
    inst->decoded_imu_data.angular_rate_x = (float)packet->angular_rate_x * ANGULAR_RATE_LSB;
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800143e:	b21b      	sxth	r3, r3
 8001440:	ee07 3a90 	vmov	s15, r3
 8001444:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001448:	edd7 7a05 	vldr	s15, [r7, #20]
 800144c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001450:	6a3b      	ldr	r3, [r7, #32]
 8001452:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001456:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
    inst->decoded_imu_data.angular_rate_y = (float)packet->angular_rate_y * ANGULAR_RATE_LSB;
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001460:	b21b      	sxth	r3, r3
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800146a:	edd7 7a05 	vldr	s15, [r7, #20]
 800146e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001472:	6a3b      	ldr	r3, [r7, #32]
 8001474:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001478:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
    inst->decoded_imu_data.angular_rate_z = (float)packet->angular_rate_z * ANGULAR_RATE_LSB;
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001482:	b21b      	sxth	r3, r3
 8001484:	ee07 3a90 	vmov	s15, r3
 8001488:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800148c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001494:	6a3b      	ldr	r3, [r7, #32]
 8001496:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800149a:	edc3 7a65 	vstr	s15, [r3, #404]	@ 0x194
    
    /* Decode Linear Acceleration (m/s) - LSB: (2^-5) * 0.3048 m/s */
    const float LINEAR_ACCEL_LSB = (1.0f / (1 << 5)) * 0.3048f;  /* (2^-5) * 0.3048 */
 800149e:	4b5d      	ldr	r3, [pc, #372]	@ (8001614 <ParseI400Packet+0x2b8>)
 80014a0:	613b      	str	r3, [r7, #16]
    inst->decoded_imu_data.linear_accel_x = (float)packet->linear_accel_x * LINEAR_ACCEL_LSB;
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80014a8:	b21b      	sxth	r3, r3
 80014aa:	ee07 3a90 	vmov	s15, r3
 80014ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80014b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ba:	6a3b      	ldr	r3, [r7, #32]
 80014bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014c0:	edc3 7a66 	vstr	s15, [r3, #408]	@ 0x198
    inst->decoded_imu_data.linear_accel_y = (float)packet->linear_accel_y * LINEAR_ACCEL_LSB;
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014ca:	b21b      	sxth	r3, r3
 80014cc:	ee07 3a90 	vmov	s15, r3
 80014d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80014d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014dc:	6a3b      	ldr	r3, [r7, #32]
 80014de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014e2:	edc3 7a67 	vstr	s15, [r3, #412]	@ 0x19c
    inst->decoded_imu_data.linear_accel_z = (float)packet->linear_accel_z * LINEAR_ACCEL_LSB;
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	ee07 3a90 	vmov	s15, r3
 80014f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80014fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014fe:	6a3b      	ldr	r3, [r7, #32]
 8001500:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001504:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
    
    /* Status Word */
    inst->decoded_imu_data.status_word = packet->status_word;
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	89db      	ldrh	r3, [r3, #14]
 800150c:	b29a      	uxth	r2, r3
 800150e:	6a3b      	ldr	r3, [r7, #32]
 8001510:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001514:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
    
    /* Decode Delta Angle (rad) - LSB: 2^-33 rad */
    const float DELTA_ANGLE_LSB = 1.0f / (1ULL << 33);  /* 2^-33 */
 8001518:	f04f 533c 	mov.w	r3, #788529152	@ 0x2f000000
 800151c:	60fb      	str	r3, [r7, #12]
    inst->decoded_imu_data.delta_angle_x = (float)packet->delta_angle_x * DELTA_ANGLE_LSB;
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	ee07 3a90 	vmov	s15, r3
 8001526:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800152a:	edd7 7a03 	vldr	s15, [r7, #12]
 800152e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001532:	6a3b      	ldr	r3, [r7, #32]
 8001534:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001538:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
    inst->decoded_imu_data.delta_angle_y = (float)packet->delta_angle_y * DELTA_ANGLE_LSB;
 800153c:	69bb      	ldr	r3, [r7, #24]
 800153e:	695b      	ldr	r3, [r3, #20]
 8001540:	ee07 3a90 	vmov	s15, r3
 8001544:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001548:	edd7 7a03 	vldr	s15, [r7, #12]
 800154c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001550:	6a3b      	ldr	r3, [r7, #32]
 8001552:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001556:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac
    inst->decoded_imu_data.delta_angle_z = (float)packet->delta_angle_z * DELTA_ANGLE_LSB;
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	699b      	ldr	r3, [r3, #24]
 800155e:	ee07 3a90 	vmov	s15, r3
 8001562:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001566:	edd7 7a03 	vldr	s15, [r7, #12]
 800156a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800156e:	6a3b      	ldr	r3, [r7, #32]
 8001570:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001574:	edc3 7a6c 	vstr	s15, [r3, #432]	@ 0x1b0
    
    /* Decode Delta Velocity (m/s) - LSB: (2^-27) * 0.3048 m/s */
    const float DELTA_VELOCITY_LSB = (1.0f / (1ULL << 27)) * 0.3048f;  /* (2^-27) * 0.3048 */
 8001578:	4b27      	ldr	r3, [pc, #156]	@ (8001618 <ParseI400Packet+0x2bc>)
 800157a:	60bb      	str	r3, [r7, #8]
    inst->decoded_imu_data.delta_velocity_x = (float)packet->delta_velocity_x * DELTA_VELOCITY_LSB;
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	69db      	ldr	r3, [r3, #28]
 8001580:	ee07 3a90 	vmov	s15, r3
 8001584:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001588:	edd7 7a02 	vldr	s15, [r7, #8]
 800158c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001590:	6a3b      	ldr	r3, [r7, #32]
 8001592:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001596:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
    inst->decoded_imu_data.delta_velocity_y = (float)packet->delta_velocity_y * DELTA_VELOCITY_LSB;
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	ee07 3a90 	vmov	s15, r3
 80015a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80015aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ae:	6a3b      	ldr	r3, [r7, #32]
 80015b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015b4:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8
    inst->decoded_imu_data.delta_velocity_z = (float)packet->delta_velocity_z * DELTA_VELOCITY_LSB;
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015bc:	ee07 3a90 	vmov	s15, r3
 80015c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015cc:	6a3b      	ldr	r3, [r7, #32]
 80015ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015d2:	edc3 7a6f 	vstr	s15, [r3, #444]	@ 0x1bc
    
    /* Timestamp is not provided by packet, leave it to caller to fill if needed */
    inst->decoded_imu_data.timestamp = 0;
 80015d6:	6a3b      	ldr	r3, [r7, #32]
 80015d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015dc:	461a      	mov	r2, r3
 80015de:	2300      	movs	r3, #0
 80015e0:	f8c2 31c0 	str.w	r3, [r2, #448]	@ 0x1c0
    
    /* Mark data as ready */
    inst->imu_data_ready = true;
 80015e4:	6a3b      	ldr	r3, [r7, #32]
 80015e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015ea:	2201      	movs	r2, #1
 80015ec:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    inst->packet_count++;
 80015f0:	6a3b      	ldr	r3, [r7, #32]
 80015f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015f6:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80015fa:	3301      	adds	r3, #1
 80015fc:	6a3a      	ldr	r2, [r7, #32]
 80015fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001602:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
    
    return true;
 8001606:	2301      	movs	r3, #1
}
 8001608:	4618      	mov	r0, r3
 800160a:	3728      	adds	r7, #40	@ 0x28
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	24000334 	.word	0x24000334
 8001614:	3c1c0ebf 	.word	0x3c1c0ebf
 8001618:	311c0ebf 	.word	0x311c0ebf

0800161c <ProcessDmaBuffer>:
 * This function processes new data in DMA circular buffer
 * 
 * @param channel_idx: UART channel index
 */
static void ProcessDmaBuffer(uint16_t channel_idx)
{
 800161c:	b480      	push	{r7}
 800161e:	b095      	sub	sp, #84	@ 0x54
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	80fb      	strh	r3, [r7, #6]
    UART_Instance_t *inst = &uart_instances[channel_idx];
 8001626:	88fb      	ldrh	r3, [r7, #6]
 8001628:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 800162c:	fb02 f303 	mul.w	r3, r2, r3
 8001630:	4a9c      	ldr	r2, [pc, #624]	@ (80018a4 <ProcessDmaBuffer+0x288>)
 8001632:	4413      	add	r3, r2
 8001634:	643b      	str	r3, [r7, #64]	@ 0x40
    
    if (channel_idx != UART_CH_IMU) return;
 8001636:	88fb      	ldrh	r3, [r7, #6]
 8001638:	2b03      	cmp	r3, #3
 800163a:	f040 81e9 	bne.w	8001a10 <ProcessDmaBuffer+0x3f4>

    /* Get current DMA position */
    uint16_t current_pos = RX_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(inst->huart->hdmarx);
 800163e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a97      	ldr	r2, [pc, #604]	@ (80018a8 <ProcessDmaBuffer+0x28c>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d077      	beq.n	800173e <ProcessDmaBuffer+0x122>
 800164e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a94      	ldr	r2, [pc, #592]	@ (80018ac <ProcessDmaBuffer+0x290>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d06f      	beq.n	800173e <ProcessDmaBuffer+0x122>
 800165e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a91      	ldr	r2, [pc, #580]	@ (80018b0 <ProcessDmaBuffer+0x294>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d067      	beq.n	800173e <ProcessDmaBuffer+0x122>
 800166e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a8e      	ldr	r2, [pc, #568]	@ (80018b4 <ProcessDmaBuffer+0x298>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d05f      	beq.n	800173e <ProcessDmaBuffer+0x122>
 800167e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a8b      	ldr	r2, [pc, #556]	@ (80018b8 <ProcessDmaBuffer+0x29c>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d057      	beq.n	800173e <ProcessDmaBuffer+0x122>
 800168e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a88      	ldr	r2, [pc, #544]	@ (80018bc <ProcessDmaBuffer+0x2a0>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d04f      	beq.n	800173e <ProcessDmaBuffer+0x122>
 800169e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a85      	ldr	r2, [pc, #532]	@ (80018c0 <ProcessDmaBuffer+0x2a4>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d047      	beq.n	800173e <ProcessDmaBuffer+0x122>
 80016ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a82      	ldr	r2, [pc, #520]	@ (80018c4 <ProcessDmaBuffer+0x2a8>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d03f      	beq.n	800173e <ProcessDmaBuffer+0x122>
 80016be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a7f      	ldr	r2, [pc, #508]	@ (80018c8 <ProcessDmaBuffer+0x2ac>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d037      	beq.n	800173e <ProcessDmaBuffer+0x122>
 80016ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a7c      	ldr	r2, [pc, #496]	@ (80018cc <ProcessDmaBuffer+0x2b0>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d02f      	beq.n	800173e <ProcessDmaBuffer+0x122>
 80016de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a79      	ldr	r2, [pc, #484]	@ (80018d0 <ProcessDmaBuffer+0x2b4>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d027      	beq.n	800173e <ProcessDmaBuffer+0x122>
 80016ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a76      	ldr	r2, [pc, #472]	@ (80018d4 <ProcessDmaBuffer+0x2b8>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d01f      	beq.n	800173e <ProcessDmaBuffer+0x122>
 80016fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a73      	ldr	r2, [pc, #460]	@ (80018d8 <ProcessDmaBuffer+0x2bc>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d017      	beq.n	800173e <ProcessDmaBuffer+0x122>
 800170e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a70      	ldr	r2, [pc, #448]	@ (80018dc <ProcessDmaBuffer+0x2c0>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d00f      	beq.n	800173e <ProcessDmaBuffer+0x122>
 800171e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a6d      	ldr	r2, [pc, #436]	@ (80018e0 <ProcessDmaBuffer+0x2c4>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d007      	beq.n	800173e <ProcessDmaBuffer+0x122>
 800172e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a6a      	ldr	r2, [pc, #424]	@ (80018e4 <ProcessDmaBuffer+0x2c8>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d10a      	bne.n	8001754 <ProcessDmaBuffer+0x138>
 800173e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	b29b      	uxth	r3, r3
 800174c:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8001750:	b29b      	uxth	r3, r3
 8001752:	e009      	b.n	8001768 <ProcessDmaBuffer+0x14c>
 8001754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	b29b      	uxth	r3, r3
 8001762:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8001766:	b29b      	uxth	r3, r3
 8001768:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    inst->rx_dma_current_pos = current_pos;
 800176a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800176c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001770:	461a      	mov	r2, r3
 8001772:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001774:	81d3      	strh	r3, [r2, #14]

    /* Calculate available bytes to process */
    uint16_t available;
    if (current_pos >= inst->rx_dma_last_pos) {
 8001776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001778:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800177c:	899b      	ldrh	r3, [r3, #12]
 800177e:	b29b      	uxth	r3, r3
 8001780:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001782:	429a      	cmp	r2, r3
 8001784:	d309      	bcc.n	800179a <ProcessDmaBuffer+0x17e>
        available = current_pos - inst->rx_dma_last_pos;
 8001786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001788:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800178c:	899b      	ldrh	r3, [r3, #12]
 800178e:	b29b      	uxth	r3, r3
 8001790:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8001798:	e134      	b.n	8001a04 <ProcessDmaBuffer+0x3e8>
    } else {
        available = (RX_DMA_BUFFER_SIZE - inst->rx_dma_last_pos) + current_pos;
 800179a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800179c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017a0:	899b      	ldrh	r3, [r3, #12]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017ae:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    }

    /* Process buffer while we have enough data for a packet header at least */
    while (available >= IMU_PACKET_SIZE) {
 80017b2:	e127      	b.n	8001a04 <ProcessDmaBuffer+0x3e8>
        uint16_t pos = inst->rx_dma_last_pos;
 80017b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017ba:	899b      	ldrh	r3, [r3, #12]
 80017bc:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        /* Check for Sync Byte (0x0E) */
        if (inst->rx_dma_buffer[pos] == IMU_SYNC_BYTE) {
 80017be:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80017c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80017c2:	4413      	add	r3, r2
 80017c4:	7b1b      	ldrb	r3, [r3, #12]
 80017c6:	2b0e      	cmp	r3, #14
 80017c8:	f040 8109 	bne.w	80019de <ProcessDmaBuffer+0x3c2>
            /* Found 0x0E, now check for 0xA2 Message ID at next position */
            uint16_t next_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 80017cc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80017ce:	3301      	adds	r3, #1
 80017d0:	425a      	negs	r2, r3
 80017d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017d6:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80017da:	bf58      	it	pl
 80017dc:	4253      	negpl	r3, r2
 80017de:	877b      	strh	r3, [r7, #58]	@ 0x3a
            
            if (inst->rx_dma_buffer[next_pos] == IMU_MSG_ID_NAV) {
 80017e0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80017e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80017e4:	4413      	add	r3, r2
 80017e6:	7b1b      	ldrb	r3, [r3, #12]
 80017e8:	2ba2      	cmp	r3, #162	@ 0xa2
 80017ea:	f040 80d9 	bne.w	80019a0 <ProcessDmaBuffer+0x384>
                /* We have 0x0E and 0xA2. Extract full 44 bytes (handle wrap-around) */
                uint8_t packet[IMU_PACKET_SIZE];
                for (uint16_t i = 0; i < IMU_PACKET_SIZE; i++) {
 80017ee:	2300      	movs	r3, #0
 80017f0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80017f4:	e014      	b.n	8001820 <ProcessDmaBuffer+0x204>
                    packet[i] = inst->rx_dma_buffer[(pos + i) % RX_DMA_BUFFER_SIZE];
 80017f6:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80017f8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80017fc:	4413      	add	r3, r2
 80017fe:	b29b      	uxth	r3, r3
 8001800:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8001804:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001808:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800180a:	440a      	add	r2, r1
 800180c:	7b12      	ldrb	r2, [r2, #12]
 800180e:	3350      	adds	r3, #80	@ 0x50
 8001810:	443b      	add	r3, r7
 8001812:	f803 2c48 	strb.w	r2, [r3, #-72]
                for (uint16_t i = 0; i < IMU_PACKET_SIZE; i++) {
 8001816:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800181a:	3301      	adds	r3, #1
 800181c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8001820:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001824:	2b2b      	cmp	r3, #43	@ 0x2b
 8001826:	d9e6      	bls.n	80017f6 <ProcessDmaBuffer+0x1da>
                }

                /* Verify checksum FIRST using 16-bit Word Sum (Method 3) */
                uint16_t sum = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
                for (uint16_t j = 0; j < (IMU_PACKET_SIZE - 2); j += 2) {
 800182e:	2300      	movs	r3, #0
 8001830:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8001834:	e01e      	b.n	8001874 <ProcessDmaBuffer+0x258>
                    /* Create 16-bit word using Little Endian (pPacket[i+1] << 8 | pPacket[i]) */
                    uint16_t word = (uint16_t)packet[j] | ((uint16_t)packet[j + 1] << 8);
 8001836:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800183a:	3350      	adds	r3, #80	@ 0x50
 800183c:	443b      	add	r3, r7
 800183e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001842:	b21a      	sxth	r2, r3
 8001844:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001848:	3301      	adds	r3, #1
 800184a:	3350      	adds	r3, #80	@ 0x50
 800184c:	443b      	add	r3, r7
 800184e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001852:	b21b      	sxth	r3, r3
 8001854:	021b      	lsls	r3, r3, #8
 8001856:	b21b      	sxth	r3, r3
 8001858:	4313      	orrs	r3, r2
 800185a:	b21b      	sxth	r3, r3
 800185c:	86fb      	strh	r3, [r7, #54]	@ 0x36
                    sum += word;
 800185e:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001862:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001864:	4413      	add	r3, r2
 8001866:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
                for (uint16_t j = 0; j < (IMU_PACKET_SIZE - 2); j += 2) {
 800186a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800186e:	3302      	adds	r3, #2
 8001870:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8001874:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001878:	2b29      	cmp	r3, #41	@ 0x29
 800187a:	d9dc      	bls.n	8001836 <ProcessDmaBuffer+0x21a>
                }
                uint16_t received_checksum = (uint16_t)packet[42] | ((uint16_t)packet[43] << 8);
 800187c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001880:	b21a      	sxth	r2, r3
 8001882:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001886:	b21b      	sxth	r3, r3
 8001888:	021b      	lsls	r3, r3, #8
 800188a:	b21b      	sxth	r3, r3
 800188c:	4313      	orrs	r3, r2
 800188e:	b21b      	sxth	r3, r3
 8001890:	873b      	strh	r3, [r7, #56]	@ 0x38

                if (sum == received_checksum) {
 8001892:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001896:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001898:	429a      	cmp	r2, r3
 800189a:	d162      	bne.n	8001962 <ProcessDmaBuffer+0x346>
                    /* Valid packet! Update storage and pointers */
                    for (uint16_t j = 0; j < IMU_PACKET_SIZE; j++) {
 800189c:	2300      	movs	r3, #0
 800189e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80018a2:	e035      	b.n	8001910 <ProcessDmaBuffer+0x2f4>
 80018a4:	24000334 	.word	0x24000334
 80018a8:	40020010 	.word	0x40020010
 80018ac:	40020028 	.word	0x40020028
 80018b0:	40020040 	.word	0x40020040
 80018b4:	40020058 	.word	0x40020058
 80018b8:	40020070 	.word	0x40020070
 80018bc:	40020088 	.word	0x40020088
 80018c0:	400200a0 	.word	0x400200a0
 80018c4:	400200b8 	.word	0x400200b8
 80018c8:	40020410 	.word	0x40020410
 80018cc:	40020428 	.word	0x40020428
 80018d0:	40020440 	.word	0x40020440
 80018d4:	40020458 	.word	0x40020458
 80018d8:	40020470 	.word	0x40020470
 80018dc:	40020488 	.word	0x40020488
 80018e0:	400204a0 	.word	0x400204a0
 80018e4:	400204b8 	.word	0x400204b8
                        inst->completed_packet[j] = packet[j];
 80018e8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80018ec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80018f0:	3250      	adds	r2, #80	@ 0x50
 80018f2:	443a      	add	r2, r7
 80018f4:	f812 1c48 	ldrb.w	r1, [r2, #-72]
 80018f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80018fa:	441a      	add	r2, r3
 80018fc:	f241 135c 	movw	r3, #4444	@ 0x115c
 8001900:	4413      	add	r3, r2
 8001902:	460a      	mov	r2, r1
 8001904:	701a      	strb	r2, [r3, #0]
                    for (uint16_t j = 0; j < IMU_PACKET_SIZE; j++) {
 8001906:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800190a:	3301      	adds	r3, #1
 800190c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001910:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001914:	2b2b      	cmp	r3, #43	@ 0x2b
 8001916:	d9e7      	bls.n	80018e8 <ProcessDmaBuffer+0x2cc>
                    }
                    inst->packet_ready = true;
 8001918:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800191a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800191e:	2201      	movs	r2, #1
 8001920:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
                    inst->packet_count++;
 8001924:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001926:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800192a:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 800192e:	3301      	adds	r3, #1
 8001930:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001932:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001936:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c

                    /* Advance last_pos by full packet size */
                    inst->rx_dma_last_pos = (pos + IMU_PACKET_SIZE) % RX_DMA_BUFFER_SIZE;
 800193a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800193c:	332c      	adds	r3, #44	@ 0x2c
 800193e:	425a      	negs	r2, r3
 8001940:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001944:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001948:	bf58      	it	pl
 800194a:	4253      	negpl	r3, r2
 800194c:	b29a      	uxth	r2, r3
 800194e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001950:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001954:	819a      	strh	r2, [r3, #12]
                    available -= IMU_PACKET_SIZE;
 8001956:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800195a:	3b2c      	subs	r3, #44	@ 0x2c
 800195c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                    continue; /* Search for next packet */
 8001960:	e050      	b.n	8001a04 <ProcessDmaBuffer+0x3e8>
                } else {
                    /* Checksum failed - False Sync (0x0E was in data) */
                    inst->checksum_error_count++;
 8001962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001964:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001968:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800196c:	3301      	adds	r3, #1
 800196e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001970:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001974:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
                    /* Advance by only 1 byte to search from next position */
                    inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 8001978:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800197a:	3301      	adds	r3, #1
 800197c:	425a      	negs	r2, r3
 800197e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001982:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001986:	bf58      	it	pl
 8001988:	4253      	negpl	r3, r2
 800198a:	b29a      	uxth	r2, r3
 800198c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800198e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001992:	819a      	strh	r2, [r3, #12]
                    available--;
 8001994:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001998:	3b01      	subs	r3, #1
 800199a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                    continue;
 800199e:	e031      	b.n	8001a04 <ProcessDmaBuffer+0x3e8>
                }
            } else {
                /* Not 0xA2 after 0x0E - Skip this 0x0E */
                inst->sync_error_count++;
 80019a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019a6:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 80019aa:	3301      	adds	r3, #1
 80019ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80019ae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019b2:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
                inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 80019b6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80019b8:	3301      	adds	r3, #1
 80019ba:	425a      	negs	r2, r3
 80019bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019c0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80019c4:	bf58      	it	pl
 80019c6:	4253      	negpl	r3, r2
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019d0:	819a      	strh	r2, [r3, #12]
                available--;
 80019d2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80019d6:	3b01      	subs	r3, #1
 80019d8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                continue;
 80019dc:	e012      	b.n	8001a04 <ProcessDmaBuffer+0x3e8>
            }
        }
        
        /* Not 0x0E - Skip to next byte */
        inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 80019de:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80019e0:	3301      	adds	r3, #1
 80019e2:	425a      	negs	r2, r3
 80019e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019e8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80019ec:	bf58      	it	pl
 80019ee:	4253      	negpl	r3, r2
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019f8:	819a      	strh	r2, [r3, #12]
        available--;
 80019fa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80019fe:	3b01      	subs	r3, #1
 8001a00:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    while (available >= IMU_PACKET_SIZE) {
 8001a04:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001a08:	2b2b      	cmp	r3, #43	@ 0x2b
 8001a0a:	f63f aed3 	bhi.w	80017b4 <ProcessDmaBuffer+0x198>
 8001a0e:	e000      	b.n	8001a12 <ProcessDmaBuffer+0x3f6>
    if (channel_idx != UART_CH_IMU) return;
 8001a10:	bf00      	nop
    }
}
 8001a12:	3754      	adds	r7, #84	@ 0x54
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <UART_Init>:

/* Public Functions */

bool UART_Init(uint16_t Channel, uint32_t baudrate)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	6039      	str	r1, [r7, #0]
 8001a26:	80fb      	strh	r3, [r7, #6]
    uint16_t channel_idx = GetChannelIndex(Channel);
 8001a28:	88fb      	ldrh	r3, [r7, #6]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff fbee 	bl	800120c <GetChannelIndex>
 8001a30:	4603      	mov	r3, r0
 8001a32:	81fb      	strh	r3, [r7, #14]
    if (channel_idx >= UART_CHANNEL_MAX) {
 8001a34:	89fb      	ldrh	r3, [r7, #14]
 8001a36:	2b06      	cmp	r3, #6
 8001a38:	d901      	bls.n	8001a3e <UART_Init+0x22>
        return false;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	e09f      	b.n	8001b7e <UART_Init+0x162>
    }
    
    InitChannelMapping();
 8001a3e:	f7ff fc11 	bl	8001264 <InitChannelMapping>
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 8001a42:	89fb      	ldrh	r3, [r7, #14]
 8001a44:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8001a48:	fb02 f303 	mul.w	r3, r2, r3
 8001a4c:	4a4e      	ldr	r2, [pc, #312]	@ (8001b88 <UART_Init+0x16c>)
 8001a4e:	4413      	add	r3, r2
 8001a50:	60bb      	str	r3, [r7, #8]
    
    /* Configure UART baudrate */
    inst->huart->Init.BaudRate = baudrate;
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	683a      	ldr	r2, [r7, #0]
 8001a58:	605a      	str	r2, [r3, #4]
    if (HAL_UART_Init(inst->huart) != HAL_OK) {
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f006 faf8 	bl	8008054 <HAL_UART_Init>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <UART_Init+0x52>
        return false;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	e087      	b.n	8001b7e <UART_Init+0x162>
    }
    
    /* Initialize instance */
    inst->tx_busy = false;
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a74:	2200      	movs	r2, #0
 8001a76:	741a      	strb	r2, [r3, #16]
    inst->tx_index = 0;
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
    inst->tx_length = 0;
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
    inst->initialized = false;
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    inst->error_count = 0;
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
    inst->packet_count = 0;
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
    inst->sync_error_count = 0;
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001abe:	461a      	mov	r2, r3
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
    inst->checksum_error_count = 0;
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001acc:	461a      	mov	r2, r3
 8001ace:	2300      	movs	r3, #0
 8001ad0:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
    inst->data_loss_count = 0;
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ada:	461a      	mov	r2, r3
 8001adc:	2300      	movs	r3, #0
 8001ade:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
    inst->imu_data_ready = false;
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    inst->packet_ready = false;
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001af4:	2200      	movs	r2, #0
 8001af6:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    
    /* Initialize DMA buffer pointers */
    inst->rx_dma_last_pos = 0;
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b00:	2200      	movs	r2, #0
 8001b02:	819a      	strh	r2, [r3, #12]
    inst->rx_dma_current_pos = 0;
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	81da      	strh	r2, [r3, #14]
    memset(inst->rx_dma_buffer, 0, RX_DMA_BUFFER_SIZE);
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	330c      	adds	r3, #12
 8001b12:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b16:	2100      	movs	r1, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f008 fab3 	bl	800a084 <memset>
    memset(inst->completed_packet, 0, IMU_PACKET_SIZE);
 8001b1e:	68ba      	ldr	r2, [r7, #8]
 8001b20:	f241 135c 	movw	r3, #4444	@ 0x115c
 8001b24:	4413      	add	r3, r2
 8001b26:	222c      	movs	r2, #44	@ 0x2c
 8001b28:	2100      	movs	r1, #0
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f008 faaa 	bl	800a084 <memset>
    
    /* For UART4 (IMU), start DMA reception in Circular mode */
    if (channel_idx == UART_CH_IMU) {
 8001b30:	89fb      	ldrh	r3, [r7, #14]
 8001b32:	2b03      	cmp	r3, #3
 8001b34:	d11c      	bne.n	8001b70 <UART_Init+0x154>
        /* Clear any pending IDLE flag */
        __HAL_UART_CLEAR_IDLEFLAG(inst->huart);
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2210      	movs	r2, #16
 8001b3e:	621a      	str	r2, [r3, #32]
        
        /* Enable IDLE line interrupt for packet detection */
        __HAL_UART_ENABLE_IT(inst->huart, UART_IT_IDLE);
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f042 0210 	orr.w	r2, r2, #16
 8001b52:	601a      	str	r2, [r3, #0]
        
        /* Start DMA reception in Circular mode */
        if (HAL_UART_Receive_DMA(inst->huart, inst->rx_dma_buffer, RX_DMA_BUFFER_SIZE) != HAL_OK) {
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	6818      	ldr	r0, [r3, #0]
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	330c      	adds	r3, #12
 8001b5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b60:	4619      	mov	r1, r3
 8001b62:	f006 fac7 	bl	80080f4 <HAL_UART_Receive_DMA>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <UART_Init+0x154>
            return false;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	e006      	b.n	8001b7e <UART_Init+0x162>
        }
    }
    
    inst->initialized = true;
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b76:	2201      	movs	r2, #1
 8001b78:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    return true;
 8001b7c:	2301      	movs	r3, #1
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	24000334 	.word	0x24000334

08001b8c <UART_GetIMUData>:
    UART_Instance_t *inst = &uart_instances[channel_idx];
    return !inst->tx_busy;
}

bool UART_GetIMUData(uint16_t Channel, IMU_Data_t *imu_data)
{
 8001b8c:	b5b0      	push	{r4, r5, r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	6039      	str	r1, [r7, #0]
 8001b96:	80fb      	strh	r3, [r7, #6]
    uint16_t channel_idx = GetChannelIndex(Channel);
 8001b98:	88fb      	ldrh	r3, [r7, #6]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff fb36 	bl	800120c <GetChannelIndex>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	81fb      	strh	r3, [r7, #14]
    
    /* Only available for UART_IMU (UART4) */
    if (channel_idx != UART_CH_IMU || imu_data == NULL) {
 8001ba4:	89fb      	ldrh	r3, [r7, #14]
 8001ba6:	2b03      	cmp	r3, #3
 8001ba8:	d102      	bne.n	8001bb0 <UART_GetIMUData+0x24>
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <UART_GetIMUData+0x28>
        return false;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	e04d      	b.n	8001c50 <UART_GetIMUData+0xc4>
    }
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 8001bb4:	89fb      	ldrh	r3, [r7, #14]
 8001bb6:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8001bba:	fb02 f303 	mul.w	r3, r2, r3
 8001bbe:	4a26      	ldr	r2, [pc, #152]	@ (8001c58 <UART_GetIMUData+0xcc>)
 8001bc0:	4413      	add	r3, r2
 8001bc2:	60bb      	str	r3, [r7, #8]
    
    if (!inst->initialized) {
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bca:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	f083 0301 	eor.w	r3, r3, #1
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <UART_GetIMUData+0x52>
        return false;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	e038      	b.n	8001c50 <UART_GetIMUData+0xc4>
    }
    
    /* Data is processed in HAL_UARTEx_RxEventCallback (IDLE interrupt)
     * Check if new complete packet was prepared by ISR */
    if (!inst->packet_ready) {
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001be4:	f893 3188 	ldrb.w	r3, [r3, #392]	@ 0x188
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	f083 0301 	eor.w	r3, r3, #1
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <UART_GetIMUData+0x6c>
        return false;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	e02b      	b.n	8001c50 <UART_GetIMUData+0xc4>
    }
    
    /* Parse completed packet into physical values */
    if (ParseI400Packet(channel_idx, inst->completed_packet)) {
 8001bf8:	68ba      	ldr	r2, [r7, #8]
 8001bfa:	f241 135c 	movw	r3, #4444	@ 0x115c
 8001bfe:	4413      	add	r3, r2
 8001c00:	89fa      	ldrh	r2, [r7, #14]
 8001c02:	4619      	mov	r1, r3
 8001c04:	4610      	mov	r0, r2
 8001c06:	f7ff fba9 	bl	800135c <ParseI400Packet>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d018      	beq.n	8001c42 <UART_GetIMUData+0xb6>
        /* Copy decoded data */
        *imu_data = inst->decoded_imu_data;
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c18:	4615      	mov	r5, r2
 8001c1a:	f503 74c6 	add.w	r4, r3, #396	@ 0x18c
 8001c1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c2a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c2e:	e885 0003 	stmia.w	r5, {r0, r1}
        
        /* Clear packet ready flag after consuming */
        inst->packet_ready = false;
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
        return true;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e006      	b.n	8001c50 <UART_GetIMUData+0xc4>
    }
    
    /* Parsing failed - clear flag anyway */
    inst->packet_ready = false;
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    return false;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3710      	adds	r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bdb0      	pop	{r4, r5, r7, pc}
 8001c58:	24000334 	.word	0x24000334

08001c5c <HAL_UARTEx_RxEventCallback>:

/* HAL UART Callbacks */

/* IDLE Line Callback - Called when IDLE line detected (DMA mode) */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	460b      	mov	r3, r1
 8001c66:	807b      	strh	r3, [r7, #2]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001c68:	2300      	movs	r3, #0
 8001c6a:	81fb      	strh	r3, [r7, #14]
 8001c6c:	e023      	b.n	8001cb6 <HAL_UARTEx_RxEventCallback+0x5a>
        if (uart_instances[i].huart == huart && uart_instances[i].initialized) {
 8001c6e:	89fb      	ldrh	r3, [r7, #14]
 8001c70:	4a15      	ldr	r2, [pc, #84]	@ (8001cc8 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001c72:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001c76:	fb01 f303 	mul.w	r3, r1, r3
 8001c7a:	4413      	add	r3, r2
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d115      	bne.n	8001cb0 <HAL_UARTEx_RxEventCallback+0x54>
 8001c84:	89fb      	ldrh	r3, [r7, #14]
 8001c86:	4a10      	ldr	r2, [pc, #64]	@ (8001cc8 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001c88:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001c8c:	fb01 f303 	mul.w	r3, r1, r3
 8001c90:	441a      	add	r2, r3
 8001c92:	f241 1316 	movw	r3, #4374	@ 0x1116
 8001c96:	4413      	add	r3, r2
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d007      	beq.n	8001cb0 <HAL_UARTEx_RxEventCallback+0x54>
            /* For UART4 (IMU), process DMA buffer when IDLE detected */
            if (i == UART_CH_IMU) {
 8001ca0:	89fb      	ldrh	r3, [r7, #14]
 8001ca2:	2b03      	cmp	r3, #3
 8001ca4:	d10b      	bne.n	8001cbe <HAL_UARTEx_RxEventCallback+0x62>
                /* Process new data in DMA buffer */
                ProcessDmaBuffer(i);
 8001ca6:	89fb      	ldrh	r3, [r7, #14]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff fcb7 	bl	800161c <ProcessDmaBuffer>
            }
            break;
 8001cae:	e006      	b.n	8001cbe <HAL_UARTEx_RxEventCallback+0x62>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001cb0:	89fb      	ldrh	r3, [r7, #14]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	81fb      	strh	r3, [r7, #14]
 8001cb6:	89fb      	ldrh	r3, [r7, #14]
 8001cb8:	2b06      	cmp	r3, #6
 8001cba:	d9d8      	bls.n	8001c6e <HAL_UARTEx_RxEventCallback+0x12>
        }
    }
}
 8001cbc:	e000      	b.n	8001cc0 <HAL_UARTEx_RxEventCallback+0x64>
            break;
 8001cbe:	bf00      	nop
}
 8001cc0:	bf00      	nop
 8001cc2:	3710      	adds	r7, #16
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	24000334 	.word	0x24000334

08001ccc <HAL_UART_TxCpltCallback>:

/* Transmit Complete Callback */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	81fb      	strh	r3, [r7, #14]
 8001cd8:	e032      	b.n	8001d40 <HAL_UART_TxCpltCallback+0x74>
        if (uart_instances[i].huart == huart) {
 8001cda:	89fb      	ldrh	r3, [r7, #14]
 8001cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8001d54 <HAL_UART_TxCpltCallback+0x88>)
 8001cde:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001ce2:	fb01 f303 	mul.w	r3, r1, r3
 8001ce6:	4413      	add	r3, r2
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d124      	bne.n	8001d3a <HAL_UART_TxCpltCallback+0x6e>
            uart_instances[i].tx_busy = false;
 8001cf0:	89fb      	ldrh	r3, [r7, #14]
 8001cf2:	4a18      	ldr	r2, [pc, #96]	@ (8001d54 <HAL_UART_TxCpltCallback+0x88>)
 8001cf4:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001cf8:	fb01 f303 	mul.w	r3, r1, r3
 8001cfc:	441a      	add	r2, r3
 8001cfe:	f241 0310 	movw	r3, #4112	@ 0x1010
 8001d02:	4413      	add	r3, r2
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]
            uart_instances[i].tx_index = 0;
 8001d08:	89fb      	ldrh	r3, [r7, #14]
 8001d0a:	4a12      	ldr	r2, [pc, #72]	@ (8001d54 <HAL_UART_TxCpltCallback+0x88>)
 8001d0c:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001d10:	fb01 f303 	mul.w	r3, r1, r3
 8001d14:	441a      	add	r2, r3
 8001d16:	f241 1312 	movw	r3, #4370	@ 0x1112
 8001d1a:	4413      	add	r3, r2
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	801a      	strh	r2, [r3, #0]
            uart_instances[i].tx_length = 0;
 8001d20:	89fb      	ldrh	r3, [r7, #14]
 8001d22:	4a0c      	ldr	r2, [pc, #48]	@ (8001d54 <HAL_UART_TxCpltCallback+0x88>)
 8001d24:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001d28:	fb01 f303 	mul.w	r3, r1, r3
 8001d2c:	441a      	add	r2, r3
 8001d2e:	f241 1314 	movw	r3, #4372	@ 0x1114
 8001d32:	4413      	add	r3, r2
 8001d34:	2200      	movs	r2, #0
 8001d36:	801a      	strh	r2, [r3, #0]
            break;
 8001d38:	e006      	b.n	8001d48 <HAL_UART_TxCpltCallback+0x7c>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001d3a:	89fb      	ldrh	r3, [r7, #14]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	81fb      	strh	r3, [r7, #14]
 8001d40:	89fb      	ldrh	r3, [r7, #14]
 8001d42:	2b06      	cmp	r3, #6
 8001d44:	d9c9      	bls.n	8001cda <HAL_UART_TxCpltCallback+0xe>
        }
    }
}
 8001d46:	bf00      	nop
 8001d48:	bf00      	nop
 8001d4a:	3714      	adds	r7, #20
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	24000334 	.word	0x24000334

08001d58 <HAL_UART_ErrorCallback>:

/* Error Callback */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001d60:	2300      	movs	r3, #0
 8001d62:	81fb      	strh	r3, [r7, #14]
 8001d64:	e06a      	b.n	8001e3c <HAL_UART_ErrorCallback+0xe4>
        if (uart_instances[i].huart == huart && uart_instances[i].initialized) {
 8001d66:	89fb      	ldrh	r3, [r7, #14]
 8001d68:	4a38      	ldr	r2, [pc, #224]	@ (8001e4c <HAL_UART_ErrorCallback+0xf4>)
 8001d6a:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001d6e:	fb01 f303 	mul.w	r3, r1, r3
 8001d72:	4413      	add	r3, r2
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d15c      	bne.n	8001e36 <HAL_UART_ErrorCallback+0xde>
 8001d7c:	89fb      	ldrh	r3, [r7, #14]
 8001d7e:	4a33      	ldr	r2, [pc, #204]	@ (8001e4c <HAL_UART_ErrorCallback+0xf4>)
 8001d80:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001d84:	fb01 f303 	mul.w	r3, r1, r3
 8001d88:	441a      	add	r2, r3
 8001d8a:	f241 1316 	movw	r3, #4374	@ 0x1116
 8001d8e:	4413      	add	r3, r2
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d04e      	beq.n	8001e36 <HAL_UART_ErrorCallback+0xde>
            /* Check for overrun error */
            if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d9e:	f003 0308 	and.w	r3, r3, #8
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d030      	beq.n	8001e08 <HAL_UART_ErrorCallback+0xb0>
                /* Clear overrun flag immediately using direct register access for reliability */
                __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2208      	movs	r2, #8
 8001dac:	621a      	str	r2, [r3, #32]
                
                /* For UART_IMU (UART4), restart DMA and reset processing pointers */
                if (i == UART_CH_IMU) {
 8001dae:	89fb      	ldrh	r3, [r7, #14]
 8001db0:	2b03      	cmp	r3, #3
 8001db2:	d129      	bne.n	8001e08 <HAL_UART_ErrorCallback+0xb0>
                    HAL_UART_DMAStop(huart);
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f006 f9e9 	bl	800818c <HAL_UART_DMAStop>
                    
                    /* Reset pointers to avoid processing corrupted or legacy data */
                    uart_instances[i].rx_dma_last_pos = 0;
 8001dba:	89fb      	ldrh	r3, [r7, #14]
 8001dbc:	4a23      	ldr	r2, [pc, #140]	@ (8001e4c <HAL_UART_ErrorCallback+0xf4>)
 8001dbe:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001dc2:	fb01 f303 	mul.w	r3, r1, r3
 8001dc6:	441a      	add	r2, r3
 8001dc8:	f241 030c 	movw	r3, #4108	@ 0x100c
 8001dcc:	4413      	add	r3, r2
 8001dce:	2200      	movs	r2, #0
 8001dd0:	801a      	strh	r2, [r3, #0]
                    uart_instances[i].rx_dma_current_pos = 0;
 8001dd2:	89fb      	ldrh	r3, [r7, #14]
 8001dd4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e4c <HAL_UART_ErrorCallback+0xf4>)
 8001dd6:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001dda:	fb01 f303 	mul.w	r3, r1, r3
 8001dde:	441a      	add	r2, r3
 8001de0:	f241 030e 	movw	r3, #4110	@ 0x100e
 8001de4:	4413      	add	r3, r2
 8001de6:	2200      	movs	r2, #0
 8001de8:	801a      	strh	r2, [r3, #0]
                    
                    HAL_UART_Receive_DMA(huart, uart_instances[i].rx_dma_buffer, RX_DMA_BUFFER_SIZE);
 8001dea:	89fb      	ldrh	r3, [r7, #14]
 8001dec:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8001df0:	fb02 f303 	mul.w	r3, r2, r3
 8001df4:	3308      	adds	r3, #8
 8001df6:	4a15      	ldr	r2, [pc, #84]	@ (8001e4c <HAL_UART_ErrorCallback+0xf4>)
 8001df8:	4413      	add	r3, r2
 8001dfa:	3304      	adds	r3, #4
 8001dfc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e00:	4619      	mov	r1, r3
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f006 f976 	bl	80080f4 <HAL_UART_Receive_DMA>
                }
            }
            
            uart_instances[i].error_count++;
 8001e08:	89fa      	ldrh	r2, [r7, #14]
 8001e0a:	4910      	ldr	r1, [pc, #64]	@ (8001e4c <HAL_UART_ErrorCallback+0xf4>)
 8001e0c:	f241 13c8 	movw	r3, #4552	@ 0x11c8
 8001e10:	fb02 f303 	mul.w	r3, r2, r3
 8001e14:	4419      	add	r1, r3
 8001e16:	f241 1318 	movw	r3, #4376	@ 0x1118
 8001e1a:	440b      	add	r3, r1
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	1c59      	adds	r1, r3, #1
 8001e20:	480a      	ldr	r0, [pc, #40]	@ (8001e4c <HAL_UART_ErrorCallback+0xf4>)
 8001e22:	f241 13c8 	movw	r3, #4552	@ 0x11c8
 8001e26:	fb02 f303 	mul.w	r3, r2, r3
 8001e2a:	18c2      	adds	r2, r0, r3
 8001e2c:	f241 1318 	movw	r3, #4376	@ 0x1118
 8001e30:	4413      	add	r3, r2
 8001e32:	6019      	str	r1, [r3, #0]
            break;
 8001e34:	e006      	b.n	8001e44 <HAL_UART_ErrorCallback+0xec>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001e36:	89fb      	ldrh	r3, [r7, #14]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	81fb      	strh	r3, [r7, #14]
 8001e3c:	89fb      	ldrh	r3, [r7, #14]
 8001e3e:	2b06      	cmp	r3, #6
 8001e40:	d991      	bls.n	8001d66 <HAL_UART_ErrorCallback+0xe>
        }
    }
}
 8001e42:	bf00      	nop
 8001e44:	bf00      	nop
 8001e46:	3710      	adds	r7, #16
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	24000334 	.word	0x24000334

08001e50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e56:	2003      	movs	r0, #3
 8001e58:	f000 f97e 	bl	8002158 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001e5c:	f004 f8f8 	bl	8006050 <HAL_RCC_GetSysClockFreq>
 8001e60:	4602      	mov	r2, r0
 8001e62:	4b15      	ldr	r3, [pc, #84]	@ (8001eb8 <HAL_Init+0x68>)
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	0a1b      	lsrs	r3, r3, #8
 8001e68:	f003 030f 	and.w	r3, r3, #15
 8001e6c:	4913      	ldr	r1, [pc, #76]	@ (8001ebc <HAL_Init+0x6c>)
 8001e6e:	5ccb      	ldrb	r3, [r1, r3]
 8001e70:	f003 031f 	and.w	r3, r3, #31
 8001e74:	fa22 f303 	lsr.w	r3, r2, r3
 8001e78:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb8 <HAL_Init+0x68>)
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	4a0e      	ldr	r2, [pc, #56]	@ (8001ebc <HAL_Init+0x6c>)
 8001e84:	5cd3      	ldrb	r3, [r2, r3]
 8001e86:	f003 031f 	and.w	r3, r3, #31
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e90:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec0 <HAL_Init+0x70>)
 8001e92:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001e94:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec4 <HAL_Init+0x74>)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e9a:	200f      	movs	r0, #15
 8001e9c:	f000 f814 	bl	8001ec8 <HAL_InitTick>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e002      	b.n	8001eb0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001eaa:	f7fe fed9 	bl	8000c60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	58024400 	.word	0x58024400
 8001ebc:	0800a110 	.word	0x0800a110
 8001ec0:	24000004 	.word	0x24000004
 8001ec4:	24000000 	.word	0x24000000

08001ec8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001ed0:	4b15      	ldr	r3, [pc, #84]	@ (8001f28 <HAL_InitTick+0x60>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d101      	bne.n	8001edc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e021      	b.n	8001f20 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001edc:	4b13      	ldr	r3, [pc, #76]	@ (8001f2c <HAL_InitTick+0x64>)
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	4b11      	ldr	r3, [pc, #68]	@ (8001f28 <HAL_InitTick+0x60>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f000 f963 	bl	80021be <HAL_SYSTICK_Config>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e00e      	b.n	8001f20 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b0f      	cmp	r3, #15
 8001f06:	d80a      	bhi.n	8001f1e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	6879      	ldr	r1, [r7, #4]
 8001f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f10:	f000 f92d 	bl	800216e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f14:	4a06      	ldr	r2, [pc, #24]	@ (8001f30 <HAL_InitTick+0x68>)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	e000      	b.n	8001f20 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	2400000c 	.word	0x2400000c
 8001f2c:	24000000 	.word	0x24000000
 8001f30:	24000008 	.word	0x24000008

08001f34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f38:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <HAL_IncTick+0x20>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <HAL_IncTick+0x24>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4413      	add	r3, r2
 8001f44:	4a04      	ldr	r2, [pc, #16]	@ (8001f58 <HAL_IncTick+0x24>)
 8001f46:	6013      	str	r3, [r2, #0]
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	2400000c 	.word	0x2400000c
 8001f58:	24007fac 	.word	0x24007fac

08001f5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f60:	4b03      	ldr	r3, [pc, #12]	@ (8001f70 <HAL_GetTick+0x14>)
 8001f62:	681b      	ldr	r3, [r3, #0]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	24007fac 	.word	0x24007fac

08001f74 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001f78:	4b03      	ldr	r3, [pc, #12]	@ (8001f88 <HAL_GetREVID+0x14>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	0c1b      	lsrs	r3, r3, #16
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	5c001000 	.word	0x5c001000

08001f8c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8001f96:	4b07      	ldr	r3, [pc, #28]	@ (8001fb4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	401a      	ands	r2, r3
 8001fa0:	4904      	ldr	r1, [pc, #16]	@ (8001fb4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	604b      	str	r3, [r1, #4]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	58000400 	.word	0x58000400

08001fb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff8 <__NVIC_SetPriorityGrouping+0x40>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001fe0:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <__NVIC_SetPriorityGrouping+0x44>)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fe6:	4a04      	ldr	r2, [pc, #16]	@ (8001ff8 <__NVIC_SetPriorityGrouping+0x40>)
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	60d3      	str	r3, [r2, #12]
}
 8001fec:	bf00      	nop
 8001fee:	3714      	adds	r7, #20
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr
 8001ff8:	e000ed00 	.word	0xe000ed00
 8001ffc:	05fa0000 	.word	0x05fa0000

08002000 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002004:	4b04      	ldr	r3, [pc, #16]	@ (8002018 <__NVIC_GetPriorityGrouping+0x18>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	0a1b      	lsrs	r3, r3, #8
 800200a:	f003 0307 	and.w	r3, r3, #7
}
 800200e:	4618      	mov	r0, r3
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002026:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800202a:	2b00      	cmp	r3, #0
 800202c:	db0b      	blt.n	8002046 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800202e:	88fb      	ldrh	r3, [r7, #6]
 8002030:	f003 021f 	and.w	r2, r3, #31
 8002034:	4907      	ldr	r1, [pc, #28]	@ (8002054 <__NVIC_EnableIRQ+0x38>)
 8002036:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800203a:	095b      	lsrs	r3, r3, #5
 800203c:	2001      	movs	r0, #1
 800203e:	fa00 f202 	lsl.w	r2, r0, r2
 8002042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	e000e100 	.word	0xe000e100

08002058 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	6039      	str	r1, [r7, #0]
 8002062:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002064:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002068:	2b00      	cmp	r3, #0
 800206a:	db0a      	blt.n	8002082 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	b2da      	uxtb	r2, r3
 8002070:	490c      	ldr	r1, [pc, #48]	@ (80020a4 <__NVIC_SetPriority+0x4c>)
 8002072:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002076:	0112      	lsls	r2, r2, #4
 8002078:	b2d2      	uxtb	r2, r2
 800207a:	440b      	add	r3, r1
 800207c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002080:	e00a      	b.n	8002098 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	b2da      	uxtb	r2, r3
 8002086:	4908      	ldr	r1, [pc, #32]	@ (80020a8 <__NVIC_SetPriority+0x50>)
 8002088:	88fb      	ldrh	r3, [r7, #6]
 800208a:	f003 030f 	and.w	r3, r3, #15
 800208e:	3b04      	subs	r3, #4
 8002090:	0112      	lsls	r2, r2, #4
 8002092:	b2d2      	uxtb	r2, r2
 8002094:	440b      	add	r3, r1
 8002096:	761a      	strb	r2, [r3, #24]
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	e000e100 	.word	0xe000e100
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b089      	sub	sp, #36	@ 0x24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	f1c3 0307 	rsb	r3, r3, #7
 80020c6:	2b04      	cmp	r3, #4
 80020c8:	bf28      	it	cs
 80020ca:	2304      	movcs	r3, #4
 80020cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3304      	adds	r3, #4
 80020d2:	2b06      	cmp	r3, #6
 80020d4:	d902      	bls.n	80020dc <NVIC_EncodePriority+0x30>
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	3b03      	subs	r3, #3
 80020da:	e000      	b.n	80020de <NVIC_EncodePriority+0x32>
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e0:	f04f 32ff 	mov.w	r2, #4294967295
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43da      	mvns	r2, r3
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	401a      	ands	r2, r3
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020f4:	f04f 31ff 	mov.w	r1, #4294967295
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	fa01 f303 	lsl.w	r3, r1, r3
 80020fe:	43d9      	mvns	r1, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002104:	4313      	orrs	r3, r2
         );
}
 8002106:	4618      	mov	r0, r3
 8002108:	3724      	adds	r7, #36	@ 0x24
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
	...

08002114 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3b01      	subs	r3, #1
 8002120:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002124:	d301      	bcc.n	800212a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002126:	2301      	movs	r3, #1
 8002128:	e00f      	b.n	800214a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800212a:	4a0a      	ldr	r2, [pc, #40]	@ (8002154 <SysTick_Config+0x40>)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3b01      	subs	r3, #1
 8002130:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002132:	210f      	movs	r1, #15
 8002134:	f04f 30ff 	mov.w	r0, #4294967295
 8002138:	f7ff ff8e 	bl	8002058 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800213c:	4b05      	ldr	r3, [pc, #20]	@ (8002154 <SysTick_Config+0x40>)
 800213e:	2200      	movs	r2, #0
 8002140:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002142:	4b04      	ldr	r3, [pc, #16]	@ (8002154 <SysTick_Config+0x40>)
 8002144:	2207      	movs	r2, #7
 8002146:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	e000e010 	.word	0xe000e010

08002158 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f7ff ff29 	bl	8001fb8 <__NVIC_SetPriorityGrouping>
}
 8002166:	bf00      	nop
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b086      	sub	sp, #24
 8002172:	af00      	add	r7, sp, #0
 8002174:	4603      	mov	r3, r0
 8002176:	60b9      	str	r1, [r7, #8]
 8002178:	607a      	str	r2, [r7, #4]
 800217a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800217c:	f7ff ff40 	bl	8002000 <__NVIC_GetPriorityGrouping>
 8002180:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	68b9      	ldr	r1, [r7, #8]
 8002186:	6978      	ldr	r0, [r7, #20]
 8002188:	f7ff ff90 	bl	80020ac <NVIC_EncodePriority>
 800218c:	4602      	mov	r2, r0
 800218e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002192:	4611      	mov	r1, r2
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff ff5f 	bl	8002058 <__NVIC_SetPriority>
}
 800219a:	bf00      	nop
 800219c:	3718      	adds	r7, #24
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b082      	sub	sp, #8
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	4603      	mov	r3, r0
 80021aa:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff ff33 	bl	800201c <__NVIC_EnableIRQ>
}
 80021b6:	bf00      	nop
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}

080021be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b082      	sub	sp, #8
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f7ff ffa4 	bl	8002114 <SysTick_Config>
 80021cc:	4603      	mov	r3, r0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80021dc:	f3bf 8f5f 	dmb	sy
}
 80021e0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80021e2:	4b07      	ldr	r3, [pc, #28]	@ (8002200 <HAL_MPU_Disable+0x28>)
 80021e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e6:	4a06      	ldr	r2, [pc, #24]	@ (8002200 <HAL_MPU_Disable+0x28>)
 80021e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021ec:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80021ee:	4b05      	ldr	r3, [pc, #20]	@ (8002204 <HAL_MPU_Disable+0x2c>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	605a      	str	r2, [r3, #4]
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	e000ed00 	.word	0xe000ed00
 8002204:	e000ed90 	.word	0xe000ed90

08002208 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002210:	4a0b      	ldr	r2, [pc, #44]	@ (8002240 <HAL_MPU_Enable+0x38>)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f043 0301 	orr.w	r3, r3, #1
 8002218:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800221a:	4b0a      	ldr	r3, [pc, #40]	@ (8002244 <HAL_MPU_Enable+0x3c>)
 800221c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800221e:	4a09      	ldr	r2, [pc, #36]	@ (8002244 <HAL_MPU_Enable+0x3c>)
 8002220:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002224:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002226:	f3bf 8f4f 	dsb	sy
}
 800222a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800222c:	f3bf 8f6f 	isb	sy
}
 8002230:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	e000ed90 	.word	0xe000ed90
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	785a      	ldrb	r2, [r3, #1]
 8002254:	4b1b      	ldr	r3, [pc, #108]	@ (80022c4 <HAL_MPU_ConfigRegion+0x7c>)
 8002256:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002258:	4b1a      	ldr	r3, [pc, #104]	@ (80022c4 <HAL_MPU_ConfigRegion+0x7c>)
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	4a19      	ldr	r2, [pc, #100]	@ (80022c4 <HAL_MPU_ConfigRegion+0x7c>)
 800225e:	f023 0301 	bic.w	r3, r3, #1
 8002262:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002264:	4a17      	ldr	r2, [pc, #92]	@ (80022c4 <HAL_MPU_ConfigRegion+0x7c>)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	7b1b      	ldrb	r3, [r3, #12]
 8002270:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	7adb      	ldrb	r3, [r3, #11]
 8002276:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002278:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	7a9b      	ldrb	r3, [r3, #10]
 800227e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002280:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7b5b      	ldrb	r3, [r3, #13]
 8002286:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002288:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	7b9b      	ldrb	r3, [r3, #14]
 800228e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002290:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	7bdb      	ldrb	r3, [r3, #15]
 8002296:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002298:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	7a5b      	ldrb	r3, [r3, #9]
 800229e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80022a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	7a1b      	ldrb	r3, [r3, #8]
 80022a6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80022a8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	7812      	ldrb	r2, [r2, #0]
 80022ae:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80022b0:	4a04      	ldr	r2, [pc, #16]	@ (80022c4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80022b2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80022b4:	6113      	str	r3, [r2, #16]
}
 80022b6:	bf00      	nop
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	e000ed90 	.word	0xe000ed90

080022c8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80022d0:	f7ff fe44 	bl	8001f5c <HAL_GetTick>
 80022d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e316      	b.n	800290e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a66      	ldr	r2, [pc, #408]	@ (8002480 <HAL_DMA_Init+0x1b8>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d04a      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a65      	ldr	r2, [pc, #404]	@ (8002484 <HAL_DMA_Init+0x1bc>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d045      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a63      	ldr	r2, [pc, #396]	@ (8002488 <HAL_DMA_Init+0x1c0>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d040      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a62      	ldr	r2, [pc, #392]	@ (800248c <HAL_DMA_Init+0x1c4>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d03b      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a60      	ldr	r2, [pc, #384]	@ (8002490 <HAL_DMA_Init+0x1c8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d036      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a5f      	ldr	r2, [pc, #380]	@ (8002494 <HAL_DMA_Init+0x1cc>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d031      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a5d      	ldr	r2, [pc, #372]	@ (8002498 <HAL_DMA_Init+0x1d0>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d02c      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a5c      	ldr	r2, [pc, #368]	@ (800249c <HAL_DMA_Init+0x1d4>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d027      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a5a      	ldr	r2, [pc, #360]	@ (80024a0 <HAL_DMA_Init+0x1d8>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d022      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a59      	ldr	r2, [pc, #356]	@ (80024a4 <HAL_DMA_Init+0x1dc>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d01d      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a57      	ldr	r2, [pc, #348]	@ (80024a8 <HAL_DMA_Init+0x1e0>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d018      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a56      	ldr	r2, [pc, #344]	@ (80024ac <HAL_DMA_Init+0x1e4>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d013      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a54      	ldr	r2, [pc, #336]	@ (80024b0 <HAL_DMA_Init+0x1e8>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d00e      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a53      	ldr	r2, [pc, #332]	@ (80024b4 <HAL_DMA_Init+0x1ec>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d009      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a51      	ldr	r2, [pc, #324]	@ (80024b8 <HAL_DMA_Init+0x1f0>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d004      	beq.n	8002380 <HAL_DMA_Init+0xb8>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a50      	ldr	r2, [pc, #320]	@ (80024bc <HAL_DMA_Init+0x1f4>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d101      	bne.n	8002384 <HAL_DMA_Init+0xbc>
 8002380:	2301      	movs	r3, #1
 8002382:	e000      	b.n	8002386 <HAL_DMA_Init+0xbe>
 8002384:	2300      	movs	r3, #0
 8002386:	2b00      	cmp	r3, #0
 8002388:	f000 813b 	beq.w	8002602 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2202      	movs	r2, #2
 8002390:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a37      	ldr	r2, [pc, #220]	@ (8002480 <HAL_DMA_Init+0x1b8>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d04a      	beq.n	800243c <HAL_DMA_Init+0x174>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a36      	ldr	r2, [pc, #216]	@ (8002484 <HAL_DMA_Init+0x1bc>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d045      	beq.n	800243c <HAL_DMA_Init+0x174>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a34      	ldr	r2, [pc, #208]	@ (8002488 <HAL_DMA_Init+0x1c0>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d040      	beq.n	800243c <HAL_DMA_Init+0x174>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a33      	ldr	r2, [pc, #204]	@ (800248c <HAL_DMA_Init+0x1c4>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d03b      	beq.n	800243c <HAL_DMA_Init+0x174>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a31      	ldr	r2, [pc, #196]	@ (8002490 <HAL_DMA_Init+0x1c8>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d036      	beq.n	800243c <HAL_DMA_Init+0x174>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a30      	ldr	r2, [pc, #192]	@ (8002494 <HAL_DMA_Init+0x1cc>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d031      	beq.n	800243c <HAL_DMA_Init+0x174>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a2e      	ldr	r2, [pc, #184]	@ (8002498 <HAL_DMA_Init+0x1d0>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d02c      	beq.n	800243c <HAL_DMA_Init+0x174>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a2d      	ldr	r2, [pc, #180]	@ (800249c <HAL_DMA_Init+0x1d4>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d027      	beq.n	800243c <HAL_DMA_Init+0x174>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a2b      	ldr	r2, [pc, #172]	@ (80024a0 <HAL_DMA_Init+0x1d8>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d022      	beq.n	800243c <HAL_DMA_Init+0x174>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a2a      	ldr	r2, [pc, #168]	@ (80024a4 <HAL_DMA_Init+0x1dc>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d01d      	beq.n	800243c <HAL_DMA_Init+0x174>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a28      	ldr	r2, [pc, #160]	@ (80024a8 <HAL_DMA_Init+0x1e0>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d018      	beq.n	800243c <HAL_DMA_Init+0x174>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a27      	ldr	r2, [pc, #156]	@ (80024ac <HAL_DMA_Init+0x1e4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d013      	beq.n	800243c <HAL_DMA_Init+0x174>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a25      	ldr	r2, [pc, #148]	@ (80024b0 <HAL_DMA_Init+0x1e8>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d00e      	beq.n	800243c <HAL_DMA_Init+0x174>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a24      	ldr	r2, [pc, #144]	@ (80024b4 <HAL_DMA_Init+0x1ec>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d009      	beq.n	800243c <HAL_DMA_Init+0x174>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a22      	ldr	r2, [pc, #136]	@ (80024b8 <HAL_DMA_Init+0x1f0>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d004      	beq.n	800243c <HAL_DMA_Init+0x174>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a21      	ldr	r2, [pc, #132]	@ (80024bc <HAL_DMA_Init+0x1f4>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d108      	bne.n	800244e <HAL_DMA_Init+0x186>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f022 0201 	bic.w	r2, r2, #1
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	e007      	b.n	800245e <HAL_DMA_Init+0x196>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0201 	bic.w	r2, r2, #1
 800245c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800245e:	e02f      	b.n	80024c0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002460:	f7ff fd7c 	bl	8001f5c <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b05      	cmp	r3, #5
 800246c:	d928      	bls.n	80024c0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2220      	movs	r2, #32
 8002472:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2203      	movs	r2, #3
 8002478:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e246      	b.n	800290e <HAL_DMA_Init+0x646>
 8002480:	40020010 	.word	0x40020010
 8002484:	40020028 	.word	0x40020028
 8002488:	40020040 	.word	0x40020040
 800248c:	40020058 	.word	0x40020058
 8002490:	40020070 	.word	0x40020070
 8002494:	40020088 	.word	0x40020088
 8002498:	400200a0 	.word	0x400200a0
 800249c:	400200b8 	.word	0x400200b8
 80024a0:	40020410 	.word	0x40020410
 80024a4:	40020428 	.word	0x40020428
 80024a8:	40020440 	.word	0x40020440
 80024ac:	40020458 	.word	0x40020458
 80024b0:	40020470 	.word	0x40020470
 80024b4:	40020488 	.word	0x40020488
 80024b8:	400204a0 	.word	0x400204a0
 80024bc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1c8      	bne.n	8002460 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	4b83      	ldr	r3, [pc, #524]	@ (80026e8 <HAL_DMA_Init+0x420>)
 80024da:	4013      	ands	r3, r2
 80024dc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80024e6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024fe:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	4313      	orrs	r3, r2
 800250a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002510:	2b04      	cmp	r3, #4
 8002512:	d107      	bne.n	8002524 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251c:	4313      	orrs	r3, r2
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	4313      	orrs	r3, r2
 8002522:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002524:	4b71      	ldr	r3, [pc, #452]	@ (80026ec <HAL_DMA_Init+0x424>)
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4b71      	ldr	r3, [pc, #452]	@ (80026f0 <HAL_DMA_Init+0x428>)
 800252a:	4013      	ands	r3, r2
 800252c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002530:	d328      	bcc.n	8002584 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	2b28      	cmp	r3, #40	@ 0x28
 8002538:	d903      	bls.n	8002542 <HAL_DMA_Init+0x27a>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002540:	d917      	bls.n	8002572 <HAL_DMA_Init+0x2aa>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b3e      	cmp	r3, #62	@ 0x3e
 8002548:	d903      	bls.n	8002552 <HAL_DMA_Init+0x28a>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	2b42      	cmp	r3, #66	@ 0x42
 8002550:	d90f      	bls.n	8002572 <HAL_DMA_Init+0x2aa>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b46      	cmp	r3, #70	@ 0x46
 8002558:	d903      	bls.n	8002562 <HAL_DMA_Init+0x29a>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b48      	cmp	r3, #72	@ 0x48
 8002560:	d907      	bls.n	8002572 <HAL_DMA_Init+0x2aa>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	2b4e      	cmp	r3, #78	@ 0x4e
 8002568:	d905      	bls.n	8002576 <HAL_DMA_Init+0x2ae>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	2b52      	cmp	r3, #82	@ 0x52
 8002570:	d801      	bhi.n	8002576 <HAL_DMA_Init+0x2ae>
 8002572:	2301      	movs	r3, #1
 8002574:	e000      	b.n	8002578 <HAL_DMA_Init+0x2b0>
 8002576:	2300      	movs	r3, #0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d003      	beq.n	8002584 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002582:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	f023 0307 	bic.w	r3, r3, #7
 800259a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a0:	697a      	ldr	r2, [r7, #20]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025aa:	2b04      	cmp	r3, #4
 80025ac:	d117      	bne.n	80025de <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b2:	697a      	ldr	r2, [r7, #20]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d00e      	beq.n	80025de <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f002 fb3f 	bl	8004c44 <DMA_CheckFifoParam>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d008      	beq.n	80025de <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2240      	movs	r2, #64	@ 0x40
 80025d0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2201      	movs	r2, #1
 80025d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e197      	b.n	800290e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f002 fa7a 	bl	8004ae0 <DMA_CalcBaseAndBitshift>
 80025ec:	4603      	mov	r3, r0
 80025ee:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f4:	f003 031f 	and.w	r3, r3, #31
 80025f8:	223f      	movs	r2, #63	@ 0x3f
 80025fa:	409a      	lsls	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	609a      	str	r2, [r3, #8]
 8002600:	e0cd      	b.n	800279e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a3b      	ldr	r2, [pc, #236]	@ (80026f4 <HAL_DMA_Init+0x42c>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d022      	beq.n	8002652 <HAL_DMA_Init+0x38a>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a39      	ldr	r2, [pc, #228]	@ (80026f8 <HAL_DMA_Init+0x430>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d01d      	beq.n	8002652 <HAL_DMA_Init+0x38a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a38      	ldr	r2, [pc, #224]	@ (80026fc <HAL_DMA_Init+0x434>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d018      	beq.n	8002652 <HAL_DMA_Init+0x38a>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a36      	ldr	r2, [pc, #216]	@ (8002700 <HAL_DMA_Init+0x438>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d013      	beq.n	8002652 <HAL_DMA_Init+0x38a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a35      	ldr	r2, [pc, #212]	@ (8002704 <HAL_DMA_Init+0x43c>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d00e      	beq.n	8002652 <HAL_DMA_Init+0x38a>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a33      	ldr	r2, [pc, #204]	@ (8002708 <HAL_DMA_Init+0x440>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d009      	beq.n	8002652 <HAL_DMA_Init+0x38a>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a32      	ldr	r2, [pc, #200]	@ (800270c <HAL_DMA_Init+0x444>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d004      	beq.n	8002652 <HAL_DMA_Init+0x38a>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a30      	ldr	r2, [pc, #192]	@ (8002710 <HAL_DMA_Init+0x448>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d101      	bne.n	8002656 <HAL_DMA_Init+0x38e>
 8002652:	2301      	movs	r3, #1
 8002654:	e000      	b.n	8002658 <HAL_DMA_Init+0x390>
 8002656:	2300      	movs	r3, #0
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 8097 	beq.w	800278c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a24      	ldr	r2, [pc, #144]	@ (80026f4 <HAL_DMA_Init+0x42c>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d021      	beq.n	80026ac <HAL_DMA_Init+0x3e4>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a22      	ldr	r2, [pc, #136]	@ (80026f8 <HAL_DMA_Init+0x430>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d01c      	beq.n	80026ac <HAL_DMA_Init+0x3e4>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a21      	ldr	r2, [pc, #132]	@ (80026fc <HAL_DMA_Init+0x434>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d017      	beq.n	80026ac <HAL_DMA_Init+0x3e4>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a1f      	ldr	r2, [pc, #124]	@ (8002700 <HAL_DMA_Init+0x438>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d012      	beq.n	80026ac <HAL_DMA_Init+0x3e4>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a1e      	ldr	r2, [pc, #120]	@ (8002704 <HAL_DMA_Init+0x43c>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d00d      	beq.n	80026ac <HAL_DMA_Init+0x3e4>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a1c      	ldr	r2, [pc, #112]	@ (8002708 <HAL_DMA_Init+0x440>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d008      	beq.n	80026ac <HAL_DMA_Init+0x3e4>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a1b      	ldr	r2, [pc, #108]	@ (800270c <HAL_DMA_Init+0x444>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d003      	beq.n	80026ac <HAL_DMA_Init+0x3e4>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a19      	ldr	r2, [pc, #100]	@ (8002710 <HAL_DMA_Init+0x448>)
 80026aa:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2202      	movs	r2, #2
 80026b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	4b13      	ldr	r3, [pc, #76]	@ (8002714 <HAL_DMA_Init+0x44c>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	2b40      	cmp	r3, #64	@ 0x40
 80026d2:	d021      	beq.n	8002718 <HAL_DMA_Init+0x450>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	2b80      	cmp	r3, #128	@ 0x80
 80026da:	d102      	bne.n	80026e2 <HAL_DMA_Init+0x41a>
 80026dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80026e0:	e01b      	b.n	800271a <HAL_DMA_Init+0x452>
 80026e2:	2300      	movs	r3, #0
 80026e4:	e019      	b.n	800271a <HAL_DMA_Init+0x452>
 80026e6:	bf00      	nop
 80026e8:	fe10803f 	.word	0xfe10803f
 80026ec:	5c001000 	.word	0x5c001000
 80026f0:	ffff0000 	.word	0xffff0000
 80026f4:	58025408 	.word	0x58025408
 80026f8:	5802541c 	.word	0x5802541c
 80026fc:	58025430 	.word	0x58025430
 8002700:	58025444 	.word	0x58025444
 8002704:	58025458 	.word	0x58025458
 8002708:	5802546c 	.word	0x5802546c
 800270c:	58025480 	.word	0x58025480
 8002710:	58025494 	.word	0x58025494
 8002714:	fffe000f 	.word	0xfffe000f
 8002718:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	68d2      	ldr	r2, [r2, #12]
 800271e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002720:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002728:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002730:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002738:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002740:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002748:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	4313      	orrs	r3, r2
 800274e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	461a      	mov	r2, r3
 800275e:	4b6e      	ldr	r3, [pc, #440]	@ (8002918 <HAL_DMA_Init+0x650>)
 8002760:	4413      	add	r3, r2
 8002762:	4a6e      	ldr	r2, [pc, #440]	@ (800291c <HAL_DMA_Init+0x654>)
 8002764:	fba2 2303 	umull	r2, r3, r2, r3
 8002768:	091b      	lsrs	r3, r3, #4
 800276a:	009a      	lsls	r2, r3, #2
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f002 f9b5 	bl	8004ae0 <DMA_CalcBaseAndBitshift>
 8002776:	4603      	mov	r3, r0
 8002778:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800277e:	f003 031f 	and.w	r3, r3, #31
 8002782:	2201      	movs	r2, #1
 8002784:	409a      	lsls	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	605a      	str	r2, [r3, #4]
 800278a:	e008      	b.n	800279e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2240      	movs	r2, #64	@ 0x40
 8002790:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2203      	movs	r2, #3
 8002796:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e0b7      	b.n	800290e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a5f      	ldr	r2, [pc, #380]	@ (8002920 <HAL_DMA_Init+0x658>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d072      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a5d      	ldr	r2, [pc, #372]	@ (8002924 <HAL_DMA_Init+0x65c>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d06d      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a5c      	ldr	r2, [pc, #368]	@ (8002928 <HAL_DMA_Init+0x660>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d068      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a5a      	ldr	r2, [pc, #360]	@ (800292c <HAL_DMA_Init+0x664>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d063      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a59      	ldr	r2, [pc, #356]	@ (8002930 <HAL_DMA_Init+0x668>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d05e      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a57      	ldr	r2, [pc, #348]	@ (8002934 <HAL_DMA_Init+0x66c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d059      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a56      	ldr	r2, [pc, #344]	@ (8002938 <HAL_DMA_Init+0x670>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d054      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a54      	ldr	r2, [pc, #336]	@ (800293c <HAL_DMA_Init+0x674>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d04f      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a53      	ldr	r2, [pc, #332]	@ (8002940 <HAL_DMA_Init+0x678>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d04a      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a51      	ldr	r2, [pc, #324]	@ (8002944 <HAL_DMA_Init+0x67c>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d045      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a50      	ldr	r2, [pc, #320]	@ (8002948 <HAL_DMA_Init+0x680>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d040      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a4e      	ldr	r2, [pc, #312]	@ (800294c <HAL_DMA_Init+0x684>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d03b      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a4d      	ldr	r2, [pc, #308]	@ (8002950 <HAL_DMA_Init+0x688>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d036      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a4b      	ldr	r2, [pc, #300]	@ (8002954 <HAL_DMA_Init+0x68c>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d031      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a4a      	ldr	r2, [pc, #296]	@ (8002958 <HAL_DMA_Init+0x690>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d02c      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a48      	ldr	r2, [pc, #288]	@ (800295c <HAL_DMA_Init+0x694>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d027      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a47      	ldr	r2, [pc, #284]	@ (8002960 <HAL_DMA_Init+0x698>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d022      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a45      	ldr	r2, [pc, #276]	@ (8002964 <HAL_DMA_Init+0x69c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d01d      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a44      	ldr	r2, [pc, #272]	@ (8002968 <HAL_DMA_Init+0x6a0>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d018      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a42      	ldr	r2, [pc, #264]	@ (800296c <HAL_DMA_Init+0x6a4>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d013      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a41      	ldr	r2, [pc, #260]	@ (8002970 <HAL_DMA_Init+0x6a8>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d00e      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a3f      	ldr	r2, [pc, #252]	@ (8002974 <HAL_DMA_Init+0x6ac>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d009      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a3e      	ldr	r2, [pc, #248]	@ (8002978 <HAL_DMA_Init+0x6b0>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d004      	beq.n	800288e <HAL_DMA_Init+0x5c6>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a3c      	ldr	r2, [pc, #240]	@ (800297c <HAL_DMA_Init+0x6b4>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d101      	bne.n	8002892 <HAL_DMA_Init+0x5ca>
 800288e:	2301      	movs	r3, #1
 8002890:	e000      	b.n	8002894 <HAL_DMA_Init+0x5cc>
 8002892:	2300      	movs	r3, #0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d032      	beq.n	80028fe <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f002 fa4f 	bl	8004d3c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	2b80      	cmp	r3, #128	@ 0x80
 80028a4:	d102      	bne.n	80028ac <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028b4:	b2d2      	uxtb	r2, r2
 80028b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80028c0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d010      	beq.n	80028ec <HAL_DMA_Init+0x624>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d80c      	bhi.n	80028ec <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f002 facc 	bl	8004e70 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80028e8:	605a      	str	r2, [r3, #4]
 80028ea:	e008      	b.n	80028fe <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	a7fdabf8 	.word	0xa7fdabf8
 800291c:	cccccccd 	.word	0xcccccccd
 8002920:	40020010 	.word	0x40020010
 8002924:	40020028 	.word	0x40020028
 8002928:	40020040 	.word	0x40020040
 800292c:	40020058 	.word	0x40020058
 8002930:	40020070 	.word	0x40020070
 8002934:	40020088 	.word	0x40020088
 8002938:	400200a0 	.word	0x400200a0
 800293c:	400200b8 	.word	0x400200b8
 8002940:	40020410 	.word	0x40020410
 8002944:	40020428 	.word	0x40020428
 8002948:	40020440 	.word	0x40020440
 800294c:	40020458 	.word	0x40020458
 8002950:	40020470 	.word	0x40020470
 8002954:	40020488 	.word	0x40020488
 8002958:	400204a0 	.word	0x400204a0
 800295c:	400204b8 	.word	0x400204b8
 8002960:	58025408 	.word	0x58025408
 8002964:	5802541c 	.word	0x5802541c
 8002968:	58025430 	.word	0x58025430
 800296c:	58025444 	.word	0x58025444
 8002970:	58025458 	.word	0x58025458
 8002974:	5802546c 	.word	0x5802546c
 8002978:	58025480 	.word	0x58025480
 800297c:	58025494 	.word	0x58025494

08002980 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
 800298c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d101      	bne.n	800299c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e226      	b.n	8002dea <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d101      	bne.n	80029aa <HAL_DMA_Start_IT+0x2a>
 80029a6:	2302      	movs	r3, #2
 80029a8:	e21f      	b.n	8002dea <HAL_DMA_Start_IT+0x46a>
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2201      	movs	r2, #1
 80029ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	f040 820a 	bne.w	8002dd4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2202      	movs	r2, #2
 80029c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a68      	ldr	r2, [pc, #416]	@ (8002b74 <HAL_DMA_Start_IT+0x1f4>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d04a      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a66      	ldr	r2, [pc, #408]	@ (8002b78 <HAL_DMA_Start_IT+0x1f8>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d045      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a65      	ldr	r2, [pc, #404]	@ (8002b7c <HAL_DMA_Start_IT+0x1fc>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d040      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a63      	ldr	r2, [pc, #396]	@ (8002b80 <HAL_DMA_Start_IT+0x200>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d03b      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a62      	ldr	r2, [pc, #392]	@ (8002b84 <HAL_DMA_Start_IT+0x204>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d036      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a60      	ldr	r2, [pc, #384]	@ (8002b88 <HAL_DMA_Start_IT+0x208>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d031      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a5f      	ldr	r2, [pc, #380]	@ (8002b8c <HAL_DMA_Start_IT+0x20c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d02c      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a5d      	ldr	r2, [pc, #372]	@ (8002b90 <HAL_DMA_Start_IT+0x210>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d027      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a5c      	ldr	r2, [pc, #368]	@ (8002b94 <HAL_DMA_Start_IT+0x214>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d022      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a5a      	ldr	r2, [pc, #360]	@ (8002b98 <HAL_DMA_Start_IT+0x218>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d01d      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a59      	ldr	r2, [pc, #356]	@ (8002b9c <HAL_DMA_Start_IT+0x21c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d018      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a57      	ldr	r2, [pc, #348]	@ (8002ba0 <HAL_DMA_Start_IT+0x220>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d013      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a56      	ldr	r2, [pc, #344]	@ (8002ba4 <HAL_DMA_Start_IT+0x224>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d00e      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a54      	ldr	r2, [pc, #336]	@ (8002ba8 <HAL_DMA_Start_IT+0x228>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d009      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a53      	ldr	r2, [pc, #332]	@ (8002bac <HAL_DMA_Start_IT+0x22c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d004      	beq.n	8002a6e <HAL_DMA_Start_IT+0xee>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a51      	ldr	r2, [pc, #324]	@ (8002bb0 <HAL_DMA_Start_IT+0x230>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d108      	bne.n	8002a80 <HAL_DMA_Start_IT+0x100>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0201 	bic.w	r2, r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]
 8002a7e:	e007      	b.n	8002a90 <HAL_DMA_Start_IT+0x110>
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f022 0201 	bic.w	r2, r2, #1
 8002a8e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	68b9      	ldr	r1, [r7, #8]
 8002a96:	68f8      	ldr	r0, [r7, #12]
 8002a98:	f001 fe76 	bl	8004788 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a34      	ldr	r2, [pc, #208]	@ (8002b74 <HAL_DMA_Start_IT+0x1f4>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d04a      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a33      	ldr	r2, [pc, #204]	@ (8002b78 <HAL_DMA_Start_IT+0x1f8>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d045      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a31      	ldr	r2, [pc, #196]	@ (8002b7c <HAL_DMA_Start_IT+0x1fc>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d040      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a30      	ldr	r2, [pc, #192]	@ (8002b80 <HAL_DMA_Start_IT+0x200>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d03b      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a2e      	ldr	r2, [pc, #184]	@ (8002b84 <HAL_DMA_Start_IT+0x204>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d036      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a2d      	ldr	r2, [pc, #180]	@ (8002b88 <HAL_DMA_Start_IT+0x208>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d031      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a2b      	ldr	r2, [pc, #172]	@ (8002b8c <HAL_DMA_Start_IT+0x20c>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d02c      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a2a      	ldr	r2, [pc, #168]	@ (8002b90 <HAL_DMA_Start_IT+0x210>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d027      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a28      	ldr	r2, [pc, #160]	@ (8002b94 <HAL_DMA_Start_IT+0x214>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d022      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a27      	ldr	r2, [pc, #156]	@ (8002b98 <HAL_DMA_Start_IT+0x218>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d01d      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a25      	ldr	r2, [pc, #148]	@ (8002b9c <HAL_DMA_Start_IT+0x21c>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d018      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a24      	ldr	r2, [pc, #144]	@ (8002ba0 <HAL_DMA_Start_IT+0x220>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d013      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a22      	ldr	r2, [pc, #136]	@ (8002ba4 <HAL_DMA_Start_IT+0x224>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d00e      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a21      	ldr	r2, [pc, #132]	@ (8002ba8 <HAL_DMA_Start_IT+0x228>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d009      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a1f      	ldr	r2, [pc, #124]	@ (8002bac <HAL_DMA_Start_IT+0x22c>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d004      	beq.n	8002b3c <HAL_DMA_Start_IT+0x1bc>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a1e      	ldr	r2, [pc, #120]	@ (8002bb0 <HAL_DMA_Start_IT+0x230>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d101      	bne.n	8002b40 <HAL_DMA_Start_IT+0x1c0>
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e000      	b.n	8002b42 <HAL_DMA_Start_IT+0x1c2>
 8002b40:	2300      	movs	r3, #0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d036      	beq.n	8002bb4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f023 021e 	bic.w	r2, r3, #30
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f042 0216 	orr.w	r2, r2, #22
 8002b58:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d03e      	beq.n	8002be0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f042 0208 	orr.w	r2, r2, #8
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	e035      	b.n	8002be0 <HAL_DMA_Start_IT+0x260>
 8002b74:	40020010 	.word	0x40020010
 8002b78:	40020028 	.word	0x40020028
 8002b7c:	40020040 	.word	0x40020040
 8002b80:	40020058 	.word	0x40020058
 8002b84:	40020070 	.word	0x40020070
 8002b88:	40020088 	.word	0x40020088
 8002b8c:	400200a0 	.word	0x400200a0
 8002b90:	400200b8 	.word	0x400200b8
 8002b94:	40020410 	.word	0x40020410
 8002b98:	40020428 	.word	0x40020428
 8002b9c:	40020440 	.word	0x40020440
 8002ba0:	40020458 	.word	0x40020458
 8002ba4:	40020470 	.word	0x40020470
 8002ba8:	40020488 	.word	0x40020488
 8002bac:	400204a0 	.word	0x400204a0
 8002bb0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f023 020e 	bic.w	r2, r3, #14
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f042 020a 	orr.w	r2, r2, #10
 8002bc6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d007      	beq.n	8002be0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f042 0204 	orr.w	r2, r2, #4
 8002bde:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a83      	ldr	r2, [pc, #524]	@ (8002df4 <HAL_DMA_Start_IT+0x474>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d072      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a82      	ldr	r2, [pc, #520]	@ (8002df8 <HAL_DMA_Start_IT+0x478>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d06d      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a80      	ldr	r2, [pc, #512]	@ (8002dfc <HAL_DMA_Start_IT+0x47c>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d068      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a7f      	ldr	r2, [pc, #508]	@ (8002e00 <HAL_DMA_Start_IT+0x480>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d063      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a7d      	ldr	r2, [pc, #500]	@ (8002e04 <HAL_DMA_Start_IT+0x484>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d05e      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a7c      	ldr	r2, [pc, #496]	@ (8002e08 <HAL_DMA_Start_IT+0x488>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d059      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a7a      	ldr	r2, [pc, #488]	@ (8002e0c <HAL_DMA_Start_IT+0x48c>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d054      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a79      	ldr	r2, [pc, #484]	@ (8002e10 <HAL_DMA_Start_IT+0x490>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d04f      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a77      	ldr	r2, [pc, #476]	@ (8002e14 <HAL_DMA_Start_IT+0x494>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d04a      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a76      	ldr	r2, [pc, #472]	@ (8002e18 <HAL_DMA_Start_IT+0x498>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d045      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a74      	ldr	r2, [pc, #464]	@ (8002e1c <HAL_DMA_Start_IT+0x49c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d040      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a73      	ldr	r2, [pc, #460]	@ (8002e20 <HAL_DMA_Start_IT+0x4a0>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d03b      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a71      	ldr	r2, [pc, #452]	@ (8002e24 <HAL_DMA_Start_IT+0x4a4>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d036      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a70      	ldr	r2, [pc, #448]	@ (8002e28 <HAL_DMA_Start_IT+0x4a8>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d031      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a6e      	ldr	r2, [pc, #440]	@ (8002e2c <HAL_DMA_Start_IT+0x4ac>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d02c      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a6d      	ldr	r2, [pc, #436]	@ (8002e30 <HAL_DMA_Start_IT+0x4b0>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d027      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a6b      	ldr	r2, [pc, #428]	@ (8002e34 <HAL_DMA_Start_IT+0x4b4>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d022      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a6a      	ldr	r2, [pc, #424]	@ (8002e38 <HAL_DMA_Start_IT+0x4b8>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d01d      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a68      	ldr	r2, [pc, #416]	@ (8002e3c <HAL_DMA_Start_IT+0x4bc>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d018      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a67      	ldr	r2, [pc, #412]	@ (8002e40 <HAL_DMA_Start_IT+0x4c0>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d013      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a65      	ldr	r2, [pc, #404]	@ (8002e44 <HAL_DMA_Start_IT+0x4c4>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d00e      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a64      	ldr	r2, [pc, #400]	@ (8002e48 <HAL_DMA_Start_IT+0x4c8>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d009      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a62      	ldr	r2, [pc, #392]	@ (8002e4c <HAL_DMA_Start_IT+0x4cc>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d004      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x350>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a61      	ldr	r2, [pc, #388]	@ (8002e50 <HAL_DMA_Start_IT+0x4d0>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d101      	bne.n	8002cd4 <HAL_DMA_Start_IT+0x354>
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e000      	b.n	8002cd6 <HAL_DMA_Start_IT+0x356>
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d01a      	beq.n	8002d10 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d007      	beq.n	8002cf8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cf2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002cf6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d007      	beq.n	8002d10 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d0e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a37      	ldr	r2, [pc, #220]	@ (8002df4 <HAL_DMA_Start_IT+0x474>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d04a      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a36      	ldr	r2, [pc, #216]	@ (8002df8 <HAL_DMA_Start_IT+0x478>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d045      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a34      	ldr	r2, [pc, #208]	@ (8002dfc <HAL_DMA_Start_IT+0x47c>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d040      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a33      	ldr	r2, [pc, #204]	@ (8002e00 <HAL_DMA_Start_IT+0x480>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d03b      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a31      	ldr	r2, [pc, #196]	@ (8002e04 <HAL_DMA_Start_IT+0x484>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d036      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a30      	ldr	r2, [pc, #192]	@ (8002e08 <HAL_DMA_Start_IT+0x488>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d031      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a2e      	ldr	r2, [pc, #184]	@ (8002e0c <HAL_DMA_Start_IT+0x48c>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d02c      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a2d      	ldr	r2, [pc, #180]	@ (8002e10 <HAL_DMA_Start_IT+0x490>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d027      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a2b      	ldr	r2, [pc, #172]	@ (8002e14 <HAL_DMA_Start_IT+0x494>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d022      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a2a      	ldr	r2, [pc, #168]	@ (8002e18 <HAL_DMA_Start_IT+0x498>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d01d      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a28      	ldr	r2, [pc, #160]	@ (8002e1c <HAL_DMA_Start_IT+0x49c>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d018      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a27      	ldr	r2, [pc, #156]	@ (8002e20 <HAL_DMA_Start_IT+0x4a0>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d013      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a25      	ldr	r2, [pc, #148]	@ (8002e24 <HAL_DMA_Start_IT+0x4a4>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d00e      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a24      	ldr	r2, [pc, #144]	@ (8002e28 <HAL_DMA_Start_IT+0x4a8>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d009      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a22      	ldr	r2, [pc, #136]	@ (8002e2c <HAL_DMA_Start_IT+0x4ac>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d004      	beq.n	8002db0 <HAL_DMA_Start_IT+0x430>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a21      	ldr	r2, [pc, #132]	@ (8002e30 <HAL_DMA_Start_IT+0x4b0>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d108      	bne.n	8002dc2 <HAL_DMA_Start_IT+0x442>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0201 	orr.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	e012      	b.n	8002de8 <HAL_DMA_Start_IT+0x468>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f042 0201 	orr.w	r2, r2, #1
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	e009      	b.n	8002de8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002dda:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40020010 	.word	0x40020010
 8002df8:	40020028 	.word	0x40020028
 8002dfc:	40020040 	.word	0x40020040
 8002e00:	40020058 	.word	0x40020058
 8002e04:	40020070 	.word	0x40020070
 8002e08:	40020088 	.word	0x40020088
 8002e0c:	400200a0 	.word	0x400200a0
 8002e10:	400200b8 	.word	0x400200b8
 8002e14:	40020410 	.word	0x40020410
 8002e18:	40020428 	.word	0x40020428
 8002e1c:	40020440 	.word	0x40020440
 8002e20:	40020458 	.word	0x40020458
 8002e24:	40020470 	.word	0x40020470
 8002e28:	40020488 	.word	0x40020488
 8002e2c:	400204a0 	.word	0x400204a0
 8002e30:	400204b8 	.word	0x400204b8
 8002e34:	58025408 	.word	0x58025408
 8002e38:	5802541c 	.word	0x5802541c
 8002e3c:	58025430 	.word	0x58025430
 8002e40:	58025444 	.word	0x58025444
 8002e44:	58025458 	.word	0x58025458
 8002e48:	5802546c 	.word	0x5802546c
 8002e4c:	58025480 	.word	0x58025480
 8002e50:	58025494 	.word	0x58025494

08002e54 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002e5c:	f7ff f87e 	bl	8001f5c <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d101      	bne.n	8002e6c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e2dc      	b.n	8003426 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d008      	beq.n	8002e8a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2280      	movs	r2, #128	@ 0x80
 8002e7c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e2cd      	b.n	8003426 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a76      	ldr	r2, [pc, #472]	@ (8003068 <HAL_DMA_Abort+0x214>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d04a      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a74      	ldr	r2, [pc, #464]	@ (800306c <HAL_DMA_Abort+0x218>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d045      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a73      	ldr	r2, [pc, #460]	@ (8003070 <HAL_DMA_Abort+0x21c>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d040      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a71      	ldr	r2, [pc, #452]	@ (8003074 <HAL_DMA_Abort+0x220>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d03b      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a70      	ldr	r2, [pc, #448]	@ (8003078 <HAL_DMA_Abort+0x224>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d036      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a6e      	ldr	r2, [pc, #440]	@ (800307c <HAL_DMA_Abort+0x228>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d031      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a6d      	ldr	r2, [pc, #436]	@ (8003080 <HAL_DMA_Abort+0x22c>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d02c      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a6b      	ldr	r2, [pc, #428]	@ (8003084 <HAL_DMA_Abort+0x230>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d027      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a6a      	ldr	r2, [pc, #424]	@ (8003088 <HAL_DMA_Abort+0x234>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d022      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a68      	ldr	r2, [pc, #416]	@ (800308c <HAL_DMA_Abort+0x238>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d01d      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a67      	ldr	r2, [pc, #412]	@ (8003090 <HAL_DMA_Abort+0x23c>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d018      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a65      	ldr	r2, [pc, #404]	@ (8003094 <HAL_DMA_Abort+0x240>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d013      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a64      	ldr	r2, [pc, #400]	@ (8003098 <HAL_DMA_Abort+0x244>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d00e      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a62      	ldr	r2, [pc, #392]	@ (800309c <HAL_DMA_Abort+0x248>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d009      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a61      	ldr	r2, [pc, #388]	@ (80030a0 <HAL_DMA_Abort+0x24c>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d004      	beq.n	8002f2a <HAL_DMA_Abort+0xd6>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a5f      	ldr	r2, [pc, #380]	@ (80030a4 <HAL_DMA_Abort+0x250>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d101      	bne.n	8002f2e <HAL_DMA_Abort+0xda>
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e000      	b.n	8002f30 <HAL_DMA_Abort+0xdc>
 8002f2e:	2300      	movs	r3, #0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d013      	beq.n	8002f5c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 021e 	bic.w	r2, r2, #30
 8002f42:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	695a      	ldr	r2, [r3, #20]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f52:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	617b      	str	r3, [r7, #20]
 8002f5a:	e00a      	b.n	8002f72 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 020e 	bic.w	r2, r2, #14
 8002f6a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a3c      	ldr	r2, [pc, #240]	@ (8003068 <HAL_DMA_Abort+0x214>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d072      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a3a      	ldr	r2, [pc, #232]	@ (800306c <HAL_DMA_Abort+0x218>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d06d      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a39      	ldr	r2, [pc, #228]	@ (8003070 <HAL_DMA_Abort+0x21c>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d068      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a37      	ldr	r2, [pc, #220]	@ (8003074 <HAL_DMA_Abort+0x220>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d063      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a36      	ldr	r2, [pc, #216]	@ (8003078 <HAL_DMA_Abort+0x224>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d05e      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a34      	ldr	r2, [pc, #208]	@ (800307c <HAL_DMA_Abort+0x228>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d059      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a33      	ldr	r2, [pc, #204]	@ (8003080 <HAL_DMA_Abort+0x22c>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d054      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a31      	ldr	r2, [pc, #196]	@ (8003084 <HAL_DMA_Abort+0x230>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d04f      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a30      	ldr	r2, [pc, #192]	@ (8003088 <HAL_DMA_Abort+0x234>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d04a      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a2e      	ldr	r2, [pc, #184]	@ (800308c <HAL_DMA_Abort+0x238>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d045      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a2d      	ldr	r2, [pc, #180]	@ (8003090 <HAL_DMA_Abort+0x23c>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d040      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a2b      	ldr	r2, [pc, #172]	@ (8003094 <HAL_DMA_Abort+0x240>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d03b      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a2a      	ldr	r2, [pc, #168]	@ (8003098 <HAL_DMA_Abort+0x244>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d036      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a28      	ldr	r2, [pc, #160]	@ (800309c <HAL_DMA_Abort+0x248>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d031      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a27      	ldr	r2, [pc, #156]	@ (80030a0 <HAL_DMA_Abort+0x24c>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d02c      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a25      	ldr	r2, [pc, #148]	@ (80030a4 <HAL_DMA_Abort+0x250>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d027      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a24      	ldr	r2, [pc, #144]	@ (80030a8 <HAL_DMA_Abort+0x254>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d022      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a22      	ldr	r2, [pc, #136]	@ (80030ac <HAL_DMA_Abort+0x258>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d01d      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a21      	ldr	r2, [pc, #132]	@ (80030b0 <HAL_DMA_Abort+0x25c>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d018      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a1f      	ldr	r2, [pc, #124]	@ (80030b4 <HAL_DMA_Abort+0x260>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d013      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a1e      	ldr	r2, [pc, #120]	@ (80030b8 <HAL_DMA_Abort+0x264>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d00e      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a1c      	ldr	r2, [pc, #112]	@ (80030bc <HAL_DMA_Abort+0x268>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d009      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a1b      	ldr	r2, [pc, #108]	@ (80030c0 <HAL_DMA_Abort+0x26c>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d004      	beq.n	8003062 <HAL_DMA_Abort+0x20e>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a19      	ldr	r2, [pc, #100]	@ (80030c4 <HAL_DMA_Abort+0x270>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d132      	bne.n	80030c8 <HAL_DMA_Abort+0x274>
 8003062:	2301      	movs	r3, #1
 8003064:	e031      	b.n	80030ca <HAL_DMA_Abort+0x276>
 8003066:	bf00      	nop
 8003068:	40020010 	.word	0x40020010
 800306c:	40020028 	.word	0x40020028
 8003070:	40020040 	.word	0x40020040
 8003074:	40020058 	.word	0x40020058
 8003078:	40020070 	.word	0x40020070
 800307c:	40020088 	.word	0x40020088
 8003080:	400200a0 	.word	0x400200a0
 8003084:	400200b8 	.word	0x400200b8
 8003088:	40020410 	.word	0x40020410
 800308c:	40020428 	.word	0x40020428
 8003090:	40020440 	.word	0x40020440
 8003094:	40020458 	.word	0x40020458
 8003098:	40020470 	.word	0x40020470
 800309c:	40020488 	.word	0x40020488
 80030a0:	400204a0 	.word	0x400204a0
 80030a4:	400204b8 	.word	0x400204b8
 80030a8:	58025408 	.word	0x58025408
 80030ac:	5802541c 	.word	0x5802541c
 80030b0:	58025430 	.word	0x58025430
 80030b4:	58025444 	.word	0x58025444
 80030b8:	58025458 	.word	0x58025458
 80030bc:	5802546c 	.word	0x5802546c
 80030c0:	58025480 	.word	0x58025480
 80030c4:	58025494 	.word	0x58025494
 80030c8:	2300      	movs	r3, #0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d007      	beq.n	80030de <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a6d      	ldr	r2, [pc, #436]	@ (8003298 <HAL_DMA_Abort+0x444>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d04a      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a6b      	ldr	r2, [pc, #428]	@ (800329c <HAL_DMA_Abort+0x448>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d045      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a6a      	ldr	r2, [pc, #424]	@ (80032a0 <HAL_DMA_Abort+0x44c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d040      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a68      	ldr	r2, [pc, #416]	@ (80032a4 <HAL_DMA_Abort+0x450>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d03b      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a67      	ldr	r2, [pc, #412]	@ (80032a8 <HAL_DMA_Abort+0x454>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d036      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a65      	ldr	r2, [pc, #404]	@ (80032ac <HAL_DMA_Abort+0x458>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d031      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a64      	ldr	r2, [pc, #400]	@ (80032b0 <HAL_DMA_Abort+0x45c>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d02c      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a62      	ldr	r2, [pc, #392]	@ (80032b4 <HAL_DMA_Abort+0x460>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d027      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a61      	ldr	r2, [pc, #388]	@ (80032b8 <HAL_DMA_Abort+0x464>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d022      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a5f      	ldr	r2, [pc, #380]	@ (80032bc <HAL_DMA_Abort+0x468>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d01d      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a5e      	ldr	r2, [pc, #376]	@ (80032c0 <HAL_DMA_Abort+0x46c>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d018      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a5c      	ldr	r2, [pc, #368]	@ (80032c4 <HAL_DMA_Abort+0x470>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d013      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a5b      	ldr	r2, [pc, #364]	@ (80032c8 <HAL_DMA_Abort+0x474>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d00e      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a59      	ldr	r2, [pc, #356]	@ (80032cc <HAL_DMA_Abort+0x478>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d009      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a58      	ldr	r2, [pc, #352]	@ (80032d0 <HAL_DMA_Abort+0x47c>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d004      	beq.n	800317e <HAL_DMA_Abort+0x32a>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a56      	ldr	r2, [pc, #344]	@ (80032d4 <HAL_DMA_Abort+0x480>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d108      	bne.n	8003190 <HAL_DMA_Abort+0x33c>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0201 	bic.w	r2, r2, #1
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	e007      	b.n	80031a0 <HAL_DMA_Abort+0x34c>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0201 	bic.w	r2, r2, #1
 800319e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80031a0:	e013      	b.n	80031ca <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031a2:	f7fe fedb 	bl	8001f5c <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b05      	cmp	r3, #5
 80031ae:	d90c      	bls.n	80031ca <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2220      	movs	r2, #32
 80031b4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2203      	movs	r2, #3
 80031ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e12d      	b.n	8003426 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1e5      	bne.n	80031a2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a2f      	ldr	r2, [pc, #188]	@ (8003298 <HAL_DMA_Abort+0x444>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d04a      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a2d      	ldr	r2, [pc, #180]	@ (800329c <HAL_DMA_Abort+0x448>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d045      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a2c      	ldr	r2, [pc, #176]	@ (80032a0 <HAL_DMA_Abort+0x44c>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d040      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a2a      	ldr	r2, [pc, #168]	@ (80032a4 <HAL_DMA_Abort+0x450>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d03b      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a29      	ldr	r2, [pc, #164]	@ (80032a8 <HAL_DMA_Abort+0x454>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d036      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a27      	ldr	r2, [pc, #156]	@ (80032ac <HAL_DMA_Abort+0x458>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d031      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a26      	ldr	r2, [pc, #152]	@ (80032b0 <HAL_DMA_Abort+0x45c>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d02c      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a24      	ldr	r2, [pc, #144]	@ (80032b4 <HAL_DMA_Abort+0x460>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d027      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a23      	ldr	r2, [pc, #140]	@ (80032b8 <HAL_DMA_Abort+0x464>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d022      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a21      	ldr	r2, [pc, #132]	@ (80032bc <HAL_DMA_Abort+0x468>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d01d      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a20      	ldr	r2, [pc, #128]	@ (80032c0 <HAL_DMA_Abort+0x46c>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d018      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a1e      	ldr	r2, [pc, #120]	@ (80032c4 <HAL_DMA_Abort+0x470>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d013      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a1d      	ldr	r2, [pc, #116]	@ (80032c8 <HAL_DMA_Abort+0x474>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d00e      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a1b      	ldr	r2, [pc, #108]	@ (80032cc <HAL_DMA_Abort+0x478>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d009      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a1a      	ldr	r2, [pc, #104]	@ (80032d0 <HAL_DMA_Abort+0x47c>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d004      	beq.n	8003276 <HAL_DMA_Abort+0x422>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a18      	ldr	r2, [pc, #96]	@ (80032d4 <HAL_DMA_Abort+0x480>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d101      	bne.n	800327a <HAL_DMA_Abort+0x426>
 8003276:	2301      	movs	r3, #1
 8003278:	e000      	b.n	800327c <HAL_DMA_Abort+0x428>
 800327a:	2300      	movs	r3, #0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d02b      	beq.n	80032d8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003284:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800328a:	f003 031f 	and.w	r3, r3, #31
 800328e:	223f      	movs	r2, #63	@ 0x3f
 8003290:	409a      	lsls	r2, r3
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	609a      	str	r2, [r3, #8]
 8003296:	e02a      	b.n	80032ee <HAL_DMA_Abort+0x49a>
 8003298:	40020010 	.word	0x40020010
 800329c:	40020028 	.word	0x40020028
 80032a0:	40020040 	.word	0x40020040
 80032a4:	40020058 	.word	0x40020058
 80032a8:	40020070 	.word	0x40020070
 80032ac:	40020088 	.word	0x40020088
 80032b0:	400200a0 	.word	0x400200a0
 80032b4:	400200b8 	.word	0x400200b8
 80032b8:	40020410 	.word	0x40020410
 80032bc:	40020428 	.word	0x40020428
 80032c0:	40020440 	.word	0x40020440
 80032c4:	40020458 	.word	0x40020458
 80032c8:	40020470 	.word	0x40020470
 80032cc:	40020488 	.word	0x40020488
 80032d0:	400204a0 	.word	0x400204a0
 80032d4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032dc:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e2:	f003 031f 	and.w	r3, r3, #31
 80032e6:	2201      	movs	r2, #1
 80032e8:	409a      	lsls	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a4f      	ldr	r2, [pc, #316]	@ (8003430 <HAL_DMA_Abort+0x5dc>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d072      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a4d      	ldr	r2, [pc, #308]	@ (8003434 <HAL_DMA_Abort+0x5e0>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d06d      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a4c      	ldr	r2, [pc, #304]	@ (8003438 <HAL_DMA_Abort+0x5e4>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d068      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a4a      	ldr	r2, [pc, #296]	@ (800343c <HAL_DMA_Abort+0x5e8>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d063      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a49      	ldr	r2, [pc, #292]	@ (8003440 <HAL_DMA_Abort+0x5ec>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d05e      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a47      	ldr	r2, [pc, #284]	@ (8003444 <HAL_DMA_Abort+0x5f0>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d059      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a46      	ldr	r2, [pc, #280]	@ (8003448 <HAL_DMA_Abort+0x5f4>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d054      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a44      	ldr	r2, [pc, #272]	@ (800344c <HAL_DMA_Abort+0x5f8>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d04f      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a43      	ldr	r2, [pc, #268]	@ (8003450 <HAL_DMA_Abort+0x5fc>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d04a      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a41      	ldr	r2, [pc, #260]	@ (8003454 <HAL_DMA_Abort+0x600>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d045      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a40      	ldr	r2, [pc, #256]	@ (8003458 <HAL_DMA_Abort+0x604>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d040      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a3e      	ldr	r2, [pc, #248]	@ (800345c <HAL_DMA_Abort+0x608>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d03b      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a3d      	ldr	r2, [pc, #244]	@ (8003460 <HAL_DMA_Abort+0x60c>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d036      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a3b      	ldr	r2, [pc, #236]	@ (8003464 <HAL_DMA_Abort+0x610>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d031      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a3a      	ldr	r2, [pc, #232]	@ (8003468 <HAL_DMA_Abort+0x614>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d02c      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a38      	ldr	r2, [pc, #224]	@ (800346c <HAL_DMA_Abort+0x618>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d027      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a37      	ldr	r2, [pc, #220]	@ (8003470 <HAL_DMA_Abort+0x61c>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d022      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a35      	ldr	r2, [pc, #212]	@ (8003474 <HAL_DMA_Abort+0x620>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d01d      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a34      	ldr	r2, [pc, #208]	@ (8003478 <HAL_DMA_Abort+0x624>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d018      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a32      	ldr	r2, [pc, #200]	@ (800347c <HAL_DMA_Abort+0x628>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d013      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a31      	ldr	r2, [pc, #196]	@ (8003480 <HAL_DMA_Abort+0x62c>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d00e      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a2f      	ldr	r2, [pc, #188]	@ (8003484 <HAL_DMA_Abort+0x630>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d009      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a2e      	ldr	r2, [pc, #184]	@ (8003488 <HAL_DMA_Abort+0x634>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d004      	beq.n	80033de <HAL_DMA_Abort+0x58a>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a2c      	ldr	r2, [pc, #176]	@ (800348c <HAL_DMA_Abort+0x638>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d101      	bne.n	80033e2 <HAL_DMA_Abort+0x58e>
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <HAL_DMA_Abort+0x590>
 80033e2:	2300      	movs	r3, #0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d015      	beq.n	8003414 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80033f0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00c      	beq.n	8003414 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003404:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003408:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003412:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3718      	adds	r7, #24
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	40020010 	.word	0x40020010
 8003434:	40020028 	.word	0x40020028
 8003438:	40020040 	.word	0x40020040
 800343c:	40020058 	.word	0x40020058
 8003440:	40020070 	.word	0x40020070
 8003444:	40020088 	.word	0x40020088
 8003448:	400200a0 	.word	0x400200a0
 800344c:	400200b8 	.word	0x400200b8
 8003450:	40020410 	.word	0x40020410
 8003454:	40020428 	.word	0x40020428
 8003458:	40020440 	.word	0x40020440
 800345c:	40020458 	.word	0x40020458
 8003460:	40020470 	.word	0x40020470
 8003464:	40020488 	.word	0x40020488
 8003468:	400204a0 	.word	0x400204a0
 800346c:	400204b8 	.word	0x400204b8
 8003470:	58025408 	.word	0x58025408
 8003474:	5802541c 	.word	0x5802541c
 8003478:	58025430 	.word	0x58025430
 800347c:	58025444 	.word	0x58025444
 8003480:	58025458 	.word	0x58025458
 8003484:	5802546c 	.word	0x5802546c
 8003488:	58025480 	.word	0x58025480
 800348c:	58025494 	.word	0x58025494

08003490 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e237      	b.n	8003912 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d004      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2280      	movs	r2, #128	@ 0x80
 80034b2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e22c      	b.n	8003912 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a5c      	ldr	r2, [pc, #368]	@ (8003630 <HAL_DMA_Abort_IT+0x1a0>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d04a      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a5b      	ldr	r2, [pc, #364]	@ (8003634 <HAL_DMA_Abort_IT+0x1a4>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d045      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a59      	ldr	r2, [pc, #356]	@ (8003638 <HAL_DMA_Abort_IT+0x1a8>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d040      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a58      	ldr	r2, [pc, #352]	@ (800363c <HAL_DMA_Abort_IT+0x1ac>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d03b      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a56      	ldr	r2, [pc, #344]	@ (8003640 <HAL_DMA_Abort_IT+0x1b0>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d036      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a55      	ldr	r2, [pc, #340]	@ (8003644 <HAL_DMA_Abort_IT+0x1b4>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d031      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a53      	ldr	r2, [pc, #332]	@ (8003648 <HAL_DMA_Abort_IT+0x1b8>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d02c      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a52      	ldr	r2, [pc, #328]	@ (800364c <HAL_DMA_Abort_IT+0x1bc>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d027      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a50      	ldr	r2, [pc, #320]	@ (8003650 <HAL_DMA_Abort_IT+0x1c0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d022      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a4f      	ldr	r2, [pc, #316]	@ (8003654 <HAL_DMA_Abort_IT+0x1c4>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d01d      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a4d      	ldr	r2, [pc, #308]	@ (8003658 <HAL_DMA_Abort_IT+0x1c8>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d018      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a4c      	ldr	r2, [pc, #304]	@ (800365c <HAL_DMA_Abort_IT+0x1cc>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d013      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a4a      	ldr	r2, [pc, #296]	@ (8003660 <HAL_DMA_Abort_IT+0x1d0>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d00e      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a49      	ldr	r2, [pc, #292]	@ (8003664 <HAL_DMA_Abort_IT+0x1d4>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d009      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a47      	ldr	r2, [pc, #284]	@ (8003668 <HAL_DMA_Abort_IT+0x1d8>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d004      	beq.n	8003558 <HAL_DMA_Abort_IT+0xc8>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a46      	ldr	r2, [pc, #280]	@ (800366c <HAL_DMA_Abort_IT+0x1dc>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d101      	bne.n	800355c <HAL_DMA_Abort_IT+0xcc>
 8003558:	2301      	movs	r3, #1
 800355a:	e000      	b.n	800355e <HAL_DMA_Abort_IT+0xce>
 800355c:	2300      	movs	r3, #0
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 8086 	beq.w	8003670 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2204      	movs	r2, #4
 8003568:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a2f      	ldr	r2, [pc, #188]	@ (8003630 <HAL_DMA_Abort_IT+0x1a0>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d04a      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a2e      	ldr	r2, [pc, #184]	@ (8003634 <HAL_DMA_Abort_IT+0x1a4>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d045      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a2c      	ldr	r2, [pc, #176]	@ (8003638 <HAL_DMA_Abort_IT+0x1a8>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d040      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a2b      	ldr	r2, [pc, #172]	@ (800363c <HAL_DMA_Abort_IT+0x1ac>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d03b      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a29      	ldr	r2, [pc, #164]	@ (8003640 <HAL_DMA_Abort_IT+0x1b0>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d036      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a28      	ldr	r2, [pc, #160]	@ (8003644 <HAL_DMA_Abort_IT+0x1b4>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d031      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a26      	ldr	r2, [pc, #152]	@ (8003648 <HAL_DMA_Abort_IT+0x1b8>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d02c      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a25      	ldr	r2, [pc, #148]	@ (800364c <HAL_DMA_Abort_IT+0x1bc>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d027      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a23      	ldr	r2, [pc, #140]	@ (8003650 <HAL_DMA_Abort_IT+0x1c0>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d022      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a22      	ldr	r2, [pc, #136]	@ (8003654 <HAL_DMA_Abort_IT+0x1c4>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d01d      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a20      	ldr	r2, [pc, #128]	@ (8003658 <HAL_DMA_Abort_IT+0x1c8>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d018      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a1f      	ldr	r2, [pc, #124]	@ (800365c <HAL_DMA_Abort_IT+0x1cc>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d013      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003660 <HAL_DMA_Abort_IT+0x1d0>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d00e      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a1c      	ldr	r2, [pc, #112]	@ (8003664 <HAL_DMA_Abort_IT+0x1d4>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d009      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a1a      	ldr	r2, [pc, #104]	@ (8003668 <HAL_DMA_Abort_IT+0x1d8>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d004      	beq.n	800360c <HAL_DMA_Abort_IT+0x17c>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a19      	ldr	r2, [pc, #100]	@ (800366c <HAL_DMA_Abort_IT+0x1dc>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d108      	bne.n	800361e <HAL_DMA_Abort_IT+0x18e>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 0201 	bic.w	r2, r2, #1
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	e178      	b.n	8003910 <HAL_DMA_Abort_IT+0x480>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 0201 	bic.w	r2, r2, #1
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	e16f      	b.n	8003910 <HAL_DMA_Abort_IT+0x480>
 8003630:	40020010 	.word	0x40020010
 8003634:	40020028 	.word	0x40020028
 8003638:	40020040 	.word	0x40020040
 800363c:	40020058 	.word	0x40020058
 8003640:	40020070 	.word	0x40020070
 8003644:	40020088 	.word	0x40020088
 8003648:	400200a0 	.word	0x400200a0
 800364c:	400200b8 	.word	0x400200b8
 8003650:	40020410 	.word	0x40020410
 8003654:	40020428 	.word	0x40020428
 8003658:	40020440 	.word	0x40020440
 800365c:	40020458 	.word	0x40020458
 8003660:	40020470 	.word	0x40020470
 8003664:	40020488 	.word	0x40020488
 8003668:	400204a0 	.word	0x400204a0
 800366c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 020e 	bic.w	r2, r2, #14
 800367e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a6c      	ldr	r2, [pc, #432]	@ (8003838 <HAL_DMA_Abort_IT+0x3a8>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d04a      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a6b      	ldr	r2, [pc, #428]	@ (800383c <HAL_DMA_Abort_IT+0x3ac>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d045      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a69      	ldr	r2, [pc, #420]	@ (8003840 <HAL_DMA_Abort_IT+0x3b0>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d040      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a68      	ldr	r2, [pc, #416]	@ (8003844 <HAL_DMA_Abort_IT+0x3b4>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d03b      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a66      	ldr	r2, [pc, #408]	@ (8003848 <HAL_DMA_Abort_IT+0x3b8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d036      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a65      	ldr	r2, [pc, #404]	@ (800384c <HAL_DMA_Abort_IT+0x3bc>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d031      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a63      	ldr	r2, [pc, #396]	@ (8003850 <HAL_DMA_Abort_IT+0x3c0>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d02c      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a62      	ldr	r2, [pc, #392]	@ (8003854 <HAL_DMA_Abort_IT+0x3c4>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d027      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a60      	ldr	r2, [pc, #384]	@ (8003858 <HAL_DMA_Abort_IT+0x3c8>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d022      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a5f      	ldr	r2, [pc, #380]	@ (800385c <HAL_DMA_Abort_IT+0x3cc>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d01d      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a5d      	ldr	r2, [pc, #372]	@ (8003860 <HAL_DMA_Abort_IT+0x3d0>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d018      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a5c      	ldr	r2, [pc, #368]	@ (8003864 <HAL_DMA_Abort_IT+0x3d4>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d013      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a5a      	ldr	r2, [pc, #360]	@ (8003868 <HAL_DMA_Abort_IT+0x3d8>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d00e      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a59      	ldr	r2, [pc, #356]	@ (800386c <HAL_DMA_Abort_IT+0x3dc>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d009      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a57      	ldr	r2, [pc, #348]	@ (8003870 <HAL_DMA_Abort_IT+0x3e0>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d004      	beq.n	8003720 <HAL_DMA_Abort_IT+0x290>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a56      	ldr	r2, [pc, #344]	@ (8003874 <HAL_DMA_Abort_IT+0x3e4>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d108      	bne.n	8003732 <HAL_DMA_Abort_IT+0x2a2>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0201 	bic.w	r2, r2, #1
 800372e:	601a      	str	r2, [r3, #0]
 8003730:	e007      	b.n	8003742 <HAL_DMA_Abort_IT+0x2b2>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f022 0201 	bic.w	r2, r2, #1
 8003740:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a3c      	ldr	r2, [pc, #240]	@ (8003838 <HAL_DMA_Abort_IT+0x3a8>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d072      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a3a      	ldr	r2, [pc, #232]	@ (800383c <HAL_DMA_Abort_IT+0x3ac>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d06d      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a39      	ldr	r2, [pc, #228]	@ (8003840 <HAL_DMA_Abort_IT+0x3b0>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d068      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a37      	ldr	r2, [pc, #220]	@ (8003844 <HAL_DMA_Abort_IT+0x3b4>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d063      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a36      	ldr	r2, [pc, #216]	@ (8003848 <HAL_DMA_Abort_IT+0x3b8>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d05e      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a34      	ldr	r2, [pc, #208]	@ (800384c <HAL_DMA_Abort_IT+0x3bc>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d059      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a33      	ldr	r2, [pc, #204]	@ (8003850 <HAL_DMA_Abort_IT+0x3c0>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d054      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a31      	ldr	r2, [pc, #196]	@ (8003854 <HAL_DMA_Abort_IT+0x3c4>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d04f      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a30      	ldr	r2, [pc, #192]	@ (8003858 <HAL_DMA_Abort_IT+0x3c8>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d04a      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a2e      	ldr	r2, [pc, #184]	@ (800385c <HAL_DMA_Abort_IT+0x3cc>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d045      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a2d      	ldr	r2, [pc, #180]	@ (8003860 <HAL_DMA_Abort_IT+0x3d0>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d040      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003864 <HAL_DMA_Abort_IT+0x3d4>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d03b      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a2a      	ldr	r2, [pc, #168]	@ (8003868 <HAL_DMA_Abort_IT+0x3d8>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d036      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a28      	ldr	r2, [pc, #160]	@ (800386c <HAL_DMA_Abort_IT+0x3dc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d031      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a27      	ldr	r2, [pc, #156]	@ (8003870 <HAL_DMA_Abort_IT+0x3e0>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d02c      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a25      	ldr	r2, [pc, #148]	@ (8003874 <HAL_DMA_Abort_IT+0x3e4>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d027      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a24      	ldr	r2, [pc, #144]	@ (8003878 <HAL_DMA_Abort_IT+0x3e8>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d022      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a22      	ldr	r2, [pc, #136]	@ (800387c <HAL_DMA_Abort_IT+0x3ec>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d01d      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a21      	ldr	r2, [pc, #132]	@ (8003880 <HAL_DMA_Abort_IT+0x3f0>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d018      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a1f      	ldr	r2, [pc, #124]	@ (8003884 <HAL_DMA_Abort_IT+0x3f4>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d013      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a1e      	ldr	r2, [pc, #120]	@ (8003888 <HAL_DMA_Abort_IT+0x3f8>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d00e      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a1c      	ldr	r2, [pc, #112]	@ (800388c <HAL_DMA_Abort_IT+0x3fc>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d009      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a1b      	ldr	r2, [pc, #108]	@ (8003890 <HAL_DMA_Abort_IT+0x400>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d004      	beq.n	8003832 <HAL_DMA_Abort_IT+0x3a2>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a19      	ldr	r2, [pc, #100]	@ (8003894 <HAL_DMA_Abort_IT+0x404>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d132      	bne.n	8003898 <HAL_DMA_Abort_IT+0x408>
 8003832:	2301      	movs	r3, #1
 8003834:	e031      	b.n	800389a <HAL_DMA_Abort_IT+0x40a>
 8003836:	bf00      	nop
 8003838:	40020010 	.word	0x40020010
 800383c:	40020028 	.word	0x40020028
 8003840:	40020040 	.word	0x40020040
 8003844:	40020058 	.word	0x40020058
 8003848:	40020070 	.word	0x40020070
 800384c:	40020088 	.word	0x40020088
 8003850:	400200a0 	.word	0x400200a0
 8003854:	400200b8 	.word	0x400200b8
 8003858:	40020410 	.word	0x40020410
 800385c:	40020428 	.word	0x40020428
 8003860:	40020440 	.word	0x40020440
 8003864:	40020458 	.word	0x40020458
 8003868:	40020470 	.word	0x40020470
 800386c:	40020488 	.word	0x40020488
 8003870:	400204a0 	.word	0x400204a0
 8003874:	400204b8 	.word	0x400204b8
 8003878:	58025408 	.word	0x58025408
 800387c:	5802541c 	.word	0x5802541c
 8003880:	58025430 	.word	0x58025430
 8003884:	58025444 	.word	0x58025444
 8003888:	58025458 	.word	0x58025458
 800388c:	5802546c 	.word	0x5802546c
 8003890:	58025480 	.word	0x58025480
 8003894:	58025494 	.word	0x58025494
 8003898:	2300      	movs	r3, #0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d028      	beq.n	80038f0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038ac:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b8:	f003 031f 	and.w	r3, r3, #31
 80038bc:	2201      	movs	r2, #1
 80038be:	409a      	lsls	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80038cc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00c      	beq.n	80038f0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038e4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80038ee:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop

0800391c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b08a      	sub	sp, #40	@ 0x28
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003924:	2300      	movs	r3, #0
 8003926:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003928:	4b67      	ldr	r3, [pc, #412]	@ (8003ac8 <HAL_DMA_IRQHandler+0x1ac>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a67      	ldr	r2, [pc, #412]	@ (8003acc <HAL_DMA_IRQHandler+0x1b0>)
 800392e:	fba2 2303 	umull	r2, r3, r2, r3
 8003932:	0a9b      	lsrs	r3, r3, #10
 8003934:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003940:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003942:	6a3b      	ldr	r3, [r7, #32]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a5f      	ldr	r2, [pc, #380]	@ (8003ad0 <HAL_DMA_IRQHandler+0x1b4>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d04a      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a5d      	ldr	r2, [pc, #372]	@ (8003ad4 <HAL_DMA_IRQHandler+0x1b8>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d045      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a5c      	ldr	r2, [pc, #368]	@ (8003ad8 <HAL_DMA_IRQHandler+0x1bc>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d040      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a5a      	ldr	r2, [pc, #360]	@ (8003adc <HAL_DMA_IRQHandler+0x1c0>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d03b      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a59      	ldr	r2, [pc, #356]	@ (8003ae0 <HAL_DMA_IRQHandler+0x1c4>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d036      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a57      	ldr	r2, [pc, #348]	@ (8003ae4 <HAL_DMA_IRQHandler+0x1c8>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d031      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a56      	ldr	r2, [pc, #344]	@ (8003ae8 <HAL_DMA_IRQHandler+0x1cc>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d02c      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a54      	ldr	r2, [pc, #336]	@ (8003aec <HAL_DMA_IRQHandler+0x1d0>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d027      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a53      	ldr	r2, [pc, #332]	@ (8003af0 <HAL_DMA_IRQHandler+0x1d4>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d022      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a51      	ldr	r2, [pc, #324]	@ (8003af4 <HAL_DMA_IRQHandler+0x1d8>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d01d      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a50      	ldr	r2, [pc, #320]	@ (8003af8 <HAL_DMA_IRQHandler+0x1dc>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d018      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a4e      	ldr	r2, [pc, #312]	@ (8003afc <HAL_DMA_IRQHandler+0x1e0>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d013      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a4d      	ldr	r2, [pc, #308]	@ (8003b00 <HAL_DMA_IRQHandler+0x1e4>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d00e      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a4b      	ldr	r2, [pc, #300]	@ (8003b04 <HAL_DMA_IRQHandler+0x1e8>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d009      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a4a      	ldr	r2, [pc, #296]	@ (8003b08 <HAL_DMA_IRQHandler+0x1ec>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d004      	beq.n	80039ee <HAL_DMA_IRQHandler+0xd2>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a48      	ldr	r2, [pc, #288]	@ (8003b0c <HAL_DMA_IRQHandler+0x1f0>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d101      	bne.n	80039f2 <HAL_DMA_IRQHandler+0xd6>
 80039ee:	2301      	movs	r3, #1
 80039f0:	e000      	b.n	80039f4 <HAL_DMA_IRQHandler+0xd8>
 80039f2:	2300      	movs	r3, #0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 842b 	beq.w	8004250 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fe:	f003 031f 	and.w	r3, r3, #31
 8003a02:	2208      	movs	r2, #8
 8003a04:	409a      	lsls	r2, r3
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	f000 80a2 	beq.w	8003b54 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a2e      	ldr	r2, [pc, #184]	@ (8003ad0 <HAL_DMA_IRQHandler+0x1b4>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d04a      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a2d      	ldr	r2, [pc, #180]	@ (8003ad4 <HAL_DMA_IRQHandler+0x1b8>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d045      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a2b      	ldr	r2, [pc, #172]	@ (8003ad8 <HAL_DMA_IRQHandler+0x1bc>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d040      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a2a      	ldr	r2, [pc, #168]	@ (8003adc <HAL_DMA_IRQHandler+0x1c0>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d03b      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a28      	ldr	r2, [pc, #160]	@ (8003ae0 <HAL_DMA_IRQHandler+0x1c4>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d036      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a27      	ldr	r2, [pc, #156]	@ (8003ae4 <HAL_DMA_IRQHandler+0x1c8>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d031      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a25      	ldr	r2, [pc, #148]	@ (8003ae8 <HAL_DMA_IRQHandler+0x1cc>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d02c      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a24      	ldr	r2, [pc, #144]	@ (8003aec <HAL_DMA_IRQHandler+0x1d0>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d027      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a22      	ldr	r2, [pc, #136]	@ (8003af0 <HAL_DMA_IRQHandler+0x1d4>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d022      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a21      	ldr	r2, [pc, #132]	@ (8003af4 <HAL_DMA_IRQHandler+0x1d8>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d01d      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a1f      	ldr	r2, [pc, #124]	@ (8003af8 <HAL_DMA_IRQHandler+0x1dc>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d018      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a1e      	ldr	r2, [pc, #120]	@ (8003afc <HAL_DMA_IRQHandler+0x1e0>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d013      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a1c      	ldr	r2, [pc, #112]	@ (8003b00 <HAL_DMA_IRQHandler+0x1e4>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d00e      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a1b      	ldr	r2, [pc, #108]	@ (8003b04 <HAL_DMA_IRQHandler+0x1e8>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d009      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a19      	ldr	r2, [pc, #100]	@ (8003b08 <HAL_DMA_IRQHandler+0x1ec>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d004      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x194>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a18      	ldr	r2, [pc, #96]	@ (8003b0c <HAL_DMA_IRQHandler+0x1f0>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d12f      	bne.n	8003b10 <HAL_DMA_IRQHandler+0x1f4>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0304 	and.w	r3, r3, #4
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	bf14      	ite	ne
 8003abe:	2301      	movne	r3, #1
 8003ac0:	2300      	moveq	r3, #0
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	e02e      	b.n	8003b24 <HAL_DMA_IRQHandler+0x208>
 8003ac6:	bf00      	nop
 8003ac8:	24000000 	.word	0x24000000
 8003acc:	1b4e81b5 	.word	0x1b4e81b5
 8003ad0:	40020010 	.word	0x40020010
 8003ad4:	40020028 	.word	0x40020028
 8003ad8:	40020040 	.word	0x40020040
 8003adc:	40020058 	.word	0x40020058
 8003ae0:	40020070 	.word	0x40020070
 8003ae4:	40020088 	.word	0x40020088
 8003ae8:	400200a0 	.word	0x400200a0
 8003aec:	400200b8 	.word	0x400200b8
 8003af0:	40020410 	.word	0x40020410
 8003af4:	40020428 	.word	0x40020428
 8003af8:	40020440 	.word	0x40020440
 8003afc:	40020458 	.word	0x40020458
 8003b00:	40020470 	.word	0x40020470
 8003b04:	40020488 	.word	0x40020488
 8003b08:	400204a0 	.word	0x400204a0
 8003b0c:	400204b8 	.word	0x400204b8
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0308 	and.w	r3, r3, #8
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	bf14      	ite	ne
 8003b1e:	2301      	movne	r3, #1
 8003b20:	2300      	moveq	r3, #0
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d015      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0204 	bic.w	r2, r2, #4
 8003b36:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b3c:	f003 031f 	and.w	r3, r3, #31
 8003b40:	2208      	movs	r2, #8
 8003b42:	409a      	lsls	r2, r3
 8003b44:	6a3b      	ldr	r3, [r7, #32]
 8003b46:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b4c:	f043 0201 	orr.w	r2, r3, #1
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b58:	f003 031f 	and.w	r3, r3, #31
 8003b5c:	69ba      	ldr	r2, [r7, #24]
 8003b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d06e      	beq.n	8003c48 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a69      	ldr	r2, [pc, #420]	@ (8003d14 <HAL_DMA_IRQHandler+0x3f8>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d04a      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a67      	ldr	r2, [pc, #412]	@ (8003d18 <HAL_DMA_IRQHandler+0x3fc>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d045      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a66      	ldr	r2, [pc, #408]	@ (8003d1c <HAL_DMA_IRQHandler+0x400>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d040      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a64      	ldr	r2, [pc, #400]	@ (8003d20 <HAL_DMA_IRQHandler+0x404>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d03b      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a63      	ldr	r2, [pc, #396]	@ (8003d24 <HAL_DMA_IRQHandler+0x408>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d036      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a61      	ldr	r2, [pc, #388]	@ (8003d28 <HAL_DMA_IRQHandler+0x40c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d031      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a60      	ldr	r2, [pc, #384]	@ (8003d2c <HAL_DMA_IRQHandler+0x410>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d02c      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a5e      	ldr	r2, [pc, #376]	@ (8003d30 <HAL_DMA_IRQHandler+0x414>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d027      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a5d      	ldr	r2, [pc, #372]	@ (8003d34 <HAL_DMA_IRQHandler+0x418>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d022      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a5b      	ldr	r2, [pc, #364]	@ (8003d38 <HAL_DMA_IRQHandler+0x41c>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d01d      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a5a      	ldr	r2, [pc, #360]	@ (8003d3c <HAL_DMA_IRQHandler+0x420>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d018      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a58      	ldr	r2, [pc, #352]	@ (8003d40 <HAL_DMA_IRQHandler+0x424>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d013      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a57      	ldr	r2, [pc, #348]	@ (8003d44 <HAL_DMA_IRQHandler+0x428>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d00e      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a55      	ldr	r2, [pc, #340]	@ (8003d48 <HAL_DMA_IRQHandler+0x42c>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d009      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a54      	ldr	r2, [pc, #336]	@ (8003d4c <HAL_DMA_IRQHandler+0x430>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d004      	beq.n	8003c0a <HAL_DMA_IRQHandler+0x2ee>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a52      	ldr	r2, [pc, #328]	@ (8003d50 <HAL_DMA_IRQHandler+0x434>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d10a      	bne.n	8003c20 <HAL_DMA_IRQHandler+0x304>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	bf14      	ite	ne
 8003c18:	2301      	movne	r3, #1
 8003c1a:	2300      	moveq	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	e003      	b.n	8003c28 <HAL_DMA_IRQHandler+0x30c>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2300      	movs	r3, #0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00d      	beq.n	8003c48 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c30:	f003 031f 	and.w	r3, r3, #31
 8003c34:	2201      	movs	r2, #1
 8003c36:	409a      	lsls	r2, r3
 8003c38:	6a3b      	ldr	r3, [r7, #32]
 8003c3a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c40:	f043 0202 	orr.w	r2, r3, #2
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c4c:	f003 031f 	and.w	r3, r3, #31
 8003c50:	2204      	movs	r2, #4
 8003c52:	409a      	lsls	r2, r3
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	4013      	ands	r3, r2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f000 808f 	beq.w	8003d7c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a2c      	ldr	r2, [pc, #176]	@ (8003d14 <HAL_DMA_IRQHandler+0x3f8>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d04a      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a2a      	ldr	r2, [pc, #168]	@ (8003d18 <HAL_DMA_IRQHandler+0x3fc>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d045      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a29      	ldr	r2, [pc, #164]	@ (8003d1c <HAL_DMA_IRQHandler+0x400>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d040      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a27      	ldr	r2, [pc, #156]	@ (8003d20 <HAL_DMA_IRQHandler+0x404>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d03b      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a26      	ldr	r2, [pc, #152]	@ (8003d24 <HAL_DMA_IRQHandler+0x408>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d036      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a24      	ldr	r2, [pc, #144]	@ (8003d28 <HAL_DMA_IRQHandler+0x40c>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d031      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a23      	ldr	r2, [pc, #140]	@ (8003d2c <HAL_DMA_IRQHandler+0x410>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d02c      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a21      	ldr	r2, [pc, #132]	@ (8003d30 <HAL_DMA_IRQHandler+0x414>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d027      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a20      	ldr	r2, [pc, #128]	@ (8003d34 <HAL_DMA_IRQHandler+0x418>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d022      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a1e      	ldr	r2, [pc, #120]	@ (8003d38 <HAL_DMA_IRQHandler+0x41c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d01d      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a1d      	ldr	r2, [pc, #116]	@ (8003d3c <HAL_DMA_IRQHandler+0x420>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d018      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8003d40 <HAL_DMA_IRQHandler+0x424>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d013      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a1a      	ldr	r2, [pc, #104]	@ (8003d44 <HAL_DMA_IRQHandler+0x428>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d00e      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a18      	ldr	r2, [pc, #96]	@ (8003d48 <HAL_DMA_IRQHandler+0x42c>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d009      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a17      	ldr	r2, [pc, #92]	@ (8003d4c <HAL_DMA_IRQHandler+0x430>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d004      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x3e2>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a15      	ldr	r2, [pc, #84]	@ (8003d50 <HAL_DMA_IRQHandler+0x434>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d12a      	bne.n	8003d54 <HAL_DMA_IRQHandler+0x438>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	bf14      	ite	ne
 8003d0c:	2301      	movne	r3, #1
 8003d0e:	2300      	moveq	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	e023      	b.n	8003d5c <HAL_DMA_IRQHandler+0x440>
 8003d14:	40020010 	.word	0x40020010
 8003d18:	40020028 	.word	0x40020028
 8003d1c:	40020040 	.word	0x40020040
 8003d20:	40020058 	.word	0x40020058
 8003d24:	40020070 	.word	0x40020070
 8003d28:	40020088 	.word	0x40020088
 8003d2c:	400200a0 	.word	0x400200a0
 8003d30:	400200b8 	.word	0x400200b8
 8003d34:	40020410 	.word	0x40020410
 8003d38:	40020428 	.word	0x40020428
 8003d3c:	40020440 	.word	0x40020440
 8003d40:	40020458 	.word	0x40020458
 8003d44:	40020470 	.word	0x40020470
 8003d48:	40020488 	.word	0x40020488
 8003d4c:	400204a0 	.word	0x400204a0
 8003d50:	400204b8 	.word	0x400204b8
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00d      	beq.n	8003d7c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d64:	f003 031f 	and.w	r3, r3, #31
 8003d68:	2204      	movs	r2, #4
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	6a3b      	ldr	r3, [r7, #32]
 8003d6e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d74:	f043 0204 	orr.w	r2, r3, #4
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d80:	f003 031f 	and.w	r3, r3, #31
 8003d84:	2210      	movs	r2, #16
 8003d86:	409a      	lsls	r2, r3
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 80a6 	beq.w	8003ede <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a85      	ldr	r2, [pc, #532]	@ (8003fac <HAL_DMA_IRQHandler+0x690>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d04a      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a83      	ldr	r2, [pc, #524]	@ (8003fb0 <HAL_DMA_IRQHandler+0x694>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d045      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a82      	ldr	r2, [pc, #520]	@ (8003fb4 <HAL_DMA_IRQHandler+0x698>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d040      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a80      	ldr	r2, [pc, #512]	@ (8003fb8 <HAL_DMA_IRQHandler+0x69c>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d03b      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a7f      	ldr	r2, [pc, #508]	@ (8003fbc <HAL_DMA_IRQHandler+0x6a0>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d036      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a7d      	ldr	r2, [pc, #500]	@ (8003fc0 <HAL_DMA_IRQHandler+0x6a4>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d031      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a7c      	ldr	r2, [pc, #496]	@ (8003fc4 <HAL_DMA_IRQHandler+0x6a8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d02c      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a7a      	ldr	r2, [pc, #488]	@ (8003fc8 <HAL_DMA_IRQHandler+0x6ac>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d027      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a79      	ldr	r2, [pc, #484]	@ (8003fcc <HAL_DMA_IRQHandler+0x6b0>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d022      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a77      	ldr	r2, [pc, #476]	@ (8003fd0 <HAL_DMA_IRQHandler+0x6b4>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d01d      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a76      	ldr	r2, [pc, #472]	@ (8003fd4 <HAL_DMA_IRQHandler+0x6b8>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d018      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a74      	ldr	r2, [pc, #464]	@ (8003fd8 <HAL_DMA_IRQHandler+0x6bc>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d013      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a73      	ldr	r2, [pc, #460]	@ (8003fdc <HAL_DMA_IRQHandler+0x6c0>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d00e      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a71      	ldr	r2, [pc, #452]	@ (8003fe0 <HAL_DMA_IRQHandler+0x6c4>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d009      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a70      	ldr	r2, [pc, #448]	@ (8003fe4 <HAL_DMA_IRQHandler+0x6c8>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d004      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x516>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a6e      	ldr	r2, [pc, #440]	@ (8003fe8 <HAL_DMA_IRQHandler+0x6cc>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d10a      	bne.n	8003e48 <HAL_DMA_IRQHandler+0x52c>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0308 	and.w	r3, r3, #8
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	bf14      	ite	ne
 8003e40:	2301      	movne	r3, #1
 8003e42:	2300      	moveq	r3, #0
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	e009      	b.n	8003e5c <HAL_DMA_IRQHandler+0x540>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0304 	and.w	r3, r3, #4
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	bf14      	ite	ne
 8003e56:	2301      	movne	r3, #1
 8003e58:	2300      	moveq	r3, #0
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d03e      	beq.n	8003ede <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e64:	f003 031f 	and.w	r3, r3, #31
 8003e68:	2210      	movs	r2, #16
 8003e6a:	409a      	lsls	r2, r3
 8003e6c:	6a3b      	ldr	r3, [r7, #32]
 8003e6e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d018      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d108      	bne.n	8003e9e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d024      	beq.n	8003ede <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	4798      	blx	r3
 8003e9c:	e01f      	b.n	8003ede <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d01b      	beq.n	8003ede <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	4798      	blx	r3
 8003eae:	e016      	b.n	8003ede <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d107      	bne.n	8003ece <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 0208 	bic.w	r2, r2, #8
 8003ecc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee2:	f003 031f 	and.w	r3, r3, #31
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	409a      	lsls	r2, r3
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	4013      	ands	r3, r2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 8110 	beq.w	8004114 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a2c      	ldr	r2, [pc, #176]	@ (8003fac <HAL_DMA_IRQHandler+0x690>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d04a      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a2b      	ldr	r2, [pc, #172]	@ (8003fb0 <HAL_DMA_IRQHandler+0x694>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d045      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a29      	ldr	r2, [pc, #164]	@ (8003fb4 <HAL_DMA_IRQHandler+0x698>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d040      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a28      	ldr	r2, [pc, #160]	@ (8003fb8 <HAL_DMA_IRQHandler+0x69c>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d03b      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a26      	ldr	r2, [pc, #152]	@ (8003fbc <HAL_DMA_IRQHandler+0x6a0>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d036      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a25      	ldr	r2, [pc, #148]	@ (8003fc0 <HAL_DMA_IRQHandler+0x6a4>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d031      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a23      	ldr	r2, [pc, #140]	@ (8003fc4 <HAL_DMA_IRQHandler+0x6a8>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d02c      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a22      	ldr	r2, [pc, #136]	@ (8003fc8 <HAL_DMA_IRQHandler+0x6ac>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d027      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a20      	ldr	r2, [pc, #128]	@ (8003fcc <HAL_DMA_IRQHandler+0x6b0>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d022      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd0 <HAL_DMA_IRQHandler+0x6b4>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d01d      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003fd4 <HAL_DMA_IRQHandler+0x6b8>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d018      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a1c      	ldr	r2, [pc, #112]	@ (8003fd8 <HAL_DMA_IRQHandler+0x6bc>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d013      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a1a      	ldr	r2, [pc, #104]	@ (8003fdc <HAL_DMA_IRQHandler+0x6c0>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d00e      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a19      	ldr	r2, [pc, #100]	@ (8003fe0 <HAL_DMA_IRQHandler+0x6c4>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d009      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a17      	ldr	r2, [pc, #92]	@ (8003fe4 <HAL_DMA_IRQHandler+0x6c8>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d004      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x678>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a16      	ldr	r2, [pc, #88]	@ (8003fe8 <HAL_DMA_IRQHandler+0x6cc>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d12b      	bne.n	8003fec <HAL_DMA_IRQHandler+0x6d0>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0310 	and.w	r3, r3, #16
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	bf14      	ite	ne
 8003fa2:	2301      	movne	r3, #1
 8003fa4:	2300      	moveq	r3, #0
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	e02a      	b.n	8004000 <HAL_DMA_IRQHandler+0x6e4>
 8003faa:	bf00      	nop
 8003fac:	40020010 	.word	0x40020010
 8003fb0:	40020028 	.word	0x40020028
 8003fb4:	40020040 	.word	0x40020040
 8003fb8:	40020058 	.word	0x40020058
 8003fbc:	40020070 	.word	0x40020070
 8003fc0:	40020088 	.word	0x40020088
 8003fc4:	400200a0 	.word	0x400200a0
 8003fc8:	400200b8 	.word	0x400200b8
 8003fcc:	40020410 	.word	0x40020410
 8003fd0:	40020428 	.word	0x40020428
 8003fd4:	40020440 	.word	0x40020440
 8003fd8:	40020458 	.word	0x40020458
 8003fdc:	40020470 	.word	0x40020470
 8003fe0:	40020488 	.word	0x40020488
 8003fe4:	400204a0 	.word	0x400204a0
 8003fe8:	400204b8 	.word	0x400204b8
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	bf14      	ite	ne
 8003ffa:	2301      	movne	r3, #1
 8003ffc:	2300      	moveq	r3, #0
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b00      	cmp	r3, #0
 8004002:	f000 8087 	beq.w	8004114 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800400a:	f003 031f 	and.w	r3, r3, #31
 800400e:	2220      	movs	r2, #32
 8004010:	409a      	lsls	r2, r3
 8004012:	6a3b      	ldr	r3, [r7, #32]
 8004014:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b04      	cmp	r3, #4
 8004020:	d139      	bne.n	8004096 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0216 	bic.w	r2, r2, #22
 8004030:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	695a      	ldr	r2, [r3, #20]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004040:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004046:	2b00      	cmp	r3, #0
 8004048:	d103      	bne.n	8004052 <HAL_DMA_IRQHandler+0x736>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800404e:	2b00      	cmp	r3, #0
 8004050:	d007      	beq.n	8004062 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 0208 	bic.w	r2, r2, #8
 8004060:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004066:	f003 031f 	and.w	r3, r3, #31
 800406a:	223f      	movs	r2, #63	@ 0x3f
 800406c:	409a      	lsls	r2, r3
 800406e:	6a3b      	ldr	r3, [r7, #32]
 8004070:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004086:	2b00      	cmp	r3, #0
 8004088:	f000 834a 	beq.w	8004720 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	4798      	blx	r3
          }
          return;
 8004094:	e344      	b.n	8004720 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d018      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d108      	bne.n	80040c4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d02c      	beq.n	8004114 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	4798      	blx	r3
 80040c2:	e027      	b.n	8004114 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d023      	beq.n	8004114 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	4798      	blx	r3
 80040d4:	e01e      	b.n	8004114 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d10f      	bne.n	8004104 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0210 	bic.w	r2, r2, #16
 80040f2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004118:	2b00      	cmp	r3, #0
 800411a:	f000 8306 	beq.w	800472a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b00      	cmp	r3, #0
 8004128:	f000 8088 	beq.w	800423c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2204      	movs	r2, #4
 8004130:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a7a      	ldr	r2, [pc, #488]	@ (8004324 <HAL_DMA_IRQHandler+0xa08>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d04a      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a79      	ldr	r2, [pc, #484]	@ (8004328 <HAL_DMA_IRQHandler+0xa0c>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d045      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a77      	ldr	r2, [pc, #476]	@ (800432c <HAL_DMA_IRQHandler+0xa10>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d040      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a76      	ldr	r2, [pc, #472]	@ (8004330 <HAL_DMA_IRQHandler+0xa14>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d03b      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a74      	ldr	r2, [pc, #464]	@ (8004334 <HAL_DMA_IRQHandler+0xa18>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d036      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a73      	ldr	r2, [pc, #460]	@ (8004338 <HAL_DMA_IRQHandler+0xa1c>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d031      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a71      	ldr	r2, [pc, #452]	@ (800433c <HAL_DMA_IRQHandler+0xa20>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d02c      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a70      	ldr	r2, [pc, #448]	@ (8004340 <HAL_DMA_IRQHandler+0xa24>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d027      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a6e      	ldr	r2, [pc, #440]	@ (8004344 <HAL_DMA_IRQHandler+0xa28>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d022      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a6d      	ldr	r2, [pc, #436]	@ (8004348 <HAL_DMA_IRQHandler+0xa2c>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d01d      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a6b      	ldr	r2, [pc, #428]	@ (800434c <HAL_DMA_IRQHandler+0xa30>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d018      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a6a      	ldr	r2, [pc, #424]	@ (8004350 <HAL_DMA_IRQHandler+0xa34>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d013      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a68      	ldr	r2, [pc, #416]	@ (8004354 <HAL_DMA_IRQHandler+0xa38>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d00e      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a67      	ldr	r2, [pc, #412]	@ (8004358 <HAL_DMA_IRQHandler+0xa3c>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d009      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a65      	ldr	r2, [pc, #404]	@ (800435c <HAL_DMA_IRQHandler+0xa40>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d004      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x8b8>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a64      	ldr	r2, [pc, #400]	@ (8004360 <HAL_DMA_IRQHandler+0xa44>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d108      	bne.n	80041e6 <HAL_DMA_IRQHandler+0x8ca>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0201 	bic.w	r2, r2, #1
 80041e2:	601a      	str	r2, [r3, #0]
 80041e4:	e007      	b.n	80041f6 <HAL_DMA_IRQHandler+0x8da>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f022 0201 	bic.w	r2, r2, #1
 80041f4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	3301      	adds	r3, #1
 80041fa:	60fb      	str	r3, [r7, #12]
 80041fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041fe:	429a      	cmp	r2, r3
 8004200:	d307      	bcc.n	8004212 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0301 	and.w	r3, r3, #1
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1f2      	bne.n	80041f6 <HAL_DMA_IRQHandler+0x8da>
 8004210:	e000      	b.n	8004214 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004212:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	2b00      	cmp	r3, #0
 8004220:	d004      	beq.n	800422c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2203      	movs	r2, #3
 8004226:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800422a:	e003      	b.n	8004234 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 8272 	beq.w	800472a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	4798      	blx	r3
 800424e:	e26c      	b.n	800472a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a43      	ldr	r2, [pc, #268]	@ (8004364 <HAL_DMA_IRQHandler+0xa48>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d022      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x984>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a42      	ldr	r2, [pc, #264]	@ (8004368 <HAL_DMA_IRQHandler+0xa4c>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d01d      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x984>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a40      	ldr	r2, [pc, #256]	@ (800436c <HAL_DMA_IRQHandler+0xa50>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d018      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x984>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a3f      	ldr	r2, [pc, #252]	@ (8004370 <HAL_DMA_IRQHandler+0xa54>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d013      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x984>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a3d      	ldr	r2, [pc, #244]	@ (8004374 <HAL_DMA_IRQHandler+0xa58>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d00e      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x984>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a3c      	ldr	r2, [pc, #240]	@ (8004378 <HAL_DMA_IRQHandler+0xa5c>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d009      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x984>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a3a      	ldr	r2, [pc, #232]	@ (800437c <HAL_DMA_IRQHandler+0xa60>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d004      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x984>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a39      	ldr	r2, [pc, #228]	@ (8004380 <HAL_DMA_IRQHandler+0xa64>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d101      	bne.n	80042a4 <HAL_DMA_IRQHandler+0x988>
 80042a0:	2301      	movs	r3, #1
 80042a2:	e000      	b.n	80042a6 <HAL_DMA_IRQHandler+0x98a>
 80042a4:	2300      	movs	r3, #0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	f000 823f 	beq.w	800472a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b8:	f003 031f 	and.w	r3, r3, #31
 80042bc:	2204      	movs	r2, #4
 80042be:	409a      	lsls	r2, r3
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	4013      	ands	r3, r2
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 80cd 	beq.w	8004464 <HAL_DMA_IRQHandler+0xb48>
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	f003 0304 	and.w	r3, r3, #4
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 80c7 	beq.w	8004464 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042da:	f003 031f 	and.w	r3, r3, #31
 80042de:	2204      	movs	r2, #4
 80042e0:	409a      	lsls	r2, r3
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d049      	beq.n	8004384 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d109      	bne.n	800430e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042fe:	2b00      	cmp	r3, #0
 8004300:	f000 8210 	beq.w	8004724 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800430c:	e20a      	b.n	8004724 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004312:	2b00      	cmp	r3, #0
 8004314:	f000 8206 	beq.w	8004724 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004320:	e200      	b.n	8004724 <HAL_DMA_IRQHandler+0xe08>
 8004322:	bf00      	nop
 8004324:	40020010 	.word	0x40020010
 8004328:	40020028 	.word	0x40020028
 800432c:	40020040 	.word	0x40020040
 8004330:	40020058 	.word	0x40020058
 8004334:	40020070 	.word	0x40020070
 8004338:	40020088 	.word	0x40020088
 800433c:	400200a0 	.word	0x400200a0
 8004340:	400200b8 	.word	0x400200b8
 8004344:	40020410 	.word	0x40020410
 8004348:	40020428 	.word	0x40020428
 800434c:	40020440 	.word	0x40020440
 8004350:	40020458 	.word	0x40020458
 8004354:	40020470 	.word	0x40020470
 8004358:	40020488 	.word	0x40020488
 800435c:	400204a0 	.word	0x400204a0
 8004360:	400204b8 	.word	0x400204b8
 8004364:	58025408 	.word	0x58025408
 8004368:	5802541c 	.word	0x5802541c
 800436c:	58025430 	.word	0x58025430
 8004370:	58025444 	.word	0x58025444
 8004374:	58025458 	.word	0x58025458
 8004378:	5802546c 	.word	0x5802546c
 800437c:	58025480 	.word	0x58025480
 8004380:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	f003 0320 	and.w	r3, r3, #32
 800438a:	2b00      	cmp	r3, #0
 800438c:	d160      	bne.n	8004450 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a7f      	ldr	r2, [pc, #508]	@ (8004590 <HAL_DMA_IRQHandler+0xc74>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d04a      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a7d      	ldr	r2, [pc, #500]	@ (8004594 <HAL_DMA_IRQHandler+0xc78>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d045      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a7c      	ldr	r2, [pc, #496]	@ (8004598 <HAL_DMA_IRQHandler+0xc7c>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d040      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a7a      	ldr	r2, [pc, #488]	@ (800459c <HAL_DMA_IRQHandler+0xc80>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d03b      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a79      	ldr	r2, [pc, #484]	@ (80045a0 <HAL_DMA_IRQHandler+0xc84>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d036      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a77      	ldr	r2, [pc, #476]	@ (80045a4 <HAL_DMA_IRQHandler+0xc88>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d031      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a76      	ldr	r2, [pc, #472]	@ (80045a8 <HAL_DMA_IRQHandler+0xc8c>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d02c      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a74      	ldr	r2, [pc, #464]	@ (80045ac <HAL_DMA_IRQHandler+0xc90>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d027      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a73      	ldr	r2, [pc, #460]	@ (80045b0 <HAL_DMA_IRQHandler+0xc94>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d022      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a71      	ldr	r2, [pc, #452]	@ (80045b4 <HAL_DMA_IRQHandler+0xc98>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d01d      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a70      	ldr	r2, [pc, #448]	@ (80045b8 <HAL_DMA_IRQHandler+0xc9c>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d018      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a6e      	ldr	r2, [pc, #440]	@ (80045bc <HAL_DMA_IRQHandler+0xca0>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d013      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a6d      	ldr	r2, [pc, #436]	@ (80045c0 <HAL_DMA_IRQHandler+0xca4>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d00e      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a6b      	ldr	r2, [pc, #428]	@ (80045c4 <HAL_DMA_IRQHandler+0xca8>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d009      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a6a      	ldr	r2, [pc, #424]	@ (80045c8 <HAL_DMA_IRQHandler+0xcac>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d004      	beq.n	800442e <HAL_DMA_IRQHandler+0xb12>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a68      	ldr	r2, [pc, #416]	@ (80045cc <HAL_DMA_IRQHandler+0xcb0>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d108      	bne.n	8004440 <HAL_DMA_IRQHandler+0xb24>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 0208 	bic.w	r2, r2, #8
 800443c:	601a      	str	r2, [r3, #0]
 800443e:	e007      	b.n	8004450 <HAL_DMA_IRQHandler+0xb34>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 0204 	bic.w	r2, r2, #4
 800444e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004454:	2b00      	cmp	r3, #0
 8004456:	f000 8165 	beq.w	8004724 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004462:	e15f      	b.n	8004724 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004468:	f003 031f 	and.w	r3, r3, #31
 800446c:	2202      	movs	r2, #2
 800446e:	409a      	lsls	r2, r3
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	4013      	ands	r3, r2
 8004474:	2b00      	cmp	r3, #0
 8004476:	f000 80c5 	beq.w	8004604 <HAL_DMA_IRQHandler+0xce8>
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 80bf 	beq.w	8004604 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448a:	f003 031f 	and.w	r3, r3, #31
 800448e:	2202      	movs	r2, #2
 8004490:	409a      	lsls	r2, r3
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d018      	beq.n	80044d2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d109      	bne.n	80044be <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	f000 813a 	beq.w	8004728 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80044bc:	e134      	b.n	8004728 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 8130 	beq.w	8004728 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80044d0:	e12a      	b.n	8004728 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	f003 0320 	and.w	r3, r3, #32
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f040 8089 	bne.w	80045f0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a2b      	ldr	r2, [pc, #172]	@ (8004590 <HAL_DMA_IRQHandler+0xc74>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d04a      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a29      	ldr	r2, [pc, #164]	@ (8004594 <HAL_DMA_IRQHandler+0xc78>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d045      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a28      	ldr	r2, [pc, #160]	@ (8004598 <HAL_DMA_IRQHandler+0xc7c>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d040      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a26      	ldr	r2, [pc, #152]	@ (800459c <HAL_DMA_IRQHandler+0xc80>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d03b      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a25      	ldr	r2, [pc, #148]	@ (80045a0 <HAL_DMA_IRQHandler+0xc84>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d036      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a23      	ldr	r2, [pc, #140]	@ (80045a4 <HAL_DMA_IRQHandler+0xc88>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d031      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a22      	ldr	r2, [pc, #136]	@ (80045a8 <HAL_DMA_IRQHandler+0xc8c>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d02c      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a20      	ldr	r2, [pc, #128]	@ (80045ac <HAL_DMA_IRQHandler+0xc90>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d027      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a1f      	ldr	r2, [pc, #124]	@ (80045b0 <HAL_DMA_IRQHandler+0xc94>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d022      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a1d      	ldr	r2, [pc, #116]	@ (80045b4 <HAL_DMA_IRQHandler+0xc98>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d01d      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a1c      	ldr	r2, [pc, #112]	@ (80045b8 <HAL_DMA_IRQHandler+0xc9c>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d018      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a1a      	ldr	r2, [pc, #104]	@ (80045bc <HAL_DMA_IRQHandler+0xca0>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d013      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a19      	ldr	r2, [pc, #100]	@ (80045c0 <HAL_DMA_IRQHandler+0xca4>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d00e      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a17      	ldr	r2, [pc, #92]	@ (80045c4 <HAL_DMA_IRQHandler+0xca8>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d009      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a16      	ldr	r2, [pc, #88]	@ (80045c8 <HAL_DMA_IRQHandler+0xcac>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d004      	beq.n	800457e <HAL_DMA_IRQHandler+0xc62>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a14      	ldr	r2, [pc, #80]	@ (80045cc <HAL_DMA_IRQHandler+0xcb0>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d128      	bne.n	80045d0 <HAL_DMA_IRQHandler+0xcb4>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 0214 	bic.w	r2, r2, #20
 800458c:	601a      	str	r2, [r3, #0]
 800458e:	e027      	b.n	80045e0 <HAL_DMA_IRQHandler+0xcc4>
 8004590:	40020010 	.word	0x40020010
 8004594:	40020028 	.word	0x40020028
 8004598:	40020040 	.word	0x40020040
 800459c:	40020058 	.word	0x40020058
 80045a0:	40020070 	.word	0x40020070
 80045a4:	40020088 	.word	0x40020088
 80045a8:	400200a0 	.word	0x400200a0
 80045ac:	400200b8 	.word	0x400200b8
 80045b0:	40020410 	.word	0x40020410
 80045b4:	40020428 	.word	0x40020428
 80045b8:	40020440 	.word	0x40020440
 80045bc:	40020458 	.word	0x40020458
 80045c0:	40020470 	.word	0x40020470
 80045c4:	40020488 	.word	0x40020488
 80045c8:	400204a0 	.word	0x400204a0
 80045cc:	400204b8 	.word	0x400204b8
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 020a 	bic.w	r2, r2, #10
 80045de:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f000 8097 	beq.w	8004728 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004602:	e091      	b.n	8004728 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004608:	f003 031f 	and.w	r3, r3, #31
 800460c:	2208      	movs	r2, #8
 800460e:	409a      	lsls	r2, r3
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	4013      	ands	r3, r2
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 8088 	beq.w	800472a <HAL_DMA_IRQHandler+0xe0e>
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	f003 0308 	and.w	r3, r3, #8
 8004620:	2b00      	cmp	r3, #0
 8004622:	f000 8082 	beq.w	800472a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a41      	ldr	r2, [pc, #260]	@ (8004730 <HAL_DMA_IRQHandler+0xe14>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d04a      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a3f      	ldr	r2, [pc, #252]	@ (8004734 <HAL_DMA_IRQHandler+0xe18>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d045      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a3e      	ldr	r2, [pc, #248]	@ (8004738 <HAL_DMA_IRQHandler+0xe1c>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d040      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a3c      	ldr	r2, [pc, #240]	@ (800473c <HAL_DMA_IRQHandler+0xe20>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d03b      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a3b      	ldr	r2, [pc, #236]	@ (8004740 <HAL_DMA_IRQHandler+0xe24>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d036      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a39      	ldr	r2, [pc, #228]	@ (8004744 <HAL_DMA_IRQHandler+0xe28>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d031      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a38      	ldr	r2, [pc, #224]	@ (8004748 <HAL_DMA_IRQHandler+0xe2c>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d02c      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a36      	ldr	r2, [pc, #216]	@ (800474c <HAL_DMA_IRQHandler+0xe30>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d027      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a35      	ldr	r2, [pc, #212]	@ (8004750 <HAL_DMA_IRQHandler+0xe34>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d022      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a33      	ldr	r2, [pc, #204]	@ (8004754 <HAL_DMA_IRQHandler+0xe38>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d01d      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a32      	ldr	r2, [pc, #200]	@ (8004758 <HAL_DMA_IRQHandler+0xe3c>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d018      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a30      	ldr	r2, [pc, #192]	@ (800475c <HAL_DMA_IRQHandler+0xe40>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d013      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a2f      	ldr	r2, [pc, #188]	@ (8004760 <HAL_DMA_IRQHandler+0xe44>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d00e      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a2d      	ldr	r2, [pc, #180]	@ (8004764 <HAL_DMA_IRQHandler+0xe48>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d009      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a2c      	ldr	r2, [pc, #176]	@ (8004768 <HAL_DMA_IRQHandler+0xe4c>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d004      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xdaa>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a2a      	ldr	r2, [pc, #168]	@ (800476c <HAL_DMA_IRQHandler+0xe50>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d108      	bne.n	80046d8 <HAL_DMA_IRQHandler+0xdbc>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 021c 	bic.w	r2, r2, #28
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	e007      	b.n	80046e8 <HAL_DMA_IRQHandler+0xdcc>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f022 020e 	bic.w	r2, r2, #14
 80046e6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ec:	f003 031f 	and.w	r3, r3, #31
 80046f0:	2201      	movs	r2, #1
 80046f2:	409a      	lsls	r2, r3
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2201      	movs	r2, #1
 8004702:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004712:	2b00      	cmp	r3, #0
 8004714:	d009      	beq.n	800472a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	4798      	blx	r3
 800471e:	e004      	b.n	800472a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004720:	bf00      	nop
 8004722:	e002      	b.n	800472a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004724:	bf00      	nop
 8004726:	e000      	b.n	800472a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004728:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800472a:	3728      	adds	r7, #40	@ 0x28
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	40020010 	.word	0x40020010
 8004734:	40020028 	.word	0x40020028
 8004738:	40020040 	.word	0x40020040
 800473c:	40020058 	.word	0x40020058
 8004740:	40020070 	.word	0x40020070
 8004744:	40020088 	.word	0x40020088
 8004748:	400200a0 	.word	0x400200a0
 800474c:	400200b8 	.word	0x400200b8
 8004750:	40020410 	.word	0x40020410
 8004754:	40020428 	.word	0x40020428
 8004758:	40020440 	.word	0x40020440
 800475c:	40020458 	.word	0x40020458
 8004760:	40020470 	.word	0x40020470
 8004764:	40020488 	.word	0x40020488
 8004768:	400204a0 	.word	0x400204a0
 800476c:	400204b8 	.word	0x400204b8

08004770 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800477c:	4618      	mov	r0, r3
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]
 8004794:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800479a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a7f      	ldr	r2, [pc, #508]	@ (80049a4 <DMA_SetConfig+0x21c>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d072      	beq.n	8004892 <DMA_SetConfig+0x10a>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a7d      	ldr	r2, [pc, #500]	@ (80049a8 <DMA_SetConfig+0x220>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d06d      	beq.n	8004892 <DMA_SetConfig+0x10a>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a7c      	ldr	r2, [pc, #496]	@ (80049ac <DMA_SetConfig+0x224>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d068      	beq.n	8004892 <DMA_SetConfig+0x10a>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a7a      	ldr	r2, [pc, #488]	@ (80049b0 <DMA_SetConfig+0x228>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d063      	beq.n	8004892 <DMA_SetConfig+0x10a>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a79      	ldr	r2, [pc, #484]	@ (80049b4 <DMA_SetConfig+0x22c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d05e      	beq.n	8004892 <DMA_SetConfig+0x10a>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a77      	ldr	r2, [pc, #476]	@ (80049b8 <DMA_SetConfig+0x230>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d059      	beq.n	8004892 <DMA_SetConfig+0x10a>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a76      	ldr	r2, [pc, #472]	@ (80049bc <DMA_SetConfig+0x234>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d054      	beq.n	8004892 <DMA_SetConfig+0x10a>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a74      	ldr	r2, [pc, #464]	@ (80049c0 <DMA_SetConfig+0x238>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d04f      	beq.n	8004892 <DMA_SetConfig+0x10a>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a73      	ldr	r2, [pc, #460]	@ (80049c4 <DMA_SetConfig+0x23c>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d04a      	beq.n	8004892 <DMA_SetConfig+0x10a>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a71      	ldr	r2, [pc, #452]	@ (80049c8 <DMA_SetConfig+0x240>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d045      	beq.n	8004892 <DMA_SetConfig+0x10a>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a70      	ldr	r2, [pc, #448]	@ (80049cc <DMA_SetConfig+0x244>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d040      	beq.n	8004892 <DMA_SetConfig+0x10a>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a6e      	ldr	r2, [pc, #440]	@ (80049d0 <DMA_SetConfig+0x248>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d03b      	beq.n	8004892 <DMA_SetConfig+0x10a>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a6d      	ldr	r2, [pc, #436]	@ (80049d4 <DMA_SetConfig+0x24c>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d036      	beq.n	8004892 <DMA_SetConfig+0x10a>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a6b      	ldr	r2, [pc, #428]	@ (80049d8 <DMA_SetConfig+0x250>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d031      	beq.n	8004892 <DMA_SetConfig+0x10a>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a6a      	ldr	r2, [pc, #424]	@ (80049dc <DMA_SetConfig+0x254>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d02c      	beq.n	8004892 <DMA_SetConfig+0x10a>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a68      	ldr	r2, [pc, #416]	@ (80049e0 <DMA_SetConfig+0x258>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d027      	beq.n	8004892 <DMA_SetConfig+0x10a>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a67      	ldr	r2, [pc, #412]	@ (80049e4 <DMA_SetConfig+0x25c>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d022      	beq.n	8004892 <DMA_SetConfig+0x10a>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a65      	ldr	r2, [pc, #404]	@ (80049e8 <DMA_SetConfig+0x260>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d01d      	beq.n	8004892 <DMA_SetConfig+0x10a>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a64      	ldr	r2, [pc, #400]	@ (80049ec <DMA_SetConfig+0x264>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d018      	beq.n	8004892 <DMA_SetConfig+0x10a>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a62      	ldr	r2, [pc, #392]	@ (80049f0 <DMA_SetConfig+0x268>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d013      	beq.n	8004892 <DMA_SetConfig+0x10a>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a61      	ldr	r2, [pc, #388]	@ (80049f4 <DMA_SetConfig+0x26c>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d00e      	beq.n	8004892 <DMA_SetConfig+0x10a>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a5f      	ldr	r2, [pc, #380]	@ (80049f8 <DMA_SetConfig+0x270>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d009      	beq.n	8004892 <DMA_SetConfig+0x10a>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a5e      	ldr	r2, [pc, #376]	@ (80049fc <DMA_SetConfig+0x274>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d004      	beq.n	8004892 <DMA_SetConfig+0x10a>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a5c      	ldr	r2, [pc, #368]	@ (8004a00 <DMA_SetConfig+0x278>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d101      	bne.n	8004896 <DMA_SetConfig+0x10e>
 8004892:	2301      	movs	r3, #1
 8004894:	e000      	b.n	8004898 <DMA_SetConfig+0x110>
 8004896:	2300      	movs	r3, #0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00d      	beq.n	80048b8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80048a4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d004      	beq.n	80048b8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80048b6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a39      	ldr	r2, [pc, #228]	@ (80049a4 <DMA_SetConfig+0x21c>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d04a      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a38      	ldr	r2, [pc, #224]	@ (80049a8 <DMA_SetConfig+0x220>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d045      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a36      	ldr	r2, [pc, #216]	@ (80049ac <DMA_SetConfig+0x224>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d040      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a35      	ldr	r2, [pc, #212]	@ (80049b0 <DMA_SetConfig+0x228>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d03b      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a33      	ldr	r2, [pc, #204]	@ (80049b4 <DMA_SetConfig+0x22c>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d036      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a32      	ldr	r2, [pc, #200]	@ (80049b8 <DMA_SetConfig+0x230>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d031      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a30      	ldr	r2, [pc, #192]	@ (80049bc <DMA_SetConfig+0x234>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d02c      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a2f      	ldr	r2, [pc, #188]	@ (80049c0 <DMA_SetConfig+0x238>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d027      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a2d      	ldr	r2, [pc, #180]	@ (80049c4 <DMA_SetConfig+0x23c>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d022      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a2c      	ldr	r2, [pc, #176]	@ (80049c8 <DMA_SetConfig+0x240>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d01d      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a2a      	ldr	r2, [pc, #168]	@ (80049cc <DMA_SetConfig+0x244>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d018      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a29      	ldr	r2, [pc, #164]	@ (80049d0 <DMA_SetConfig+0x248>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d013      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a27      	ldr	r2, [pc, #156]	@ (80049d4 <DMA_SetConfig+0x24c>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d00e      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a26      	ldr	r2, [pc, #152]	@ (80049d8 <DMA_SetConfig+0x250>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d009      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a24      	ldr	r2, [pc, #144]	@ (80049dc <DMA_SetConfig+0x254>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d004      	beq.n	8004958 <DMA_SetConfig+0x1d0>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a23      	ldr	r2, [pc, #140]	@ (80049e0 <DMA_SetConfig+0x258>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d101      	bne.n	800495c <DMA_SetConfig+0x1d4>
 8004958:	2301      	movs	r3, #1
 800495a:	e000      	b.n	800495e <DMA_SetConfig+0x1d6>
 800495c:	2300      	movs	r3, #0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d059      	beq.n	8004a16 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004966:	f003 031f 	and.w	r3, r3, #31
 800496a:	223f      	movs	r2, #63	@ 0x3f
 800496c:	409a      	lsls	r2, r3
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004980:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	2b40      	cmp	r3, #64	@ 0x40
 8004990:	d138      	bne.n	8004a04 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68ba      	ldr	r2, [r7, #8]
 80049a0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80049a2:	e086      	b.n	8004ab2 <DMA_SetConfig+0x32a>
 80049a4:	40020010 	.word	0x40020010
 80049a8:	40020028 	.word	0x40020028
 80049ac:	40020040 	.word	0x40020040
 80049b0:	40020058 	.word	0x40020058
 80049b4:	40020070 	.word	0x40020070
 80049b8:	40020088 	.word	0x40020088
 80049bc:	400200a0 	.word	0x400200a0
 80049c0:	400200b8 	.word	0x400200b8
 80049c4:	40020410 	.word	0x40020410
 80049c8:	40020428 	.word	0x40020428
 80049cc:	40020440 	.word	0x40020440
 80049d0:	40020458 	.word	0x40020458
 80049d4:	40020470 	.word	0x40020470
 80049d8:	40020488 	.word	0x40020488
 80049dc:	400204a0 	.word	0x400204a0
 80049e0:	400204b8 	.word	0x400204b8
 80049e4:	58025408 	.word	0x58025408
 80049e8:	5802541c 	.word	0x5802541c
 80049ec:	58025430 	.word	0x58025430
 80049f0:	58025444 	.word	0x58025444
 80049f4:	58025458 	.word	0x58025458
 80049f8:	5802546c 	.word	0x5802546c
 80049fc:	58025480 	.word	0x58025480
 8004a00:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	60da      	str	r2, [r3, #12]
}
 8004a14:	e04d      	b.n	8004ab2 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a29      	ldr	r2, [pc, #164]	@ (8004ac0 <DMA_SetConfig+0x338>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d022      	beq.n	8004a66 <DMA_SetConfig+0x2de>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a27      	ldr	r2, [pc, #156]	@ (8004ac4 <DMA_SetConfig+0x33c>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d01d      	beq.n	8004a66 <DMA_SetConfig+0x2de>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a26      	ldr	r2, [pc, #152]	@ (8004ac8 <DMA_SetConfig+0x340>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d018      	beq.n	8004a66 <DMA_SetConfig+0x2de>
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a24      	ldr	r2, [pc, #144]	@ (8004acc <DMA_SetConfig+0x344>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d013      	beq.n	8004a66 <DMA_SetConfig+0x2de>
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a23      	ldr	r2, [pc, #140]	@ (8004ad0 <DMA_SetConfig+0x348>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d00e      	beq.n	8004a66 <DMA_SetConfig+0x2de>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a21      	ldr	r2, [pc, #132]	@ (8004ad4 <DMA_SetConfig+0x34c>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d009      	beq.n	8004a66 <DMA_SetConfig+0x2de>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a20      	ldr	r2, [pc, #128]	@ (8004ad8 <DMA_SetConfig+0x350>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d004      	beq.n	8004a66 <DMA_SetConfig+0x2de>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a1e      	ldr	r2, [pc, #120]	@ (8004adc <DMA_SetConfig+0x354>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d101      	bne.n	8004a6a <DMA_SetConfig+0x2e2>
 8004a66:	2301      	movs	r3, #1
 8004a68:	e000      	b.n	8004a6c <DMA_SetConfig+0x2e4>
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d020      	beq.n	8004ab2 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a74:	f003 031f 	and.w	r3, r3, #31
 8004a78:	2201      	movs	r2, #1
 8004a7a:	409a      	lsls	r2, r3
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	683a      	ldr	r2, [r7, #0]
 8004a86:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	2b40      	cmp	r3, #64	@ 0x40
 8004a8e:	d108      	bne.n	8004aa2 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	60da      	str	r2, [r3, #12]
}
 8004aa0:	e007      	b.n	8004ab2 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	60da      	str	r2, [r3, #12]
}
 8004ab2:	bf00      	nop
 8004ab4:	371c      	adds	r7, #28
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	58025408 	.word	0x58025408
 8004ac4:	5802541c 	.word	0x5802541c
 8004ac8:	58025430 	.word	0x58025430
 8004acc:	58025444 	.word	0x58025444
 8004ad0:	58025458 	.word	0x58025458
 8004ad4:	5802546c 	.word	0x5802546c
 8004ad8:	58025480 	.word	0x58025480
 8004adc:	58025494 	.word	0x58025494

08004ae0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a42      	ldr	r2, [pc, #264]	@ (8004bf8 <DMA_CalcBaseAndBitshift+0x118>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d04a      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a41      	ldr	r2, [pc, #260]	@ (8004bfc <DMA_CalcBaseAndBitshift+0x11c>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d045      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a3f      	ldr	r2, [pc, #252]	@ (8004c00 <DMA_CalcBaseAndBitshift+0x120>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d040      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a3e      	ldr	r2, [pc, #248]	@ (8004c04 <DMA_CalcBaseAndBitshift+0x124>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d03b      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a3c      	ldr	r2, [pc, #240]	@ (8004c08 <DMA_CalcBaseAndBitshift+0x128>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d036      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a3b      	ldr	r2, [pc, #236]	@ (8004c0c <DMA_CalcBaseAndBitshift+0x12c>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d031      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a39      	ldr	r2, [pc, #228]	@ (8004c10 <DMA_CalcBaseAndBitshift+0x130>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d02c      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a38      	ldr	r2, [pc, #224]	@ (8004c14 <DMA_CalcBaseAndBitshift+0x134>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d027      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a36      	ldr	r2, [pc, #216]	@ (8004c18 <DMA_CalcBaseAndBitshift+0x138>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d022      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a35      	ldr	r2, [pc, #212]	@ (8004c1c <DMA_CalcBaseAndBitshift+0x13c>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d01d      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a33      	ldr	r2, [pc, #204]	@ (8004c20 <DMA_CalcBaseAndBitshift+0x140>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d018      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a32      	ldr	r2, [pc, #200]	@ (8004c24 <DMA_CalcBaseAndBitshift+0x144>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d013      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a30      	ldr	r2, [pc, #192]	@ (8004c28 <DMA_CalcBaseAndBitshift+0x148>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d00e      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a2f      	ldr	r2, [pc, #188]	@ (8004c2c <DMA_CalcBaseAndBitshift+0x14c>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d009      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a2d      	ldr	r2, [pc, #180]	@ (8004c30 <DMA_CalcBaseAndBitshift+0x150>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d004      	beq.n	8004b88 <DMA_CalcBaseAndBitshift+0xa8>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a2c      	ldr	r2, [pc, #176]	@ (8004c34 <DMA_CalcBaseAndBitshift+0x154>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d101      	bne.n	8004b8c <DMA_CalcBaseAndBitshift+0xac>
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e000      	b.n	8004b8e <DMA_CalcBaseAndBitshift+0xae>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d024      	beq.n	8004bdc <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	3b10      	subs	r3, #16
 8004b9a:	4a27      	ldr	r2, [pc, #156]	@ (8004c38 <DMA_CalcBaseAndBitshift+0x158>)
 8004b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba0:	091b      	lsrs	r3, r3, #4
 8004ba2:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f003 0307 	and.w	r3, r3, #7
 8004baa:	4a24      	ldr	r2, [pc, #144]	@ (8004c3c <DMA_CalcBaseAndBitshift+0x15c>)
 8004bac:	5cd3      	ldrb	r3, [r2, r3]
 8004bae:	461a      	mov	r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2b03      	cmp	r3, #3
 8004bb8:	d908      	bls.n	8004bcc <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8004c40 <DMA_CalcBaseAndBitshift+0x160>)
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	1d1a      	adds	r2, r3, #4
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	659a      	str	r2, [r3, #88]	@ 0x58
 8004bca:	e00d      	b.n	8004be8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8004c40 <DMA_CalcBaseAndBitshift+0x160>)
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bda:	e005      	b.n	8004be8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	40020010 	.word	0x40020010
 8004bfc:	40020028 	.word	0x40020028
 8004c00:	40020040 	.word	0x40020040
 8004c04:	40020058 	.word	0x40020058
 8004c08:	40020070 	.word	0x40020070
 8004c0c:	40020088 	.word	0x40020088
 8004c10:	400200a0 	.word	0x400200a0
 8004c14:	400200b8 	.word	0x400200b8
 8004c18:	40020410 	.word	0x40020410
 8004c1c:	40020428 	.word	0x40020428
 8004c20:	40020440 	.word	0x40020440
 8004c24:	40020458 	.word	0x40020458
 8004c28:	40020470 	.word	0x40020470
 8004c2c:	40020488 	.word	0x40020488
 8004c30:	400204a0 	.word	0x400204a0
 8004c34:	400204b8 	.word	0x400204b8
 8004c38:	aaaaaaab 	.word	0xaaaaaaab
 8004c3c:	0800a120 	.word	0x0800a120
 8004c40:	fffffc00 	.word	0xfffffc00

08004c44 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d120      	bne.n	8004c9a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c5c:	2b03      	cmp	r3, #3
 8004c5e:	d858      	bhi.n	8004d12 <DMA_CheckFifoParam+0xce>
 8004c60:	a201      	add	r2, pc, #4	@ (adr r2, 8004c68 <DMA_CheckFifoParam+0x24>)
 8004c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c66:	bf00      	nop
 8004c68:	08004c79 	.word	0x08004c79
 8004c6c:	08004c8b 	.word	0x08004c8b
 8004c70:	08004c79 	.word	0x08004c79
 8004c74:	08004d13 	.word	0x08004d13
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d048      	beq.n	8004d16 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c88:	e045      	b.n	8004d16 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004c92:	d142      	bne.n	8004d1a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c98:	e03f      	b.n	8004d1a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ca2:	d123      	bne.n	8004cec <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca8:	2b03      	cmp	r3, #3
 8004caa:	d838      	bhi.n	8004d1e <DMA_CheckFifoParam+0xda>
 8004cac:	a201      	add	r2, pc, #4	@ (adr r2, 8004cb4 <DMA_CheckFifoParam+0x70>)
 8004cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb2:	bf00      	nop
 8004cb4:	08004cc5 	.word	0x08004cc5
 8004cb8:	08004ccb 	.word	0x08004ccb
 8004cbc:	08004cc5 	.word	0x08004cc5
 8004cc0:	08004cdd 	.word	0x08004cdd
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	73fb      	strb	r3, [r7, #15]
        break;
 8004cc8:	e030      	b.n	8004d2c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d025      	beq.n	8004d22 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004cda:	e022      	b.n	8004d22 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004ce4:	d11f      	bne.n	8004d26 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004cea:	e01c      	b.n	8004d26 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d902      	bls.n	8004cfa <DMA_CheckFifoParam+0xb6>
 8004cf4:	2b03      	cmp	r3, #3
 8004cf6:	d003      	beq.n	8004d00 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004cf8:	e018      	b.n	8004d2c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	73fb      	strb	r3, [r7, #15]
        break;
 8004cfe:	e015      	b.n	8004d2c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d00e      	beq.n	8004d2a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	73fb      	strb	r3, [r7, #15]
    break;
 8004d10:	e00b      	b.n	8004d2a <DMA_CheckFifoParam+0xe6>
        break;
 8004d12:	bf00      	nop
 8004d14:	e00a      	b.n	8004d2c <DMA_CheckFifoParam+0xe8>
        break;
 8004d16:	bf00      	nop
 8004d18:	e008      	b.n	8004d2c <DMA_CheckFifoParam+0xe8>
        break;
 8004d1a:	bf00      	nop
 8004d1c:	e006      	b.n	8004d2c <DMA_CheckFifoParam+0xe8>
        break;
 8004d1e:	bf00      	nop
 8004d20:	e004      	b.n	8004d2c <DMA_CheckFifoParam+0xe8>
        break;
 8004d22:	bf00      	nop
 8004d24:	e002      	b.n	8004d2c <DMA_CheckFifoParam+0xe8>
        break;
 8004d26:	bf00      	nop
 8004d28:	e000      	b.n	8004d2c <DMA_CheckFifoParam+0xe8>
    break;
 8004d2a:	bf00      	nop
    }
  }

  return status;
 8004d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3714      	adds	r7, #20
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop

08004d3c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a38      	ldr	r2, [pc, #224]	@ (8004e30 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d022      	beq.n	8004d9a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a36      	ldr	r2, [pc, #216]	@ (8004e34 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d01d      	beq.n	8004d9a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a35      	ldr	r2, [pc, #212]	@ (8004e38 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d018      	beq.n	8004d9a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a33      	ldr	r2, [pc, #204]	@ (8004e3c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d013      	beq.n	8004d9a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a32      	ldr	r2, [pc, #200]	@ (8004e40 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d00e      	beq.n	8004d9a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a30      	ldr	r2, [pc, #192]	@ (8004e44 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d009      	beq.n	8004d9a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a2f      	ldr	r2, [pc, #188]	@ (8004e48 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d004      	beq.n	8004d9a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a2d      	ldr	r2, [pc, #180]	@ (8004e4c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d101      	bne.n	8004d9e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e000      	b.n	8004da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004d9e:	2300      	movs	r3, #0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d01a      	beq.n	8004dda <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	3b08      	subs	r3, #8
 8004dac:	4a28      	ldr	r2, [pc, #160]	@ (8004e50 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004dae:	fba2 2303 	umull	r2, r3, r2, r3
 8004db2:	091b      	lsrs	r3, r3, #4
 8004db4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	4b26      	ldr	r3, [pc, #152]	@ (8004e54 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004dba:	4413      	add	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a24      	ldr	r2, [pc, #144]	@ (8004e58 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004dc8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f003 031f 	and.w	r3, r3, #31
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	409a      	lsls	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004dd8:	e024      	b.n	8004e24 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	3b10      	subs	r3, #16
 8004de2:	4a1e      	ldr	r2, [pc, #120]	@ (8004e5c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004de4:	fba2 2303 	umull	r2, r3, r2, r3
 8004de8:	091b      	lsrs	r3, r3, #4
 8004dea:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	4a1c      	ldr	r2, [pc, #112]	@ (8004e60 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d806      	bhi.n	8004e02 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	4a1b      	ldr	r2, [pc, #108]	@ (8004e64 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d902      	bls.n	8004e02 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	3308      	adds	r3, #8
 8004e00:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004e02:	68fa      	ldr	r2, [r7, #12]
 8004e04:	4b18      	ldr	r3, [pc, #96]	@ (8004e68 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004e06:	4413      	add	r3, r2
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a16      	ldr	r2, [pc, #88]	@ (8004e6c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004e14:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	f003 031f 	and.w	r3, r3, #31
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	409a      	lsls	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004e24:	bf00      	nop
 8004e26:	3714      	adds	r7, #20
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr
 8004e30:	58025408 	.word	0x58025408
 8004e34:	5802541c 	.word	0x5802541c
 8004e38:	58025430 	.word	0x58025430
 8004e3c:	58025444 	.word	0x58025444
 8004e40:	58025458 	.word	0x58025458
 8004e44:	5802546c 	.word	0x5802546c
 8004e48:	58025480 	.word	0x58025480
 8004e4c:	58025494 	.word	0x58025494
 8004e50:	cccccccd 	.word	0xcccccccd
 8004e54:	16009600 	.word	0x16009600
 8004e58:	58025880 	.word	0x58025880
 8004e5c:	aaaaaaab 	.word	0xaaaaaaab
 8004e60:	400204b8 	.word	0x400204b8
 8004e64:	4002040f 	.word	0x4002040f
 8004e68:	10008200 	.word	0x10008200
 8004e6c:	40020880 	.word	0x40020880

08004e70 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b085      	sub	sp, #20
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d04a      	beq.n	8004f1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2b08      	cmp	r3, #8
 8004e8a:	d847      	bhi.n	8004f1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a25      	ldr	r2, [pc, #148]	@ (8004f28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d022      	beq.n	8004edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a24      	ldr	r2, [pc, #144]	@ (8004f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d01d      	beq.n	8004edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a22      	ldr	r2, [pc, #136]	@ (8004f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d018      	beq.n	8004edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a21      	ldr	r2, [pc, #132]	@ (8004f34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d013      	beq.n	8004edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a1f      	ldr	r2, [pc, #124]	@ (8004f38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d00e      	beq.n	8004edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a1e      	ldr	r2, [pc, #120]	@ (8004f3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d009      	beq.n	8004edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a1c      	ldr	r2, [pc, #112]	@ (8004f40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d004      	beq.n	8004edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a1b      	ldr	r2, [pc, #108]	@ (8004f44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d101      	bne.n	8004ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004edc:	2301      	movs	r3, #1
 8004ede:	e000      	b.n	8004ee2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00a      	beq.n	8004efc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	4b17      	ldr	r3, [pc, #92]	@ (8004f48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004eea:	4413      	add	r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	461a      	mov	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a15      	ldr	r2, [pc, #84]	@ (8004f4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004ef8:	671a      	str	r2, [r3, #112]	@ 0x70
 8004efa:	e009      	b.n	8004f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004efc:	68fa      	ldr	r2, [r7, #12]
 8004efe:	4b14      	ldr	r3, [pc, #80]	@ (8004f50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004f00:	4413      	add	r3, r2
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	461a      	mov	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a11      	ldr	r2, [pc, #68]	@ (8004f54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004f0e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	2201      	movs	r2, #1
 8004f16:	409a      	lsls	r2, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004f1c:	bf00      	nop
 8004f1e:	3714      	adds	r7, #20
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr
 8004f28:	58025408 	.word	0x58025408
 8004f2c:	5802541c 	.word	0x5802541c
 8004f30:	58025430 	.word	0x58025430
 8004f34:	58025444 	.word	0x58025444
 8004f38:	58025458 	.word	0x58025458
 8004f3c:	5802546c 	.word	0x5802546c
 8004f40:	58025480 	.word	0x58025480
 8004f44:	58025494 	.word	0x58025494
 8004f48:	1600963f 	.word	0x1600963f
 8004f4c:	58025940 	.word	0x58025940
 8004f50:	1000823f 	.word	0x1000823f
 8004f54:	40020940 	.word	0x40020940

08004f58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b089      	sub	sp, #36	@ 0x24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f62:	2300      	movs	r3, #0
 8004f64:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004f66:	4b89      	ldr	r3, [pc, #548]	@ (800518c <HAL_GPIO_Init+0x234>)
 8004f68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004f6a:	e194      	b.n	8005296 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	2101      	movs	r1, #1
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	fa01 f303 	lsl.w	r3, r1, r3
 8004f78:	4013      	ands	r3, r2
 8004f7a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f000 8186 	beq.w	8005290 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f003 0303 	and.w	r3, r3, #3
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d005      	beq.n	8004f9c <HAL_GPIO_Init+0x44>
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f003 0303 	and.w	r3, r3, #3
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d130      	bne.n	8004ffe <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	005b      	lsls	r3, r3, #1
 8004fa6:	2203      	movs	r2, #3
 8004fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fac:	43db      	mvns	r3, r3
 8004fae:	69ba      	ldr	r2, [r7, #24]
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	68da      	ldr	r2, [r3, #12]
 8004fb8:	69fb      	ldr	r3, [r7, #28]
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc0:	69ba      	ldr	r2, [r7, #24]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fda:	43db      	mvns	r3, r3
 8004fdc:	69ba      	ldr	r2, [r7, #24]
 8004fde:	4013      	ands	r3, r2
 8004fe0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	091b      	lsrs	r3, r3, #4
 8004fe8:	f003 0201 	and.w	r2, r3, #1
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff2:	69ba      	ldr	r2, [r7, #24]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f003 0303 	and.w	r3, r3, #3
 8005006:	2b03      	cmp	r3, #3
 8005008:	d017      	beq.n	800503a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	005b      	lsls	r3, r3, #1
 8005014:	2203      	movs	r2, #3
 8005016:	fa02 f303 	lsl.w	r3, r2, r3
 800501a:	43db      	mvns	r3, r3
 800501c:	69ba      	ldr	r2, [r7, #24]
 800501e:	4013      	ands	r3, r2
 8005020:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	689a      	ldr	r2, [r3, #8]
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	fa02 f303 	lsl.w	r3, r2, r3
 800502e:	69ba      	ldr	r2, [r7, #24]
 8005030:	4313      	orrs	r3, r2
 8005032:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	69ba      	ldr	r2, [r7, #24]
 8005038:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f003 0303 	and.w	r3, r3, #3
 8005042:	2b02      	cmp	r3, #2
 8005044:	d123      	bne.n	800508e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	08da      	lsrs	r2, r3, #3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	3208      	adds	r2, #8
 800504e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005052:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	f003 0307 	and.w	r3, r3, #7
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	220f      	movs	r2, #15
 800505e:	fa02 f303 	lsl.w	r3, r2, r3
 8005062:	43db      	mvns	r3, r3
 8005064:	69ba      	ldr	r2, [r7, #24]
 8005066:	4013      	ands	r3, r2
 8005068:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	691a      	ldr	r2, [r3, #16]
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	f003 0307 	and.w	r3, r3, #7
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	fa02 f303 	lsl.w	r3, r2, r3
 800507a:	69ba      	ldr	r2, [r7, #24]
 800507c:	4313      	orrs	r3, r2
 800507e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	08da      	lsrs	r2, r3, #3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3208      	adds	r2, #8
 8005088:	69b9      	ldr	r1, [r7, #24]
 800508a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	2203      	movs	r2, #3
 800509a:	fa02 f303 	lsl.w	r3, r2, r3
 800509e:	43db      	mvns	r3, r3
 80050a0:	69ba      	ldr	r2, [r7, #24]
 80050a2:	4013      	ands	r3, r2
 80050a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f003 0203 	and.w	r2, r3, #3
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	005b      	lsls	r3, r3, #1
 80050b2:	fa02 f303 	lsl.w	r3, r2, r3
 80050b6:	69ba      	ldr	r2, [r7, #24]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	69ba      	ldr	r2, [r7, #24]
 80050c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f000 80e0 	beq.w	8005290 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050d0:	4b2f      	ldr	r3, [pc, #188]	@ (8005190 <HAL_GPIO_Init+0x238>)
 80050d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80050d6:	4a2e      	ldr	r2, [pc, #184]	@ (8005190 <HAL_GPIO_Init+0x238>)
 80050d8:	f043 0302 	orr.w	r3, r3, #2
 80050dc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80050e0:	4b2b      	ldr	r3, [pc, #172]	@ (8005190 <HAL_GPIO_Init+0x238>)
 80050e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80050e6:	f003 0302 	and.w	r3, r3, #2
 80050ea:	60fb      	str	r3, [r7, #12]
 80050ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050ee:	4a29      	ldr	r2, [pc, #164]	@ (8005194 <HAL_GPIO_Init+0x23c>)
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	089b      	lsrs	r3, r3, #2
 80050f4:	3302      	adds	r3, #2
 80050f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	f003 0303 	and.w	r3, r3, #3
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	220f      	movs	r2, #15
 8005106:	fa02 f303 	lsl.w	r3, r2, r3
 800510a:	43db      	mvns	r3, r3
 800510c:	69ba      	ldr	r2, [r7, #24]
 800510e:	4013      	ands	r3, r2
 8005110:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a20      	ldr	r2, [pc, #128]	@ (8005198 <HAL_GPIO_Init+0x240>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d052      	beq.n	80051c0 <HAL_GPIO_Init+0x268>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a1f      	ldr	r2, [pc, #124]	@ (800519c <HAL_GPIO_Init+0x244>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d031      	beq.n	8005186 <HAL_GPIO_Init+0x22e>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a1e      	ldr	r2, [pc, #120]	@ (80051a0 <HAL_GPIO_Init+0x248>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d02b      	beq.n	8005182 <HAL_GPIO_Init+0x22a>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a1d      	ldr	r2, [pc, #116]	@ (80051a4 <HAL_GPIO_Init+0x24c>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d025      	beq.n	800517e <HAL_GPIO_Init+0x226>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a1c      	ldr	r2, [pc, #112]	@ (80051a8 <HAL_GPIO_Init+0x250>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d01f      	beq.n	800517a <HAL_GPIO_Init+0x222>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a1b      	ldr	r2, [pc, #108]	@ (80051ac <HAL_GPIO_Init+0x254>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d019      	beq.n	8005176 <HAL_GPIO_Init+0x21e>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a1a      	ldr	r2, [pc, #104]	@ (80051b0 <HAL_GPIO_Init+0x258>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d013      	beq.n	8005172 <HAL_GPIO_Init+0x21a>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a19      	ldr	r2, [pc, #100]	@ (80051b4 <HAL_GPIO_Init+0x25c>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d00d      	beq.n	800516e <HAL_GPIO_Init+0x216>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a18      	ldr	r2, [pc, #96]	@ (80051b8 <HAL_GPIO_Init+0x260>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d007      	beq.n	800516a <HAL_GPIO_Init+0x212>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a17      	ldr	r2, [pc, #92]	@ (80051bc <HAL_GPIO_Init+0x264>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d101      	bne.n	8005166 <HAL_GPIO_Init+0x20e>
 8005162:	2309      	movs	r3, #9
 8005164:	e02d      	b.n	80051c2 <HAL_GPIO_Init+0x26a>
 8005166:	230a      	movs	r3, #10
 8005168:	e02b      	b.n	80051c2 <HAL_GPIO_Init+0x26a>
 800516a:	2308      	movs	r3, #8
 800516c:	e029      	b.n	80051c2 <HAL_GPIO_Init+0x26a>
 800516e:	2307      	movs	r3, #7
 8005170:	e027      	b.n	80051c2 <HAL_GPIO_Init+0x26a>
 8005172:	2306      	movs	r3, #6
 8005174:	e025      	b.n	80051c2 <HAL_GPIO_Init+0x26a>
 8005176:	2305      	movs	r3, #5
 8005178:	e023      	b.n	80051c2 <HAL_GPIO_Init+0x26a>
 800517a:	2304      	movs	r3, #4
 800517c:	e021      	b.n	80051c2 <HAL_GPIO_Init+0x26a>
 800517e:	2303      	movs	r3, #3
 8005180:	e01f      	b.n	80051c2 <HAL_GPIO_Init+0x26a>
 8005182:	2302      	movs	r3, #2
 8005184:	e01d      	b.n	80051c2 <HAL_GPIO_Init+0x26a>
 8005186:	2301      	movs	r3, #1
 8005188:	e01b      	b.n	80051c2 <HAL_GPIO_Init+0x26a>
 800518a:	bf00      	nop
 800518c:	58000080 	.word	0x58000080
 8005190:	58024400 	.word	0x58024400
 8005194:	58000400 	.word	0x58000400
 8005198:	58020000 	.word	0x58020000
 800519c:	58020400 	.word	0x58020400
 80051a0:	58020800 	.word	0x58020800
 80051a4:	58020c00 	.word	0x58020c00
 80051a8:	58021000 	.word	0x58021000
 80051ac:	58021400 	.word	0x58021400
 80051b0:	58021800 	.word	0x58021800
 80051b4:	58021c00 	.word	0x58021c00
 80051b8:	58022000 	.word	0x58022000
 80051bc:	58022400 	.word	0x58022400
 80051c0:	2300      	movs	r3, #0
 80051c2:	69fa      	ldr	r2, [r7, #28]
 80051c4:	f002 0203 	and.w	r2, r2, #3
 80051c8:	0092      	lsls	r2, r2, #2
 80051ca:	4093      	lsls	r3, r2
 80051cc:	69ba      	ldr	r2, [r7, #24]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051d2:	4938      	ldr	r1, [pc, #224]	@ (80052b4 <HAL_GPIO_Init+0x35c>)
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	089b      	lsrs	r3, r3, #2
 80051d8:	3302      	adds	r3, #2
 80051da:	69ba      	ldr	r2, [r7, #24]
 80051dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80051e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	43db      	mvns	r3, r3
 80051ec:	69ba      	ldr	r2, [r7, #24]
 80051ee:	4013      	ands	r3, r2
 80051f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d003      	beq.n	8005206 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80051fe:	69ba      	ldr	r2, [r7, #24]
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	4313      	orrs	r3, r2
 8005204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005206:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800520e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	43db      	mvns	r3, r3
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	4013      	ands	r3, r2
 800521e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d003      	beq.n	8005234 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	4313      	orrs	r3, r2
 8005232:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005234:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	43db      	mvns	r3, r3
 8005246:	69ba      	ldr	r2, [r7, #24]
 8005248:	4013      	ands	r3, r2
 800524a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d003      	beq.n	8005260 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	4313      	orrs	r3, r2
 800525e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	69ba      	ldr	r2, [r7, #24]
 8005264:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	43db      	mvns	r3, r3
 8005270:	69ba      	ldr	r2, [r7, #24]
 8005272:	4013      	ands	r3, r2
 8005274:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d003      	beq.n	800528a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005282:	69ba      	ldr	r2, [r7, #24]
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	4313      	orrs	r3, r2
 8005288:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	69ba      	ldr	r2, [r7, #24]
 800528e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	3301      	adds	r3, #1
 8005294:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	fa22 f303 	lsr.w	r3, r2, r3
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f47f ae63 	bne.w	8004f6c <HAL_GPIO_Init+0x14>
  }
}
 80052a6:	bf00      	nop
 80052a8:	bf00      	nop
 80052aa:	3724      	adds	r7, #36	@ 0x24
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr
 80052b4:	58000400 	.word	0x58000400

080052b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	460b      	mov	r3, r1
 80052c2:	807b      	strh	r3, [r7, #2]
 80052c4:	4613      	mov	r3, r2
 80052c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80052c8:	787b      	ldrb	r3, [r7, #1]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052ce:	887a      	ldrh	r2, [r7, #2]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80052d4:	e003      	b.n	80052de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80052d6:	887b      	ldrh	r3, [r7, #2]
 80052d8:	041a      	lsls	r2, r3, #16
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	619a      	str	r2, [r3, #24]
}
 80052de:	bf00      	nop
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b085      	sub	sp, #20
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
 80052f2:	460b      	mov	r3, r1
 80052f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80052fc:	887a      	ldrh	r2, [r7, #2]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	4013      	ands	r3, r2
 8005302:	041a      	lsls	r2, r3, #16
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	43d9      	mvns	r1, r3
 8005308:	887b      	ldrh	r3, [r7, #2]
 800530a:	400b      	ands	r3, r1
 800530c:	431a      	orrs	r2, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	619a      	str	r2, [r3, #24]
}
 8005312:	bf00      	nop
 8005314:	3714      	adds	r7, #20
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
	...

08005320 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8005328:	4a08      	ldr	r2, [pc, #32]	@ (800534c <HAL_HSEM_FastTake+0x2c>)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	3320      	adds	r3, #32
 800532e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005332:	4a07      	ldr	r2, [pc, #28]	@ (8005350 <HAL_HSEM_FastTake+0x30>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d101      	bne.n	800533c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8005338:	2300      	movs	r3, #0
 800533a:	e000      	b.n	800533e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
}
 800533e:	4618      	mov	r0, r3
 8005340:	370c      	adds	r7, #12
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	58026400 	.word	0x58026400
 8005350:	80000300 	.word	0x80000300

08005354 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800535e:	4906      	ldr	r1, [pc, #24]	@ (8005378 <HAL_HSEM_Release+0x24>)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr
 8005378:	58026400 	.word	0x58026400

0800537c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005384:	4b29      	ldr	r3, [pc, #164]	@ (800542c <HAL_PWREx_ConfigSupply+0xb0>)
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	f003 0307 	and.w	r3, r3, #7
 800538c:	2b06      	cmp	r3, #6
 800538e:	d00a      	beq.n	80053a6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005390:	4b26      	ldr	r3, [pc, #152]	@ (800542c <HAL_PWREx_ConfigSupply+0xb0>)
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	429a      	cmp	r2, r3
 800539c:	d001      	beq.n	80053a2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e040      	b.n	8005424 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80053a2:	2300      	movs	r3, #0
 80053a4:	e03e      	b.n	8005424 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80053a6:	4b21      	ldr	r3, [pc, #132]	@ (800542c <HAL_PWREx_ConfigSupply+0xb0>)
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80053ae:	491f      	ldr	r1, [pc, #124]	@ (800542c <HAL_PWREx_ConfigSupply+0xb0>)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80053b6:	f7fc fdd1 	bl	8001f5c <HAL_GetTick>
 80053ba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80053bc:	e009      	b.n	80053d2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80053be:	f7fc fdcd 	bl	8001f5c <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053cc:	d901      	bls.n	80053d2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e028      	b.n	8005424 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80053d2:	4b16      	ldr	r3, [pc, #88]	@ (800542c <HAL_PWREx_ConfigSupply+0xb0>)
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053de:	d1ee      	bne.n	80053be <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2b1e      	cmp	r3, #30
 80053e4:	d008      	beq.n	80053f8 <HAL_PWREx_ConfigSupply+0x7c>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80053ea:	d005      	beq.n	80053f8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2b1d      	cmp	r3, #29
 80053f0:	d002      	beq.n	80053f8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b2d      	cmp	r3, #45	@ 0x2d
 80053f6:	d114      	bne.n	8005422 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80053f8:	f7fc fdb0 	bl	8001f5c <HAL_GetTick>
 80053fc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80053fe:	e009      	b.n	8005414 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005400:	f7fc fdac 	bl	8001f5c <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800540e:	d901      	bls.n	8005414 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e007      	b.n	8005424 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005414:	4b05      	ldr	r3, [pc, #20]	@ (800542c <HAL_PWREx_ConfigSupply+0xb0>)
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800541c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005420:	d1ee      	bne.n	8005400 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	3710      	adds	r7, #16
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}
 800542c:	58024800 	.word	0x58024800

08005430 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b08c      	sub	sp, #48	@ 0x30
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d102      	bne.n	8005444 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	f000 bc48 	b.w	8005cd4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b00      	cmp	r3, #0
 800544e:	f000 8088 	beq.w	8005562 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005452:	4b99      	ldr	r3, [pc, #612]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800545a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800545c:	4b96      	ldr	r3, [pc, #600]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 800545e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005460:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005464:	2b10      	cmp	r3, #16
 8005466:	d007      	beq.n	8005478 <HAL_RCC_OscConfig+0x48>
 8005468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546a:	2b18      	cmp	r3, #24
 800546c:	d111      	bne.n	8005492 <HAL_RCC_OscConfig+0x62>
 800546e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005470:	f003 0303 	and.w	r3, r3, #3
 8005474:	2b02      	cmp	r3, #2
 8005476:	d10c      	bne.n	8005492 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005478:	4b8f      	ldr	r3, [pc, #572]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d06d      	beq.n	8005560 <HAL_RCC_OscConfig+0x130>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d169      	bne.n	8005560 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	f000 bc21 	b.w	8005cd4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800549a:	d106      	bne.n	80054aa <HAL_RCC_OscConfig+0x7a>
 800549c:	4b86      	ldr	r3, [pc, #536]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a85      	ldr	r2, [pc, #532]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054a6:	6013      	str	r3, [r2, #0]
 80054a8:	e02e      	b.n	8005508 <HAL_RCC_OscConfig+0xd8>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10c      	bne.n	80054cc <HAL_RCC_OscConfig+0x9c>
 80054b2:	4b81      	ldr	r3, [pc, #516]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a80      	ldr	r2, [pc, #512]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054bc:	6013      	str	r3, [r2, #0]
 80054be:	4b7e      	ldr	r3, [pc, #504]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a7d      	ldr	r2, [pc, #500]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054c8:	6013      	str	r3, [r2, #0]
 80054ca:	e01d      	b.n	8005508 <HAL_RCC_OscConfig+0xd8>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054d4:	d10c      	bne.n	80054f0 <HAL_RCC_OscConfig+0xc0>
 80054d6:	4b78      	ldr	r3, [pc, #480]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a77      	ldr	r2, [pc, #476]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054e0:	6013      	str	r3, [r2, #0]
 80054e2:	4b75      	ldr	r3, [pc, #468]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a74      	ldr	r2, [pc, #464]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054ec:	6013      	str	r3, [r2, #0]
 80054ee:	e00b      	b.n	8005508 <HAL_RCC_OscConfig+0xd8>
 80054f0:	4b71      	ldr	r3, [pc, #452]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a70      	ldr	r2, [pc, #448]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054fa:	6013      	str	r3, [r2, #0]
 80054fc:	4b6e      	ldr	r3, [pc, #440]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a6d      	ldr	r2, [pc, #436]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005502:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005506:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d013      	beq.n	8005538 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005510:	f7fc fd24 	bl	8001f5c <HAL_GetTick>
 8005514:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005516:	e008      	b.n	800552a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005518:	f7fc fd20 	bl	8001f5c <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	2b64      	cmp	r3, #100	@ 0x64
 8005524:	d901      	bls.n	800552a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e3d4      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800552a:	4b63      	ldr	r3, [pc, #396]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d0f0      	beq.n	8005518 <HAL_RCC_OscConfig+0xe8>
 8005536:	e014      	b.n	8005562 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005538:	f7fc fd10 	bl	8001f5c <HAL_GetTick>
 800553c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800553e:	e008      	b.n	8005552 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005540:	f7fc fd0c 	bl	8001f5c <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	2b64      	cmp	r3, #100	@ 0x64
 800554c:	d901      	bls.n	8005552 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e3c0      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005552:	4b59      	ldr	r3, [pc, #356]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1f0      	bne.n	8005540 <HAL_RCC_OscConfig+0x110>
 800555e:	e000      	b.n	8005562 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0302 	and.w	r3, r3, #2
 800556a:	2b00      	cmp	r3, #0
 800556c:	f000 80ca 	beq.w	8005704 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005570:	4b51      	ldr	r3, [pc, #324]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005578:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800557a:	4b4f      	ldr	r3, [pc, #316]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 800557c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800557e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005580:	6a3b      	ldr	r3, [r7, #32]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d007      	beq.n	8005596 <HAL_RCC_OscConfig+0x166>
 8005586:	6a3b      	ldr	r3, [r7, #32]
 8005588:	2b18      	cmp	r3, #24
 800558a:	d156      	bne.n	800563a <HAL_RCC_OscConfig+0x20a>
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	f003 0303 	and.w	r3, r3, #3
 8005592:	2b00      	cmp	r3, #0
 8005594:	d151      	bne.n	800563a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005596:	4b48      	ldr	r3, [pc, #288]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0304 	and.w	r3, r3, #4
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d005      	beq.n	80055ae <HAL_RCC_OscConfig+0x17e>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e392      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80055ae:	4b42      	ldr	r3, [pc, #264]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f023 0219 	bic.w	r2, r3, #25
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	493f      	ldr	r1, [pc, #252]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80055bc:	4313      	orrs	r3, r2
 80055be:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055c0:	f7fc fccc 	bl	8001f5c <HAL_GetTick>
 80055c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055c6:	e008      	b.n	80055da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055c8:	f7fc fcc8 	bl	8001f5c <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e37c      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055da:	4b37      	ldr	r3, [pc, #220]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0304 	and.w	r3, r3, #4
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d0f0      	beq.n	80055c8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055e6:	f7fc fcc5 	bl	8001f74 <HAL_GetREVID>
 80055ea:	4603      	mov	r3, r0
 80055ec:	f241 0203 	movw	r2, #4099	@ 0x1003
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d817      	bhi.n	8005624 <HAL_RCC_OscConfig+0x1f4>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	2b40      	cmp	r3, #64	@ 0x40
 80055fa:	d108      	bne.n	800560e <HAL_RCC_OscConfig+0x1de>
 80055fc:	4b2e      	ldr	r3, [pc, #184]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005604:	4a2c      	ldr	r2, [pc, #176]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005606:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800560a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800560c:	e07a      	b.n	8005704 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800560e:	4b2a      	ldr	r3, [pc, #168]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	031b      	lsls	r3, r3, #12
 800561c:	4926      	ldr	r1, [pc, #152]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 800561e:	4313      	orrs	r3, r2
 8005620:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005622:	e06f      	b.n	8005704 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005624:	4b24      	ldr	r3, [pc, #144]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	691b      	ldr	r3, [r3, #16]
 8005630:	061b      	lsls	r3, r3, #24
 8005632:	4921      	ldr	r1, [pc, #132]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005634:	4313      	orrs	r3, r2
 8005636:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005638:	e064      	b.n	8005704 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	68db      	ldr	r3, [r3, #12]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d047      	beq.n	80056d2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005642:	4b1d      	ldr	r3, [pc, #116]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f023 0219 	bic.w	r2, r3, #25
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	491a      	ldr	r1, [pc, #104]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005650:	4313      	orrs	r3, r2
 8005652:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005654:	f7fc fc82 	bl	8001f5c <HAL_GetTick>
 8005658:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800565a:	e008      	b.n	800566e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800565c:	f7fc fc7e 	bl	8001f5c <HAL_GetTick>
 8005660:	4602      	mov	r2, r0
 8005662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	2b02      	cmp	r3, #2
 8005668:	d901      	bls.n	800566e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e332      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800566e:	4b12      	ldr	r3, [pc, #72]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0304 	and.w	r3, r3, #4
 8005676:	2b00      	cmp	r3, #0
 8005678:	d0f0      	beq.n	800565c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800567a:	f7fc fc7b 	bl	8001f74 <HAL_GetREVID>
 800567e:	4603      	mov	r3, r0
 8005680:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005684:	4293      	cmp	r3, r2
 8005686:	d819      	bhi.n	80056bc <HAL_RCC_OscConfig+0x28c>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	691b      	ldr	r3, [r3, #16]
 800568c:	2b40      	cmp	r3, #64	@ 0x40
 800568e:	d108      	bne.n	80056a2 <HAL_RCC_OscConfig+0x272>
 8005690:	4b09      	ldr	r3, [pc, #36]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005698:	4a07      	ldr	r2, [pc, #28]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 800569a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800569e:	6053      	str	r3, [r2, #4]
 80056a0:	e030      	b.n	8005704 <HAL_RCC_OscConfig+0x2d4>
 80056a2:	4b05      	ldr	r3, [pc, #20]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	031b      	lsls	r3, r3, #12
 80056b0:	4901      	ldr	r1, [pc, #4]	@ (80056b8 <HAL_RCC_OscConfig+0x288>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	604b      	str	r3, [r1, #4]
 80056b6:	e025      	b.n	8005704 <HAL_RCC_OscConfig+0x2d4>
 80056b8:	58024400 	.word	0x58024400
 80056bc:	4b9a      	ldr	r3, [pc, #616]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	691b      	ldr	r3, [r3, #16]
 80056c8:	061b      	lsls	r3, r3, #24
 80056ca:	4997      	ldr	r1, [pc, #604]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	604b      	str	r3, [r1, #4]
 80056d0:	e018      	b.n	8005704 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056d2:	4b95      	ldr	r3, [pc, #596]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a94      	ldr	r2, [pc, #592]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80056d8:	f023 0301 	bic.w	r3, r3, #1
 80056dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056de:	f7fc fc3d 	bl	8001f5c <HAL_GetTick>
 80056e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80056e4:	e008      	b.n	80056f8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056e6:	f7fc fc39 	bl	8001f5c <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d901      	bls.n	80056f8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e2ed      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80056f8:	4b8b      	ldr	r3, [pc, #556]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0304 	and.w	r3, r3, #4
 8005700:	2b00      	cmp	r3, #0
 8005702:	d1f0      	bne.n	80056e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0310 	and.w	r3, r3, #16
 800570c:	2b00      	cmp	r3, #0
 800570e:	f000 80a9 	beq.w	8005864 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005712:	4b85      	ldr	r3, [pc, #532]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800571a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800571c:	4b82      	ldr	r3, [pc, #520]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 800571e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005720:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	2b08      	cmp	r3, #8
 8005726:	d007      	beq.n	8005738 <HAL_RCC_OscConfig+0x308>
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	2b18      	cmp	r3, #24
 800572c:	d13a      	bne.n	80057a4 <HAL_RCC_OscConfig+0x374>
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	f003 0303 	and.w	r3, r3, #3
 8005734:	2b01      	cmp	r3, #1
 8005736:	d135      	bne.n	80057a4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005738:	4b7b      	ldr	r3, [pc, #492]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005740:	2b00      	cmp	r3, #0
 8005742:	d005      	beq.n	8005750 <HAL_RCC_OscConfig+0x320>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	69db      	ldr	r3, [r3, #28]
 8005748:	2b80      	cmp	r3, #128	@ 0x80
 800574a:	d001      	beq.n	8005750 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	e2c1      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005750:	f7fc fc10 	bl	8001f74 <HAL_GetREVID>
 8005754:	4603      	mov	r3, r0
 8005756:	f241 0203 	movw	r2, #4099	@ 0x1003
 800575a:	4293      	cmp	r3, r2
 800575c:	d817      	bhi.n	800578e <HAL_RCC_OscConfig+0x35e>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	2b20      	cmp	r3, #32
 8005764:	d108      	bne.n	8005778 <HAL_RCC_OscConfig+0x348>
 8005766:	4b70      	ldr	r3, [pc, #448]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800576e:	4a6e      	ldr	r2, [pc, #440]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 8005770:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005774:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005776:	e075      	b.n	8005864 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005778:	4b6b      	ldr	r3, [pc, #428]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	069b      	lsls	r3, r3, #26
 8005786:	4968      	ldr	r1, [pc, #416]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 8005788:	4313      	orrs	r3, r2
 800578a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800578c:	e06a      	b.n	8005864 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800578e:	4b66      	ldr	r3, [pc, #408]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	061b      	lsls	r3, r3, #24
 800579c:	4962      	ldr	r1, [pc, #392]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80057a2:	e05f      	b.n	8005864 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	69db      	ldr	r3, [r3, #28]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d042      	beq.n	8005832 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80057ac:	4b5e      	ldr	r3, [pc, #376]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a5d      	ldr	r2, [pc, #372]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80057b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b8:	f7fc fbd0 	bl	8001f5c <HAL_GetTick>
 80057bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80057c0:	f7fc fbcc 	bl	8001f5c <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e280      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80057d2:	4b55      	ldr	r3, [pc, #340]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d0f0      	beq.n	80057c0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80057de:	f7fc fbc9 	bl	8001f74 <HAL_GetREVID>
 80057e2:	4603      	mov	r3, r0
 80057e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d817      	bhi.n	800581c <HAL_RCC_OscConfig+0x3ec>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a1b      	ldr	r3, [r3, #32]
 80057f0:	2b20      	cmp	r3, #32
 80057f2:	d108      	bne.n	8005806 <HAL_RCC_OscConfig+0x3d6>
 80057f4:	4b4c      	ldr	r3, [pc, #304]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80057fc:	4a4a      	ldr	r2, [pc, #296]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80057fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005802:	6053      	str	r3, [r2, #4]
 8005804:	e02e      	b.n	8005864 <HAL_RCC_OscConfig+0x434>
 8005806:	4b48      	ldr	r3, [pc, #288]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	069b      	lsls	r3, r3, #26
 8005814:	4944      	ldr	r1, [pc, #272]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 8005816:	4313      	orrs	r3, r2
 8005818:	604b      	str	r3, [r1, #4]
 800581a:	e023      	b.n	8005864 <HAL_RCC_OscConfig+0x434>
 800581c:	4b42      	ldr	r3, [pc, #264]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a1b      	ldr	r3, [r3, #32]
 8005828:	061b      	lsls	r3, r3, #24
 800582a:	493f      	ldr	r1, [pc, #252]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 800582c:	4313      	orrs	r3, r2
 800582e:	60cb      	str	r3, [r1, #12]
 8005830:	e018      	b.n	8005864 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005832:	4b3d      	ldr	r3, [pc, #244]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a3c      	ldr	r2, [pc, #240]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 8005838:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800583c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800583e:	f7fc fb8d 	bl	8001f5c <HAL_GetTick>
 8005842:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005844:	e008      	b.n	8005858 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005846:	f7fc fb89 	bl	8001f5c <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b02      	cmp	r3, #2
 8005852:	d901      	bls.n	8005858 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e23d      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005858:	4b33      	ldr	r3, [pc, #204]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005860:	2b00      	cmp	r3, #0
 8005862:	d1f0      	bne.n	8005846 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0308 	and.w	r3, r3, #8
 800586c:	2b00      	cmp	r3, #0
 800586e:	d036      	beq.n	80058de <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d019      	beq.n	80058ac <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005878:	4b2b      	ldr	r3, [pc, #172]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 800587a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800587c:	4a2a      	ldr	r2, [pc, #168]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 800587e:	f043 0301 	orr.w	r3, r3, #1
 8005882:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005884:	f7fc fb6a 	bl	8001f5c <HAL_GetTick>
 8005888:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800588a:	e008      	b.n	800589e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800588c:	f7fc fb66 	bl	8001f5c <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	2b02      	cmp	r3, #2
 8005898:	d901      	bls.n	800589e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e21a      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800589e:	4b22      	ldr	r3, [pc, #136]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80058a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058a2:	f003 0302 	and.w	r3, r3, #2
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d0f0      	beq.n	800588c <HAL_RCC_OscConfig+0x45c>
 80058aa:	e018      	b.n	80058de <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058ac:	4b1e      	ldr	r3, [pc, #120]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80058ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80058b2:	f023 0301 	bic.w	r3, r3, #1
 80058b6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058b8:	f7fc fb50 	bl	8001f5c <HAL_GetTick>
 80058bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80058be:	e008      	b.n	80058d2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058c0:	f7fc fb4c 	bl	8001f5c <HAL_GetTick>
 80058c4:	4602      	mov	r2, r0
 80058c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d901      	bls.n	80058d2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e200      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80058d2:	4b15      	ldr	r3, [pc, #84]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80058d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1f0      	bne.n	80058c0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0320 	and.w	r3, r3, #32
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d039      	beq.n	800595e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d01c      	beq.n	800592c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80058f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a0c      	ldr	r2, [pc, #48]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 80058f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80058fc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80058fe:	f7fc fb2d 	bl	8001f5c <HAL_GetTick>
 8005902:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005904:	e008      	b.n	8005918 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005906:	f7fc fb29 	bl	8001f5c <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d901      	bls.n	8005918 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e1dd      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005918:	4b03      	ldr	r3, [pc, #12]	@ (8005928 <HAL_RCC_OscConfig+0x4f8>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d0f0      	beq.n	8005906 <HAL_RCC_OscConfig+0x4d6>
 8005924:	e01b      	b.n	800595e <HAL_RCC_OscConfig+0x52e>
 8005926:	bf00      	nop
 8005928:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800592c:	4b9b      	ldr	r3, [pc, #620]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a9a      	ldr	r2, [pc, #616]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005932:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005936:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005938:	f7fc fb10 	bl	8001f5c <HAL_GetTick>
 800593c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800593e:	e008      	b.n	8005952 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005940:	f7fc fb0c 	bl	8001f5c <HAL_GetTick>
 8005944:	4602      	mov	r2, r0
 8005946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	2b02      	cmp	r3, #2
 800594c:	d901      	bls.n	8005952 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e1c0      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005952:	4b92      	ldr	r3, [pc, #584]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d1f0      	bne.n	8005940 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0304 	and.w	r3, r3, #4
 8005966:	2b00      	cmp	r3, #0
 8005968:	f000 8081 	beq.w	8005a6e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800596c:	4b8c      	ldr	r3, [pc, #560]	@ (8005ba0 <HAL_RCC_OscConfig+0x770>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a8b      	ldr	r2, [pc, #556]	@ (8005ba0 <HAL_RCC_OscConfig+0x770>)
 8005972:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005976:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005978:	f7fc faf0 	bl	8001f5c <HAL_GetTick>
 800597c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800597e:	e008      	b.n	8005992 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005980:	f7fc faec 	bl	8001f5c <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b64      	cmp	r3, #100	@ 0x64
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e1a0      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005992:	4b83      	ldr	r3, [pc, #524]	@ (8005ba0 <HAL_RCC_OscConfig+0x770>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599a:	2b00      	cmp	r3, #0
 800599c:	d0f0      	beq.n	8005980 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d106      	bne.n	80059b4 <HAL_RCC_OscConfig+0x584>
 80059a6:	4b7d      	ldr	r3, [pc, #500]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059aa:	4a7c      	ldr	r2, [pc, #496]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059ac:	f043 0301 	orr.w	r3, r3, #1
 80059b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80059b2:	e02d      	b.n	8005a10 <HAL_RCC_OscConfig+0x5e0>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d10c      	bne.n	80059d6 <HAL_RCC_OscConfig+0x5a6>
 80059bc:	4b77      	ldr	r3, [pc, #476]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059c0:	4a76      	ldr	r2, [pc, #472]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059c2:	f023 0301 	bic.w	r3, r3, #1
 80059c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80059c8:	4b74      	ldr	r3, [pc, #464]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059cc:	4a73      	ldr	r2, [pc, #460]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059ce:	f023 0304 	bic.w	r3, r3, #4
 80059d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80059d4:	e01c      	b.n	8005a10 <HAL_RCC_OscConfig+0x5e0>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	2b05      	cmp	r3, #5
 80059dc:	d10c      	bne.n	80059f8 <HAL_RCC_OscConfig+0x5c8>
 80059de:	4b6f      	ldr	r3, [pc, #444]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e2:	4a6e      	ldr	r2, [pc, #440]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059e4:	f043 0304 	orr.w	r3, r3, #4
 80059e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80059ea:	4b6c      	ldr	r3, [pc, #432]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ee:	4a6b      	ldr	r2, [pc, #428]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80059f6:	e00b      	b.n	8005a10 <HAL_RCC_OscConfig+0x5e0>
 80059f8:	4b68      	ldr	r3, [pc, #416]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059fc:	4a67      	ldr	r2, [pc, #412]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 80059fe:	f023 0301 	bic.w	r3, r3, #1
 8005a02:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a04:	4b65      	ldr	r3, [pc, #404]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005a06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a08:	4a64      	ldr	r2, [pc, #400]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005a0a:	f023 0304 	bic.w	r3, r3, #4
 8005a0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d015      	beq.n	8005a44 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a18:	f7fc faa0 	bl	8001f5c <HAL_GetTick>
 8005a1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a1e:	e00a      	b.n	8005a36 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a20:	f7fc fa9c 	bl	8001f5c <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d901      	bls.n	8005a36 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005a32:	2303      	movs	r3, #3
 8005a34:	e14e      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a36:	4b59      	ldr	r3, [pc, #356]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a3a:	f003 0302 	and.w	r3, r3, #2
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d0ee      	beq.n	8005a20 <HAL_RCC_OscConfig+0x5f0>
 8005a42:	e014      	b.n	8005a6e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a44:	f7fc fa8a 	bl	8001f5c <HAL_GetTick>
 8005a48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005a4a:	e00a      	b.n	8005a62 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a4c:	f7fc fa86 	bl	8001f5c <HAL_GetTick>
 8005a50:	4602      	mov	r2, r0
 8005a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e138      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005a62:	4b4e      	ldr	r3, [pc, #312]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1ee      	bne.n	8005a4c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	f000 812d 	beq.w	8005cd2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005a78:	4b48      	ldr	r3, [pc, #288]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a80:	2b18      	cmp	r3, #24
 8005a82:	f000 80bd 	beq.w	8005c00 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	f040 809e 	bne.w	8005bcc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a90:	4b42      	ldr	r3, [pc, #264]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a41      	ldr	r2, [pc, #260]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005a96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a9c:	f7fc fa5e 	bl	8001f5c <HAL_GetTick>
 8005aa0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005aa2:	e008      	b.n	8005ab6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005aa4:	f7fc fa5a 	bl	8001f5c <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d901      	bls.n	8005ab6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e10e      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ab6:	4b39      	ldr	r3, [pc, #228]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d1f0      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ac2:	4b36      	ldr	r3, [pc, #216]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005ac4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ac6:	4b37      	ldr	r3, [pc, #220]	@ (8005ba4 <HAL_RCC_OscConfig+0x774>)
 8005ac8:	4013      	ands	r3, r2
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005ad2:	0112      	lsls	r2, r2, #4
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	4931      	ldr	r1, [pc, #196]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	628b      	str	r3, [r1, #40]	@ 0x28
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aea:	3b01      	subs	r3, #1
 8005aec:	025b      	lsls	r3, r3, #9
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	431a      	orrs	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005af6:	3b01      	subs	r3, #1
 8005af8:	041b      	lsls	r3, r3, #16
 8005afa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005afe:	431a      	orrs	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b04:	3b01      	subs	r3, #1
 8005b06:	061b      	lsls	r3, r3, #24
 8005b08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005b0c:	4923      	ldr	r1, [pc, #140]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005b12:	4b22      	ldr	r3, [pc, #136]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b16:	4a21      	ldr	r2, [pc, #132]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b18:	f023 0301 	bic.w	r3, r3, #1
 8005b1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005b1e:	4b1f      	ldr	r3, [pc, #124]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b22:	4b21      	ldr	r3, [pc, #132]	@ (8005ba8 <HAL_RCC_OscConfig+0x778>)
 8005b24:	4013      	ands	r3, r2
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005b2a:	00d2      	lsls	r2, r2, #3
 8005b2c:	491b      	ldr	r1, [pc, #108]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005b32:	4b1a      	ldr	r3, [pc, #104]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b36:	f023 020c 	bic.w	r2, r3, #12
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b3e:	4917      	ldr	r1, [pc, #92]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b40:	4313      	orrs	r3, r2
 8005b42:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005b44:	4b15      	ldr	r3, [pc, #84]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b48:	f023 0202 	bic.w	r2, r3, #2
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b50:	4912      	ldr	r1, [pc, #72]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005b56:	4b11      	ldr	r3, [pc, #68]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5a:	4a10      	ldr	r2, [pc, #64]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b62:	4b0e      	ldr	r3, [pc, #56]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b66:	4a0d      	ldr	r2, [pc, #52]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b72:	4a0a      	ldr	r2, [pc, #40]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005b7a:	4b08      	ldr	r3, [pc, #32]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7e:	4a07      	ldr	r2, [pc, #28]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b80:	f043 0301 	orr.w	r3, r3, #1
 8005b84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b86:	4b05      	ldr	r3, [pc, #20]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a04      	ldr	r2, [pc, #16]	@ (8005b9c <HAL_RCC_OscConfig+0x76c>)
 8005b8c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b92:	f7fc f9e3 	bl	8001f5c <HAL_GetTick>
 8005b96:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005b98:	e011      	b.n	8005bbe <HAL_RCC_OscConfig+0x78e>
 8005b9a:	bf00      	nop
 8005b9c:	58024400 	.word	0x58024400
 8005ba0:	58024800 	.word	0x58024800
 8005ba4:	fffffc0c 	.word	0xfffffc0c
 8005ba8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bac:	f7fc f9d6 	bl	8001f5c <HAL_GetTick>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d901      	bls.n	8005bbe <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e08a      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005bbe:	4b47      	ldr	r3, [pc, #284]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d0f0      	beq.n	8005bac <HAL_RCC_OscConfig+0x77c>
 8005bca:	e082      	b.n	8005cd2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bcc:	4b43      	ldr	r3, [pc, #268]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a42      	ldr	r2, [pc, #264]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005bd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd8:	f7fc f9c0 	bl	8001f5c <HAL_GetTick>
 8005bdc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005bde:	e008      	b.n	8005bf2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005be0:	f7fc f9bc 	bl	8001f5c <HAL_GetTick>
 8005be4:	4602      	mov	r2, r0
 8005be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	2b02      	cmp	r3, #2
 8005bec:	d901      	bls.n	8005bf2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e070      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005bf2:	4b3a      	ldr	r3, [pc, #232]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1f0      	bne.n	8005be0 <HAL_RCC_OscConfig+0x7b0>
 8005bfe:	e068      	b.n	8005cd2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005c00:	4b36      	ldr	r3, [pc, #216]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c04:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005c06:	4b35      	ldr	r3, [pc, #212]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c0a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d031      	beq.n	8005c78 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	f003 0203 	and.w	r2, r3, #3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d12a      	bne.n	8005c78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	091b      	lsrs	r3, r3, #4
 8005c26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d122      	bne.n	8005c78 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c3c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d11a      	bne.n	8005c78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	0a5b      	lsrs	r3, r3, #9
 8005c46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c4e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d111      	bne.n	8005c78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	0c1b      	lsrs	r3, r3, #16
 8005c58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c60:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d108      	bne.n	8005c78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	0e1b      	lsrs	r3, r3, #24
 8005c6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c72:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d001      	beq.n	8005c7c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e02b      	b.n	8005cd4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005c7c:	4b17      	ldr	r3, [pc, #92]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005c7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c80:	08db      	lsrs	r3, r3, #3
 8005c82:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005c86:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c8c:	693a      	ldr	r2, [r7, #16]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d01f      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005c92:	4b12      	ldr	r3, [pc, #72]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c96:	4a11      	ldr	r2, [pc, #68]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005c98:	f023 0301 	bic.w	r3, r3, #1
 8005c9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005c9e:	f7fc f95d 	bl	8001f5c <HAL_GetTick>
 8005ca2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005ca4:	bf00      	nop
 8005ca6:	f7fc f959 	bl	8001f5c <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d0f9      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005cb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8005ce0 <HAL_RCC_OscConfig+0x8b0>)
 8005cb8:	4013      	ands	r3, r2
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005cbe:	00d2      	lsls	r2, r2, #3
 8005cc0:	4906      	ldr	r1, [pc, #24]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005cc6:	4b05      	ldr	r3, [pc, #20]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cca:	4a04      	ldr	r2, [pc, #16]	@ (8005cdc <HAL_RCC_OscConfig+0x8ac>)
 8005ccc:	f043 0301 	orr.w	r3, r3, #1
 8005cd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3730      	adds	r7, #48	@ 0x30
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}
 8005cdc:	58024400 	.word	0x58024400
 8005ce0:	ffff0007 	.word	0xffff0007

08005ce4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b086      	sub	sp, #24
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d101      	bne.n	8005cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e19c      	b.n	8006032 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cf8:	4b8a      	ldr	r3, [pc, #552]	@ (8005f24 <HAL_RCC_ClockConfig+0x240>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 030f 	and.w	r3, r3, #15
 8005d00:	683a      	ldr	r2, [r7, #0]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d910      	bls.n	8005d28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d06:	4b87      	ldr	r3, [pc, #540]	@ (8005f24 <HAL_RCC_ClockConfig+0x240>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f023 020f 	bic.w	r2, r3, #15
 8005d0e:	4985      	ldr	r1, [pc, #532]	@ (8005f24 <HAL_RCC_ClockConfig+0x240>)
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d16:	4b83      	ldr	r3, [pc, #524]	@ (8005f24 <HAL_RCC_ClockConfig+0x240>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 030f 	and.w	r3, r3, #15
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d001      	beq.n	8005d28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e184      	b.n	8006032 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0304 	and.w	r3, r3, #4
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d010      	beq.n	8005d56 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	691a      	ldr	r2, [r3, #16]
 8005d38:	4b7b      	ldr	r3, [pc, #492]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d908      	bls.n	8005d56 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005d44:	4b78      	ldr	r3, [pc, #480]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	4975      	ldr	r1, [pc, #468]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005d52:	4313      	orrs	r3, r2
 8005d54:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 0308 	and.w	r3, r3, #8
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d010      	beq.n	8005d84 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	695a      	ldr	r2, [r3, #20]
 8005d66:	4b70      	ldr	r3, [pc, #448]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d908      	bls.n	8005d84 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005d72:	4b6d      	ldr	r3, [pc, #436]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005d74:	69db      	ldr	r3, [r3, #28]
 8005d76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	496a      	ldr	r1, [pc, #424]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005d80:	4313      	orrs	r3, r2
 8005d82:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 0310 	and.w	r3, r3, #16
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d010      	beq.n	8005db2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	699a      	ldr	r2, [r3, #24]
 8005d94:	4b64      	ldr	r3, [pc, #400]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005d96:	69db      	ldr	r3, [r3, #28]
 8005d98:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d908      	bls.n	8005db2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005da0:	4b61      	ldr	r3, [pc, #388]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005da2:	69db      	ldr	r3, [r3, #28]
 8005da4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	495e      	ldr	r1, [pc, #376]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0320 	and.w	r3, r3, #32
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d010      	beq.n	8005de0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	69da      	ldr	r2, [r3, #28]
 8005dc2:	4b59      	ldr	r3, [pc, #356]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005dc4:	6a1b      	ldr	r3, [r3, #32]
 8005dc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d908      	bls.n	8005de0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005dce:	4b56      	ldr	r3, [pc, #344]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	4953      	ldr	r1, [pc, #332]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0302 	and.w	r3, r3, #2
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d010      	beq.n	8005e0e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	4b4d      	ldr	r3, [pc, #308]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	f003 030f 	and.w	r3, r3, #15
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d908      	bls.n	8005e0e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dfc:	4b4a      	ldr	r3, [pc, #296]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	f023 020f 	bic.w	r2, r3, #15
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	4947      	ldr	r1, [pc, #284]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d055      	beq.n	8005ec6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005e1a:	4b43      	ldr	r3, [pc, #268]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	4940      	ldr	r1, [pc, #256]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d107      	bne.n	8005e44 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e34:	4b3c      	ldr	r3, [pc, #240]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d121      	bne.n	8005e84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e0f6      	b.n	8006032 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	2b03      	cmp	r3, #3
 8005e4a:	d107      	bne.n	8005e5c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e4c:	4b36      	ldr	r3, [pc, #216]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d115      	bne.n	8005e84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e0ea      	b.n	8006032 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d107      	bne.n	8005e74 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e64:	4b30      	ldr	r3, [pc, #192]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d109      	bne.n	8005e84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e0de      	b.n	8006032 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005e74:	4b2c      	ldr	r3, [pc, #176]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0304 	and.w	r3, r3, #4
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d101      	bne.n	8005e84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e0d6      	b.n	8006032 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e84:	4b28      	ldr	r3, [pc, #160]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	f023 0207 	bic.w	r2, r3, #7
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	4925      	ldr	r1, [pc, #148]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e96:	f7fc f861 	bl	8001f5c <HAL_GetTick>
 8005e9a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e9c:	e00a      	b.n	8005eb4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e9e:	f7fc f85d 	bl	8001f5c <HAL_GetTick>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d901      	bls.n	8005eb4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e0be      	b.n	8006032 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eb4:	4b1c      	ldr	r3, [pc, #112]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	00db      	lsls	r3, r3, #3
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d1eb      	bne.n	8005e9e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0302 	and.w	r3, r3, #2
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d010      	beq.n	8005ef4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	68da      	ldr	r2, [r3, #12]
 8005ed6:	4b14      	ldr	r3, [pc, #80]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005ed8:	699b      	ldr	r3, [r3, #24]
 8005eda:	f003 030f 	and.w	r3, r3, #15
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d208      	bcs.n	8005ef4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ee2:	4b11      	ldr	r3, [pc, #68]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005ee4:	699b      	ldr	r3, [r3, #24]
 8005ee6:	f023 020f 	bic.w	r2, r3, #15
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	490e      	ldr	r1, [pc, #56]	@ (8005f28 <HAL_RCC_ClockConfig+0x244>)
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8005f24 <HAL_RCC_ClockConfig+0x240>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 030f 	and.w	r3, r3, #15
 8005efc:	683a      	ldr	r2, [r7, #0]
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d214      	bcs.n	8005f2c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f02:	4b08      	ldr	r3, [pc, #32]	@ (8005f24 <HAL_RCC_ClockConfig+0x240>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f023 020f 	bic.w	r2, r3, #15
 8005f0a:	4906      	ldr	r1, [pc, #24]	@ (8005f24 <HAL_RCC_ClockConfig+0x240>)
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f12:	4b04      	ldr	r3, [pc, #16]	@ (8005f24 <HAL_RCC_ClockConfig+0x240>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 030f 	and.w	r3, r3, #15
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d005      	beq.n	8005f2c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e086      	b.n	8006032 <HAL_RCC_ClockConfig+0x34e>
 8005f24:	52002000 	.word	0x52002000
 8005f28:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0304 	and.w	r3, r3, #4
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d010      	beq.n	8005f5a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	691a      	ldr	r2, [r3, #16]
 8005f3c:	4b3f      	ldr	r3, [pc, #252]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005f3e:	699b      	ldr	r3, [r3, #24]
 8005f40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d208      	bcs.n	8005f5a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005f48:	4b3c      	ldr	r3, [pc, #240]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	4939      	ldr	r1, [pc, #228]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0308 	and.w	r3, r3, #8
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d010      	beq.n	8005f88 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	695a      	ldr	r2, [r3, #20]
 8005f6a:	4b34      	ldr	r3, [pc, #208]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005f6c:	69db      	ldr	r3, [r3, #28]
 8005f6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d208      	bcs.n	8005f88 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005f76:	4b31      	ldr	r3, [pc, #196]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005f78:	69db      	ldr	r3, [r3, #28]
 8005f7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	492e      	ldr	r1, [pc, #184]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 0310 	and.w	r3, r3, #16
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d010      	beq.n	8005fb6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	699a      	ldr	r2, [r3, #24]
 8005f98:	4b28      	ldr	r3, [pc, #160]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005f9a:	69db      	ldr	r3, [r3, #28]
 8005f9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d208      	bcs.n	8005fb6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005fa4:	4b25      	ldr	r3, [pc, #148]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005fa6:	69db      	ldr	r3, [r3, #28]
 8005fa8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	699b      	ldr	r3, [r3, #24]
 8005fb0:	4922      	ldr	r1, [pc, #136]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0320 	and.w	r3, r3, #32
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d010      	beq.n	8005fe4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	69da      	ldr	r2, [r3, #28]
 8005fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d208      	bcs.n	8005fe4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005fd4:	6a1b      	ldr	r3, [r3, #32]
 8005fd6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	69db      	ldr	r3, [r3, #28]
 8005fde:	4917      	ldr	r1, [pc, #92]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005fe4:	f000 f834 	bl	8006050 <HAL_RCC_GetSysClockFreq>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	4b14      	ldr	r3, [pc, #80]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	0a1b      	lsrs	r3, r3, #8
 8005ff0:	f003 030f 	and.w	r3, r3, #15
 8005ff4:	4912      	ldr	r1, [pc, #72]	@ (8006040 <HAL_RCC_ClockConfig+0x35c>)
 8005ff6:	5ccb      	ldrb	r3, [r1, r3]
 8005ff8:	f003 031f 	and.w	r3, r3, #31
 8005ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8006000:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006002:	4b0e      	ldr	r3, [pc, #56]	@ (800603c <HAL_RCC_ClockConfig+0x358>)
 8006004:	699b      	ldr	r3, [r3, #24]
 8006006:	f003 030f 	and.w	r3, r3, #15
 800600a:	4a0d      	ldr	r2, [pc, #52]	@ (8006040 <HAL_RCC_ClockConfig+0x35c>)
 800600c:	5cd3      	ldrb	r3, [r2, r3]
 800600e:	f003 031f 	and.w	r3, r3, #31
 8006012:	693a      	ldr	r2, [r7, #16]
 8006014:	fa22 f303 	lsr.w	r3, r2, r3
 8006018:	4a0a      	ldr	r2, [pc, #40]	@ (8006044 <HAL_RCC_ClockConfig+0x360>)
 800601a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800601c:	4a0a      	ldr	r2, [pc, #40]	@ (8006048 <HAL_RCC_ClockConfig+0x364>)
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006022:	4b0a      	ldr	r3, [pc, #40]	@ (800604c <HAL_RCC_ClockConfig+0x368>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4618      	mov	r0, r3
 8006028:	f7fb ff4e 	bl	8001ec8 <HAL_InitTick>
 800602c:	4603      	mov	r3, r0
 800602e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006030:	7bfb      	ldrb	r3, [r7, #15]
}
 8006032:	4618      	mov	r0, r3
 8006034:	3718      	adds	r7, #24
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	58024400 	.word	0x58024400
 8006040:	0800a110 	.word	0x0800a110
 8006044:	24000004 	.word	0x24000004
 8006048:	24000000 	.word	0x24000000
 800604c:	24000008 	.word	0x24000008

08006050 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006050:	b480      	push	{r7}
 8006052:	b089      	sub	sp, #36	@ 0x24
 8006054:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006056:	4bb3      	ldr	r3, [pc, #716]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800605e:	2b18      	cmp	r3, #24
 8006060:	f200 8155 	bhi.w	800630e <HAL_RCC_GetSysClockFreq+0x2be>
 8006064:	a201      	add	r2, pc, #4	@ (adr r2, 800606c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606a:	bf00      	nop
 800606c:	080060d1 	.word	0x080060d1
 8006070:	0800630f 	.word	0x0800630f
 8006074:	0800630f 	.word	0x0800630f
 8006078:	0800630f 	.word	0x0800630f
 800607c:	0800630f 	.word	0x0800630f
 8006080:	0800630f 	.word	0x0800630f
 8006084:	0800630f 	.word	0x0800630f
 8006088:	0800630f 	.word	0x0800630f
 800608c:	080060f7 	.word	0x080060f7
 8006090:	0800630f 	.word	0x0800630f
 8006094:	0800630f 	.word	0x0800630f
 8006098:	0800630f 	.word	0x0800630f
 800609c:	0800630f 	.word	0x0800630f
 80060a0:	0800630f 	.word	0x0800630f
 80060a4:	0800630f 	.word	0x0800630f
 80060a8:	0800630f 	.word	0x0800630f
 80060ac:	080060fd 	.word	0x080060fd
 80060b0:	0800630f 	.word	0x0800630f
 80060b4:	0800630f 	.word	0x0800630f
 80060b8:	0800630f 	.word	0x0800630f
 80060bc:	0800630f 	.word	0x0800630f
 80060c0:	0800630f 	.word	0x0800630f
 80060c4:	0800630f 	.word	0x0800630f
 80060c8:	0800630f 	.word	0x0800630f
 80060cc:	08006103 	.word	0x08006103
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80060d0:	4b94      	ldr	r3, [pc, #592]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0320 	and.w	r3, r3, #32
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d009      	beq.n	80060f0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80060dc:	4b91      	ldr	r3, [pc, #580]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	08db      	lsrs	r3, r3, #3
 80060e2:	f003 0303 	and.w	r3, r3, #3
 80060e6:	4a90      	ldr	r2, [pc, #576]	@ (8006328 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80060e8:	fa22 f303 	lsr.w	r3, r2, r3
 80060ec:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80060ee:	e111      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80060f0:	4b8d      	ldr	r3, [pc, #564]	@ (8006328 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80060f2:	61bb      	str	r3, [r7, #24]
      break;
 80060f4:	e10e      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80060f6:	4b8d      	ldr	r3, [pc, #564]	@ (800632c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80060f8:	61bb      	str	r3, [r7, #24]
      break;
 80060fa:	e10b      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80060fc:	4b8c      	ldr	r3, [pc, #560]	@ (8006330 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80060fe:	61bb      	str	r3, [r7, #24]
      break;
 8006100:	e108      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006102:	4b88      	ldr	r3, [pc, #544]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006106:	f003 0303 	and.w	r3, r3, #3
 800610a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800610c:	4b85      	ldr	r3, [pc, #532]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800610e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006110:	091b      	lsrs	r3, r3, #4
 8006112:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006116:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006118:	4b82      	ldr	r3, [pc, #520]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800611a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006122:	4b80      	ldr	r3, [pc, #512]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006126:	08db      	lsrs	r3, r3, #3
 8006128:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800612c:	68fa      	ldr	r2, [r7, #12]
 800612e:	fb02 f303 	mul.w	r3, r2, r3
 8006132:	ee07 3a90 	vmov	s15, r3
 8006136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800613a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	2b00      	cmp	r3, #0
 8006142:	f000 80e1 	beq.w	8006308 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	2b02      	cmp	r3, #2
 800614a:	f000 8083 	beq.w	8006254 <HAL_RCC_GetSysClockFreq+0x204>
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	2b02      	cmp	r3, #2
 8006152:	f200 80a1 	bhi.w	8006298 <HAL_RCC_GetSysClockFreq+0x248>
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d003      	beq.n	8006164 <HAL_RCC_GetSysClockFreq+0x114>
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	2b01      	cmp	r3, #1
 8006160:	d056      	beq.n	8006210 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006162:	e099      	b.n	8006298 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006164:	4b6f      	ldr	r3, [pc, #444]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0320 	and.w	r3, r3, #32
 800616c:	2b00      	cmp	r3, #0
 800616e:	d02d      	beq.n	80061cc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006170:	4b6c      	ldr	r3, [pc, #432]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	08db      	lsrs	r3, r3, #3
 8006176:	f003 0303 	and.w	r3, r3, #3
 800617a:	4a6b      	ldr	r2, [pc, #428]	@ (8006328 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800617c:	fa22 f303 	lsr.w	r3, r2, r3
 8006180:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	ee07 3a90 	vmov	s15, r3
 8006188:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	ee07 3a90 	vmov	s15, r3
 8006192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006196:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800619a:	4b62      	ldr	r3, [pc, #392]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800619c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800619e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061a2:	ee07 3a90 	vmov	s15, r3
 80061a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80061ae:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006334 <HAL_RCC_GetSysClockFreq+0x2e4>
 80061b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061c6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80061ca:	e087      	b.n	80062dc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	ee07 3a90 	vmov	s15, r3
 80061d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061d6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006338 <HAL_RCC_GetSysClockFreq+0x2e8>
 80061da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061de:	4b51      	ldr	r3, [pc, #324]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e6:	ee07 3a90 	vmov	s15, r3
 80061ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80061f2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006334 <HAL_RCC_GetSysClockFreq+0x2e4>
 80061f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006202:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800620a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800620e:	e065      	b.n	80062dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	ee07 3a90 	vmov	s15, r3
 8006216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800621a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800633c <HAL_RCC_GetSysClockFreq+0x2ec>
 800621e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006222:	4b40      	ldr	r3, [pc, #256]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800622a:	ee07 3a90 	vmov	s15, r3
 800622e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006232:	ed97 6a02 	vldr	s12, [r7, #8]
 8006236:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006334 <HAL_RCC_GetSysClockFreq+0x2e4>
 800623a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800623e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006242:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006246:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800624a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800624e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006252:	e043      	b.n	80062dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	ee07 3a90 	vmov	s15, r3
 800625a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800625e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006340 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006262:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006266:	4b2f      	ldr	r3, [pc, #188]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800626a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800626e:	ee07 3a90 	vmov	s15, r3
 8006272:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006276:	ed97 6a02 	vldr	s12, [r7, #8]
 800627a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006334 <HAL_RCC_GetSysClockFreq+0x2e4>
 800627e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006282:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006286:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800628a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800628e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006292:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006296:	e021      	b.n	80062dc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	ee07 3a90 	vmov	s15, r3
 800629e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062a2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800633c <HAL_RCC_GetSysClockFreq+0x2ec>
 80062a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062aa:	4b1e      	ldr	r3, [pc, #120]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062b2:	ee07 3a90 	vmov	s15, r3
 80062b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80062be:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006334 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80062da:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80062dc:	4b11      	ldr	r3, [pc, #68]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062e0:	0a5b      	lsrs	r3, r3, #9
 80062e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062e6:	3301      	adds	r3, #1
 80062e8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	ee07 3a90 	vmov	s15, r3
 80062f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80062f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80062f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006300:	ee17 3a90 	vmov	r3, s15
 8006304:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006306:	e005      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006308:	2300      	movs	r3, #0
 800630a:	61bb      	str	r3, [r7, #24]
      break;
 800630c:	e002      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800630e:	4b07      	ldr	r3, [pc, #28]	@ (800632c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006310:	61bb      	str	r3, [r7, #24]
      break;
 8006312:	bf00      	nop
  }

  return sysclockfreq;
 8006314:	69bb      	ldr	r3, [r7, #24]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3724      	adds	r7, #36	@ 0x24
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	58024400 	.word	0x58024400
 8006328:	03d09000 	.word	0x03d09000
 800632c:	003d0900 	.word	0x003d0900
 8006330:	017d7840 	.word	0x017d7840
 8006334:	46000000 	.word	0x46000000
 8006338:	4c742400 	.word	0x4c742400
 800633c:	4a742400 	.word	0x4a742400
 8006340:	4bbebc20 	.word	0x4bbebc20

08006344 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b082      	sub	sp, #8
 8006348:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800634a:	f7ff fe81 	bl	8006050 <HAL_RCC_GetSysClockFreq>
 800634e:	4602      	mov	r2, r0
 8006350:	4b10      	ldr	r3, [pc, #64]	@ (8006394 <HAL_RCC_GetHCLKFreq+0x50>)
 8006352:	699b      	ldr	r3, [r3, #24]
 8006354:	0a1b      	lsrs	r3, r3, #8
 8006356:	f003 030f 	and.w	r3, r3, #15
 800635a:	490f      	ldr	r1, [pc, #60]	@ (8006398 <HAL_RCC_GetHCLKFreq+0x54>)
 800635c:	5ccb      	ldrb	r3, [r1, r3]
 800635e:	f003 031f 	and.w	r3, r3, #31
 8006362:	fa22 f303 	lsr.w	r3, r2, r3
 8006366:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006368:	4b0a      	ldr	r3, [pc, #40]	@ (8006394 <HAL_RCC_GetHCLKFreq+0x50>)
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	f003 030f 	and.w	r3, r3, #15
 8006370:	4a09      	ldr	r2, [pc, #36]	@ (8006398 <HAL_RCC_GetHCLKFreq+0x54>)
 8006372:	5cd3      	ldrb	r3, [r2, r3]
 8006374:	f003 031f 	and.w	r3, r3, #31
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	fa22 f303 	lsr.w	r3, r2, r3
 800637e:	4a07      	ldr	r2, [pc, #28]	@ (800639c <HAL_RCC_GetHCLKFreq+0x58>)
 8006380:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006382:	4a07      	ldr	r2, [pc, #28]	@ (80063a0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006388:	4b04      	ldr	r3, [pc, #16]	@ (800639c <HAL_RCC_GetHCLKFreq+0x58>)
 800638a:	681b      	ldr	r3, [r3, #0]
}
 800638c:	4618      	mov	r0, r3
 800638e:	3708      	adds	r7, #8
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}
 8006394:	58024400 	.word	0x58024400
 8006398:	0800a110 	.word	0x0800a110
 800639c:	24000004 	.word	0x24000004
 80063a0:	24000000 	.word	0x24000000

080063a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80063a8:	f7ff ffcc 	bl	8006344 <HAL_RCC_GetHCLKFreq>
 80063ac:	4602      	mov	r2, r0
 80063ae:	4b06      	ldr	r3, [pc, #24]	@ (80063c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80063b0:	69db      	ldr	r3, [r3, #28]
 80063b2:	091b      	lsrs	r3, r3, #4
 80063b4:	f003 0307 	and.w	r3, r3, #7
 80063b8:	4904      	ldr	r1, [pc, #16]	@ (80063cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80063ba:	5ccb      	ldrb	r3, [r1, r3]
 80063bc:	f003 031f 	and.w	r3, r3, #31
 80063c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	58024400 	.word	0x58024400
 80063cc:	0800a110 	.word	0x0800a110

080063d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80063d4:	f7ff ffb6 	bl	8006344 <HAL_RCC_GetHCLKFreq>
 80063d8:	4602      	mov	r2, r0
 80063da:	4b06      	ldr	r3, [pc, #24]	@ (80063f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	0a1b      	lsrs	r3, r3, #8
 80063e0:	f003 0307 	and.w	r3, r3, #7
 80063e4:	4904      	ldr	r1, [pc, #16]	@ (80063f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80063e6:	5ccb      	ldrb	r3, [r1, r3]
 80063e8:	f003 031f 	and.w	r3, r3, #31
 80063ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	58024400 	.word	0x58024400
 80063f8:	0800a110 	.word	0x0800a110

080063fc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006400:	b0ca      	sub	sp, #296	@ 0x128
 8006402:	af00      	add	r7, sp, #0
 8006404:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006408:	2300      	movs	r3, #0
 800640a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800640e:	2300      	movs	r3, #0
 8006410:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006420:	2500      	movs	r5, #0
 8006422:	ea54 0305 	orrs.w	r3, r4, r5
 8006426:	d049      	beq.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800642c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800642e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006432:	d02f      	beq.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006434:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006438:	d828      	bhi.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800643a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800643e:	d01a      	beq.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006440:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006444:	d822      	bhi.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006446:	2b00      	cmp	r3, #0
 8006448:	d003      	beq.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800644a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800644e:	d007      	beq.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006450:	e01c      	b.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006452:	4bb8      	ldr	r3, [pc, #736]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006456:	4ab7      	ldr	r2, [pc, #732]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800645c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800645e:	e01a      	b.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006464:	3308      	adds	r3, #8
 8006466:	2102      	movs	r1, #2
 8006468:	4618      	mov	r0, r3
 800646a:	f001 fc8f 	bl	8007d8c <RCCEx_PLL2_Config>
 800646e:	4603      	mov	r3, r0
 8006470:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006474:	e00f      	b.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800647a:	3328      	adds	r3, #40	@ 0x28
 800647c:	2102      	movs	r1, #2
 800647e:	4618      	mov	r0, r3
 8006480:	f001 fd36 	bl	8007ef0 <RCCEx_PLL3_Config>
 8006484:	4603      	mov	r3, r0
 8006486:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800648a:	e004      	b.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006492:	e000      	b.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006494:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006496:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800649a:	2b00      	cmp	r3, #0
 800649c:	d10a      	bne.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800649e:	4ba5      	ldr	r3, [pc, #660]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80064a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064a2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80064a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80064ac:	4aa1      	ldr	r2, [pc, #644]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80064ae:	430b      	orrs	r3, r1
 80064b0:	6513      	str	r3, [r2, #80]	@ 0x50
 80064b2:	e003      	b.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80064bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80064c8:	f04f 0900 	mov.w	r9, #0
 80064cc:	ea58 0309 	orrs.w	r3, r8, r9
 80064d0:	d047      	beq.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80064d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d8:	2b04      	cmp	r3, #4
 80064da:	d82a      	bhi.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80064dc:	a201      	add	r2, pc, #4	@ (adr r2, 80064e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80064de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064e2:	bf00      	nop
 80064e4:	080064f9 	.word	0x080064f9
 80064e8:	08006507 	.word	0x08006507
 80064ec:	0800651d 	.word	0x0800651d
 80064f0:	0800653b 	.word	0x0800653b
 80064f4:	0800653b 	.word	0x0800653b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064f8:	4b8e      	ldr	r3, [pc, #568]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80064fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064fc:	4a8d      	ldr	r2, [pc, #564]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80064fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006502:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006504:	e01a      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800650a:	3308      	adds	r3, #8
 800650c:	2100      	movs	r1, #0
 800650e:	4618      	mov	r0, r3
 8006510:	f001 fc3c 	bl	8007d8c <RCCEx_PLL2_Config>
 8006514:	4603      	mov	r3, r0
 8006516:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800651a:	e00f      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800651c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006520:	3328      	adds	r3, #40	@ 0x28
 8006522:	2100      	movs	r1, #0
 8006524:	4618      	mov	r0, r3
 8006526:	f001 fce3 	bl	8007ef0 <RCCEx_PLL3_Config>
 800652a:	4603      	mov	r3, r0
 800652c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006530:	e004      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006538:	e000      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800653a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800653c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006540:	2b00      	cmp	r3, #0
 8006542:	d10a      	bne.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006544:	4b7b      	ldr	r3, [pc, #492]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006548:	f023 0107 	bic.w	r1, r3, #7
 800654c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006552:	4a78      	ldr	r2, [pc, #480]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006554:	430b      	orrs	r3, r1
 8006556:	6513      	str	r3, [r2, #80]	@ 0x50
 8006558:	e003      	b.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800655a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800655e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800656e:	f04f 0b00 	mov.w	fp, #0
 8006572:	ea5a 030b 	orrs.w	r3, sl, fp
 8006576:	d04c      	beq.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800657c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800657e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006582:	d030      	beq.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006588:	d829      	bhi.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800658a:	2bc0      	cmp	r3, #192	@ 0xc0
 800658c:	d02d      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800658e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006590:	d825      	bhi.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006592:	2b80      	cmp	r3, #128	@ 0x80
 8006594:	d018      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006596:	2b80      	cmp	r3, #128	@ 0x80
 8006598:	d821      	bhi.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800659a:	2b00      	cmp	r3, #0
 800659c:	d002      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800659e:	2b40      	cmp	r3, #64	@ 0x40
 80065a0:	d007      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80065a2:	e01c      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065a4:	4b63      	ldr	r3, [pc, #396]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80065a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a8:	4a62      	ldr	r2, [pc, #392]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80065aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80065b0:	e01c      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80065b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065b6:	3308      	adds	r3, #8
 80065b8:	2100      	movs	r1, #0
 80065ba:	4618      	mov	r0, r3
 80065bc:	f001 fbe6 	bl	8007d8c <RCCEx_PLL2_Config>
 80065c0:	4603      	mov	r3, r0
 80065c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80065c6:	e011      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80065c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065cc:	3328      	adds	r3, #40	@ 0x28
 80065ce:	2100      	movs	r1, #0
 80065d0:	4618      	mov	r0, r3
 80065d2:	f001 fc8d 	bl	8007ef0 <RCCEx_PLL3_Config>
 80065d6:	4603      	mov	r3, r0
 80065d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80065dc:	e006      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80065e4:	e002      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80065e6:	bf00      	nop
 80065e8:	e000      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80065ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10a      	bne.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80065f4:	4b4f      	ldr	r3, [pc, #316]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80065f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065f8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80065fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006602:	4a4c      	ldr	r2, [pc, #304]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006604:	430b      	orrs	r3, r1
 8006606:	6513      	str	r3, [r2, #80]	@ 0x50
 8006608:	e003      	b.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800660a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800660e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800661a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800661e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006622:	2300      	movs	r3, #0
 8006624:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006628:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800662c:	460b      	mov	r3, r1
 800662e:	4313      	orrs	r3, r2
 8006630:	d053      	beq.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006636:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800663a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800663e:	d035      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006640:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006644:	d82e      	bhi.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006646:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800664a:	d031      	beq.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800664c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006650:	d828      	bhi.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006652:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006656:	d01a      	beq.n	800668e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006658:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800665c:	d822      	bhi.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800665e:	2b00      	cmp	r3, #0
 8006660:	d003      	beq.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006662:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006666:	d007      	beq.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006668:	e01c      	b.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800666a:	4b32      	ldr	r3, [pc, #200]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800666c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666e:	4a31      	ldr	r2, [pc, #196]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006670:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006674:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006676:	e01c      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800667c:	3308      	adds	r3, #8
 800667e:	2100      	movs	r1, #0
 8006680:	4618      	mov	r0, r3
 8006682:	f001 fb83 	bl	8007d8c <RCCEx_PLL2_Config>
 8006686:	4603      	mov	r3, r0
 8006688:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800668c:	e011      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800668e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006692:	3328      	adds	r3, #40	@ 0x28
 8006694:	2100      	movs	r1, #0
 8006696:	4618      	mov	r0, r3
 8006698:	f001 fc2a 	bl	8007ef0 <RCCEx_PLL3_Config>
 800669c:	4603      	mov	r3, r0
 800669e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80066a2:	e006      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066aa:	e002      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80066ac:	bf00      	nop
 80066ae:	e000      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80066b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d10b      	bne.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80066ba:	4b1e      	ldr	r3, [pc, #120]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066be:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80066c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066c6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80066ca:	4a1a      	ldr	r2, [pc, #104]	@ (8006734 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066cc:	430b      	orrs	r3, r1
 80066ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80066d0:	e003      	b.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80066da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80066e6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80066ea:	2300      	movs	r3, #0
 80066ec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80066f0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80066f4:	460b      	mov	r3, r1
 80066f6:	4313      	orrs	r3, r2
 80066f8:	d056      	beq.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80066fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006702:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006706:	d038      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006708:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800670c:	d831      	bhi.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800670e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006712:	d034      	beq.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006714:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006718:	d82b      	bhi.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800671a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800671e:	d01d      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006720:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006724:	d825      	bhi.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006726:	2b00      	cmp	r3, #0
 8006728:	d006      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800672a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800672e:	d00a      	beq.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006730:	e01f      	b.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006732:	bf00      	nop
 8006734:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006738:	4ba2      	ldr	r3, [pc, #648]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800673a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800673c:	4aa1      	ldr	r2, [pc, #644]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800673e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006742:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006744:	e01c      	b.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800674a:	3308      	adds	r3, #8
 800674c:	2100      	movs	r1, #0
 800674e:	4618      	mov	r0, r3
 8006750:	f001 fb1c 	bl	8007d8c <RCCEx_PLL2_Config>
 8006754:	4603      	mov	r3, r0
 8006756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800675a:	e011      	b.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800675c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006760:	3328      	adds	r3, #40	@ 0x28
 8006762:	2100      	movs	r1, #0
 8006764:	4618      	mov	r0, r3
 8006766:	f001 fbc3 	bl	8007ef0 <RCCEx_PLL3_Config>
 800676a:	4603      	mov	r3, r0
 800676c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006770:	e006      	b.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006778:	e002      	b.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800677a:	bf00      	nop
 800677c:	e000      	b.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800677e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006780:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006784:	2b00      	cmp	r3, #0
 8006786:	d10b      	bne.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006788:	4b8e      	ldr	r3, [pc, #568]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800678a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800678c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006794:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006798:	4a8a      	ldr	r2, [pc, #552]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800679a:	430b      	orrs	r3, r1
 800679c:	6593      	str	r3, [r2, #88]	@ 0x58
 800679e:	e003      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80067a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80067b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80067b8:	2300      	movs	r3, #0
 80067ba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80067be:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80067c2:	460b      	mov	r3, r1
 80067c4:	4313      	orrs	r3, r2
 80067c6:	d03a      	beq.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80067c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067ce:	2b30      	cmp	r3, #48	@ 0x30
 80067d0:	d01f      	beq.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80067d2:	2b30      	cmp	r3, #48	@ 0x30
 80067d4:	d819      	bhi.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80067d6:	2b20      	cmp	r3, #32
 80067d8:	d00c      	beq.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80067da:	2b20      	cmp	r3, #32
 80067dc:	d815      	bhi.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d019      	beq.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80067e2:	2b10      	cmp	r3, #16
 80067e4:	d111      	bne.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067e6:	4b77      	ldr	r3, [pc, #476]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80067e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ea:	4a76      	ldr	r2, [pc, #472]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80067ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80067f2:	e011      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80067f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f8:	3308      	adds	r3, #8
 80067fa:	2102      	movs	r1, #2
 80067fc:	4618      	mov	r0, r3
 80067fe:	f001 fac5 	bl	8007d8c <RCCEx_PLL2_Config>
 8006802:	4603      	mov	r3, r0
 8006804:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006808:	e006      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006810:	e002      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006812:	bf00      	nop
 8006814:	e000      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006816:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006818:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800681c:	2b00      	cmp	r3, #0
 800681e:	d10a      	bne.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006820:	4b68      	ldr	r3, [pc, #416]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006824:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800682c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800682e:	4a65      	ldr	r2, [pc, #404]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006830:	430b      	orrs	r3, r1
 8006832:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006834:	e003      	b.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006836:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800683a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800683e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006846:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800684a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800684e:	2300      	movs	r3, #0
 8006850:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006854:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006858:	460b      	mov	r3, r1
 800685a:	4313      	orrs	r3, r2
 800685c:	d051      	beq.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800685e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006862:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006864:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006868:	d035      	beq.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800686a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800686e:	d82e      	bhi.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006870:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006874:	d031      	beq.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006876:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800687a:	d828      	bhi.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800687c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006880:	d01a      	beq.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006882:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006886:	d822      	bhi.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006888:	2b00      	cmp	r3, #0
 800688a:	d003      	beq.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800688c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006890:	d007      	beq.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006892:	e01c      	b.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006894:	4b4b      	ldr	r3, [pc, #300]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006898:	4a4a      	ldr	r2, [pc, #296]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800689a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800689e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80068a0:	e01c      	b.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80068a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a6:	3308      	adds	r3, #8
 80068a8:	2100      	movs	r1, #0
 80068aa:	4618      	mov	r0, r3
 80068ac:	f001 fa6e 	bl	8007d8c <RCCEx_PLL2_Config>
 80068b0:	4603      	mov	r3, r0
 80068b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80068b6:	e011      	b.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80068b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068bc:	3328      	adds	r3, #40	@ 0x28
 80068be:	2100      	movs	r1, #0
 80068c0:	4618      	mov	r0, r3
 80068c2:	f001 fb15 	bl	8007ef0 <RCCEx_PLL3_Config>
 80068c6:	4603      	mov	r3, r0
 80068c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80068cc:	e006      	b.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80068d4:	e002      	b.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80068d6:	bf00      	nop
 80068d8:	e000      	b.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80068da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d10a      	bne.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80068e4:	4b37      	ldr	r3, [pc, #220]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80068e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068e8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80068ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068f2:	4a34      	ldr	r2, [pc, #208]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80068f4:	430b      	orrs	r3, r1
 80068f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80068f8:	e003      	b.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800690e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006912:	2300      	movs	r3, #0
 8006914:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006918:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800691c:	460b      	mov	r3, r1
 800691e:	4313      	orrs	r3, r2
 8006920:	d056      	beq.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006926:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006928:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800692c:	d033      	beq.n	8006996 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800692e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006932:	d82c      	bhi.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006934:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006938:	d02f      	beq.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800693a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800693e:	d826      	bhi.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006940:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006944:	d02b      	beq.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006946:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800694a:	d820      	bhi.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800694c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006950:	d012      	beq.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006952:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006956:	d81a      	bhi.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006958:	2b00      	cmp	r3, #0
 800695a:	d022      	beq.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800695c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006960:	d115      	bne.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006966:	3308      	adds	r3, #8
 8006968:	2101      	movs	r1, #1
 800696a:	4618      	mov	r0, r3
 800696c:	f001 fa0e 	bl	8007d8c <RCCEx_PLL2_Config>
 8006970:	4603      	mov	r3, r0
 8006972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006976:	e015      	b.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697c:	3328      	adds	r3, #40	@ 0x28
 800697e:	2101      	movs	r1, #1
 8006980:	4618      	mov	r0, r3
 8006982:	f001 fab5 	bl	8007ef0 <RCCEx_PLL3_Config>
 8006986:	4603      	mov	r3, r0
 8006988:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800698c:	e00a      	b.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006994:	e006      	b.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006996:	bf00      	nop
 8006998:	e004      	b.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800699a:	bf00      	nop
 800699c:	e002      	b.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800699e:	bf00      	nop
 80069a0:	e000      	b.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80069a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d10d      	bne.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80069ac:	4b05      	ldr	r3, [pc, #20]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069b0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80069b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069ba:	4a02      	ldr	r2, [pc, #8]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069bc:	430b      	orrs	r3, r1
 80069be:	6513      	str	r3, [r2, #80]	@ 0x50
 80069c0:	e006      	b.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80069c2:	bf00      	nop
 80069c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80069d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80069dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80069e0:	2300      	movs	r3, #0
 80069e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80069e6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80069ea:	460b      	mov	r3, r1
 80069ec:	4313      	orrs	r3, r2
 80069ee:	d055      	beq.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80069f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80069f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069fc:	d033      	beq.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80069fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006a02:	d82c      	bhi.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a08:	d02f      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a0e:	d826      	bhi.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006a10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006a14:	d02b      	beq.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006a16:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006a1a:	d820      	bhi.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006a1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a20:	d012      	beq.n	8006a48 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006a22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a26:	d81a      	bhi.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d022      	beq.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006a2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a30:	d115      	bne.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a36:	3308      	adds	r3, #8
 8006a38:	2101      	movs	r1, #1
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f001 f9a6 	bl	8007d8c <RCCEx_PLL2_Config>
 8006a40:	4603      	mov	r3, r0
 8006a42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006a46:	e015      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a4c:	3328      	adds	r3, #40	@ 0x28
 8006a4e:	2101      	movs	r1, #1
 8006a50:	4618      	mov	r0, r3
 8006a52:	f001 fa4d 	bl	8007ef0 <RCCEx_PLL3_Config>
 8006a56:	4603      	mov	r3, r0
 8006a58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006a5c:	e00a      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a64:	e006      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006a66:	bf00      	nop
 8006a68:	e004      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006a6a:	bf00      	nop
 8006a6c:	e002      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006a6e:	bf00      	nop
 8006a70:	e000      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006a72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d10b      	bne.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006a7c:	4ba3      	ldr	r3, [pc, #652]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a80:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a88:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006a8c:	4a9f      	ldr	r2, [pc, #636]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a8e:	430b      	orrs	r3, r1
 8006a90:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a92:	e003      	b.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006aa8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006aac:	2300      	movs	r3, #0
 8006aae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006ab2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ab6:	460b      	mov	r3, r1
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	d037      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ac2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ac6:	d00e      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006ac8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006acc:	d816      	bhi.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d018      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006ad2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ad6:	d111      	bne.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ad8:	4b8c      	ldr	r3, [pc, #560]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006adc:	4a8b      	ldr	r2, [pc, #556]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ade:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ae2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006ae4:	e00f      	b.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aea:	3308      	adds	r3, #8
 8006aec:	2101      	movs	r1, #1
 8006aee:	4618      	mov	r0, r3
 8006af0:	f001 f94c 	bl	8007d8c <RCCEx_PLL2_Config>
 8006af4:	4603      	mov	r3, r0
 8006af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006afa:	e004      	b.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b02:	e000      	b.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006b04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d10a      	bne.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006b0e:	4b7f      	ldr	r3, [pc, #508]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b12:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b1c:	4a7b      	ldr	r2, [pc, #492]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b1e:	430b      	orrs	r3, r1
 8006b20:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b22:	e003      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b34:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006b38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006b42:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006b46:	460b      	mov	r3, r1
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	d039      	beq.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b52:	2b03      	cmp	r3, #3
 8006b54:	d81c      	bhi.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006b56:	a201      	add	r2, pc, #4	@ (adr r2, 8006b5c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b5c:	08006b99 	.word	0x08006b99
 8006b60:	08006b6d 	.word	0x08006b6d
 8006b64:	08006b7b 	.word	0x08006b7b
 8006b68:	08006b99 	.word	0x08006b99
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b6c:	4b67      	ldr	r3, [pc, #412]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b70:	4a66      	ldr	r2, [pc, #408]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006b78:	e00f      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b7e:	3308      	adds	r3, #8
 8006b80:	2102      	movs	r1, #2
 8006b82:	4618      	mov	r0, r3
 8006b84:	f001 f902 	bl	8007d8c <RCCEx_PLL2_Config>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006b8e:	e004      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b96:	e000      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006b98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d10a      	bne.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006ba2:	4b5a      	ldr	r3, [pc, #360]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ba6:	f023 0103 	bic.w	r1, r3, #3
 8006baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bb0:	4a56      	ldr	r2, [pc, #344]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bb2:	430b      	orrs	r3, r1
 8006bb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006bb6:	e003      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006bcc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006bd6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006bda:	460b      	mov	r3, r1
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	f000 809f 	beq.w	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006be2:	4b4b      	ldr	r3, [pc, #300]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a4a      	ldr	r2, [pc, #296]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006be8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006bee:	f7fb f9b5 	bl	8001f5c <HAL_GetTick>
 8006bf2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006bf6:	e00b      	b.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bf8:	f7fb f9b0 	bl	8001f5c <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006c02:	1ad3      	subs	r3, r2, r3
 8006c04:	2b64      	cmp	r3, #100	@ 0x64
 8006c06:	d903      	bls.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006c08:	2303      	movs	r3, #3
 8006c0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c0e:	e005      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006c10:	4b3f      	ldr	r3, [pc, #252]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d0ed      	beq.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006c1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d179      	bne.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006c24:	4b39      	ldr	r3, [pc, #228]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c26:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c2c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006c30:	4053      	eors	r3, r2
 8006c32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d015      	beq.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c3a:	4b34      	ldr	r3, [pc, #208]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c42:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c46:	4b31      	ldr	r3, [pc, #196]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c4a:	4a30      	ldr	r2, [pc, #192]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c50:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c52:	4b2e      	ldr	r3, [pc, #184]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c56:	4a2d      	ldr	r2, [pc, #180]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c5c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006c5e:	4a2b      	ldr	r2, [pc, #172]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c60:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006c64:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c6a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006c6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c72:	d118      	bne.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c74:	f7fb f972 	bl	8001f5c <HAL_GetTick>
 8006c78:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c7c:	e00d      	b.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c7e:	f7fb f96d 	bl	8001f5c <HAL_GetTick>
 8006c82:	4602      	mov	r2, r0
 8006c84:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006c88:	1ad2      	subs	r2, r2, r3
 8006c8a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d903      	bls.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006c98:	e005      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c9e:	f003 0302 	and.w	r3, r3, #2
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d0eb      	beq.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006ca6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d129      	bne.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cb2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006cb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006cbe:	d10e      	bne.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006cc0:	4b12      	ldr	r3, [pc, #72]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ccc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006cd0:	091a      	lsrs	r2, r3, #4
 8006cd2:	4b10      	ldr	r3, [pc, #64]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	4a0d      	ldr	r2, [pc, #52]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006cd8:	430b      	orrs	r3, r1
 8006cda:	6113      	str	r3, [r2, #16]
 8006cdc:	e005      	b.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006cde:	4b0b      	ldr	r3, [pc, #44]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ce4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006ce8:	6113      	str	r3, [r2, #16]
 8006cea:	4b08      	ldr	r3, [pc, #32]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006cec:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cf2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006cf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cfa:	4a04      	ldr	r2, [pc, #16]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006cfc:	430b      	orrs	r3, r1
 8006cfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d00:	e00e      	b.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006d0a:	e009      	b.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006d0c:	58024400 	.word	0x58024400
 8006d10:	58024800 	.word	0x58024800
 8006d14:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006d20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d28:	f002 0301 	and.w	r3, r2, #1
 8006d2c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d30:	2300      	movs	r3, #0
 8006d32:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d36:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	f000 8089 	beq.w	8006e54 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d48:	2b28      	cmp	r3, #40	@ 0x28
 8006d4a:	d86b      	bhi.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8006d54 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d52:	bf00      	nop
 8006d54:	08006e2d 	.word	0x08006e2d
 8006d58:	08006e25 	.word	0x08006e25
 8006d5c:	08006e25 	.word	0x08006e25
 8006d60:	08006e25 	.word	0x08006e25
 8006d64:	08006e25 	.word	0x08006e25
 8006d68:	08006e25 	.word	0x08006e25
 8006d6c:	08006e25 	.word	0x08006e25
 8006d70:	08006e25 	.word	0x08006e25
 8006d74:	08006df9 	.word	0x08006df9
 8006d78:	08006e25 	.word	0x08006e25
 8006d7c:	08006e25 	.word	0x08006e25
 8006d80:	08006e25 	.word	0x08006e25
 8006d84:	08006e25 	.word	0x08006e25
 8006d88:	08006e25 	.word	0x08006e25
 8006d8c:	08006e25 	.word	0x08006e25
 8006d90:	08006e25 	.word	0x08006e25
 8006d94:	08006e0f 	.word	0x08006e0f
 8006d98:	08006e25 	.word	0x08006e25
 8006d9c:	08006e25 	.word	0x08006e25
 8006da0:	08006e25 	.word	0x08006e25
 8006da4:	08006e25 	.word	0x08006e25
 8006da8:	08006e25 	.word	0x08006e25
 8006dac:	08006e25 	.word	0x08006e25
 8006db0:	08006e25 	.word	0x08006e25
 8006db4:	08006e2d 	.word	0x08006e2d
 8006db8:	08006e25 	.word	0x08006e25
 8006dbc:	08006e25 	.word	0x08006e25
 8006dc0:	08006e25 	.word	0x08006e25
 8006dc4:	08006e25 	.word	0x08006e25
 8006dc8:	08006e25 	.word	0x08006e25
 8006dcc:	08006e25 	.word	0x08006e25
 8006dd0:	08006e25 	.word	0x08006e25
 8006dd4:	08006e2d 	.word	0x08006e2d
 8006dd8:	08006e25 	.word	0x08006e25
 8006ddc:	08006e25 	.word	0x08006e25
 8006de0:	08006e25 	.word	0x08006e25
 8006de4:	08006e25 	.word	0x08006e25
 8006de8:	08006e25 	.word	0x08006e25
 8006dec:	08006e25 	.word	0x08006e25
 8006df0:	08006e25 	.word	0x08006e25
 8006df4:	08006e2d 	.word	0x08006e2d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dfc:	3308      	adds	r3, #8
 8006dfe:	2101      	movs	r1, #1
 8006e00:	4618      	mov	r0, r3
 8006e02:	f000 ffc3 	bl	8007d8c <RCCEx_PLL2_Config>
 8006e06:	4603      	mov	r3, r0
 8006e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006e0c:	e00f      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e12:	3328      	adds	r3, #40	@ 0x28
 8006e14:	2101      	movs	r1, #1
 8006e16:	4618      	mov	r0, r3
 8006e18:	f001 f86a 	bl	8007ef0 <RCCEx_PLL3_Config>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006e22:	e004      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e2a:	e000      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006e2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d10a      	bne.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006e36:	4bbf      	ldr	r3, [pc, #764]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e3a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e44:	4abb      	ldr	r2, [pc, #748]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006e46:	430b      	orrs	r3, r1
 8006e48:	6553      	str	r3, [r2, #84]	@ 0x54
 8006e4a:	e003      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5c:	f002 0302 	and.w	r3, r2, #2
 8006e60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e64:	2300      	movs	r3, #0
 8006e66:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006e6a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006e6e:	460b      	mov	r3, r1
 8006e70:	4313      	orrs	r3, r2
 8006e72:	d041      	beq.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e7a:	2b05      	cmp	r3, #5
 8006e7c:	d824      	bhi.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e84 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e84:	08006ed1 	.word	0x08006ed1
 8006e88:	08006e9d 	.word	0x08006e9d
 8006e8c:	08006eb3 	.word	0x08006eb3
 8006e90:	08006ed1 	.word	0x08006ed1
 8006e94:	08006ed1 	.word	0x08006ed1
 8006e98:	08006ed1 	.word	0x08006ed1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ea0:	3308      	adds	r3, #8
 8006ea2:	2101      	movs	r1, #1
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f000 ff71 	bl	8007d8c <RCCEx_PLL2_Config>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006eb0:	e00f      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eb6:	3328      	adds	r3, #40	@ 0x28
 8006eb8:	2101      	movs	r1, #1
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f001 f818 	bl	8007ef0 <RCCEx_PLL3_Config>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006ec6:	e004      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ece:	e000      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006ed0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d10a      	bne.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006eda:	4b96      	ldr	r3, [pc, #600]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ede:	f023 0107 	bic.w	r1, r3, #7
 8006ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ee8:	4a92      	ldr	r2, [pc, #584]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006eea:	430b      	orrs	r3, r1
 8006eec:	6553      	str	r3, [r2, #84]	@ 0x54
 8006eee:	e003      	b.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ef0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ef4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f00:	f002 0304 	and.w	r3, r2, #4
 8006f04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f08:	2300      	movs	r3, #0
 8006f0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f0e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006f12:	460b      	mov	r3, r1
 8006f14:	4313      	orrs	r3, r2
 8006f16:	d044      	beq.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f20:	2b05      	cmp	r3, #5
 8006f22:	d825      	bhi.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006f24:	a201      	add	r2, pc, #4	@ (adr r2, 8006f2c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8006f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f2a:	bf00      	nop
 8006f2c:	08006f79 	.word	0x08006f79
 8006f30:	08006f45 	.word	0x08006f45
 8006f34:	08006f5b 	.word	0x08006f5b
 8006f38:	08006f79 	.word	0x08006f79
 8006f3c:	08006f79 	.word	0x08006f79
 8006f40:	08006f79 	.word	0x08006f79
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f48:	3308      	adds	r3, #8
 8006f4a:	2101      	movs	r1, #1
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f000 ff1d 	bl	8007d8c <RCCEx_PLL2_Config>
 8006f52:	4603      	mov	r3, r0
 8006f54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006f58:	e00f      	b.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f5e:	3328      	adds	r3, #40	@ 0x28
 8006f60:	2101      	movs	r1, #1
 8006f62:	4618      	mov	r0, r3
 8006f64:	f000 ffc4 	bl	8007ef0 <RCCEx_PLL3_Config>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006f6e:	e004      	b.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f76:	e000      	b.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8006f78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d10b      	bne.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006f82:	4b6c      	ldr	r3, [pc, #432]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f86:	f023 0107 	bic.w	r1, r3, #7
 8006f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f92:	4a68      	ldr	r2, [pc, #416]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006f94:	430b      	orrs	r3, r1
 8006f96:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f98:	e003      	b.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006faa:	f002 0320 	and.w	r3, r2, #32
 8006fae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006fb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006fbc:	460b      	mov	r3, r1
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	d055      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006fce:	d033      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006fd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006fd4:	d82c      	bhi.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fda:	d02f      	beq.n	800703c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fe0:	d826      	bhi.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006fe2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fe6:	d02b      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006fe8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fec:	d820      	bhi.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006fee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ff2:	d012      	beq.n	800701a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006ff4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ff8:	d81a      	bhi.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d022      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006ffe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007002:	d115      	bne.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007008:	3308      	adds	r3, #8
 800700a:	2100      	movs	r1, #0
 800700c:	4618      	mov	r0, r3
 800700e:	f000 febd 	bl	8007d8c <RCCEx_PLL2_Config>
 8007012:	4603      	mov	r3, r0
 8007014:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007018:	e015      	b.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800701a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800701e:	3328      	adds	r3, #40	@ 0x28
 8007020:	2102      	movs	r1, #2
 8007022:	4618      	mov	r0, r3
 8007024:	f000 ff64 	bl	8007ef0 <RCCEx_PLL3_Config>
 8007028:	4603      	mov	r3, r0
 800702a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800702e:	e00a      	b.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007036:	e006      	b.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007038:	bf00      	nop
 800703a:	e004      	b.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800703c:	bf00      	nop
 800703e:	e002      	b.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007040:	bf00      	nop
 8007042:	e000      	b.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007044:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007046:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800704a:	2b00      	cmp	r3, #0
 800704c:	d10b      	bne.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800704e:	4b39      	ldr	r3, [pc, #228]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007052:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800705a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800705e:	4a35      	ldr	r2, [pc, #212]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007060:	430b      	orrs	r3, r1
 8007062:	6553      	str	r3, [r2, #84]	@ 0x54
 8007064:	e003      	b.n	800706e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007066:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800706a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800706e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007076:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800707a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800707e:	2300      	movs	r3, #0
 8007080:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007084:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007088:	460b      	mov	r3, r1
 800708a:	4313      	orrs	r3, r2
 800708c:	d058      	beq.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800708e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007092:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007096:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800709a:	d033      	beq.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800709c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80070a0:	d82c      	bhi.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80070a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070a6:	d02f      	beq.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80070a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070ac:	d826      	bhi.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80070ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070b2:	d02b      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80070b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070b8:	d820      	bhi.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80070ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070be:	d012      	beq.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80070c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070c4:	d81a      	bhi.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d022      	beq.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80070ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070ce:	d115      	bne.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070d4:	3308      	adds	r3, #8
 80070d6:	2100      	movs	r1, #0
 80070d8:	4618      	mov	r0, r3
 80070da:	f000 fe57 	bl	8007d8c <RCCEx_PLL2_Config>
 80070de:	4603      	mov	r3, r0
 80070e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80070e4:	e015      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80070e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ea:	3328      	adds	r3, #40	@ 0x28
 80070ec:	2102      	movs	r1, #2
 80070ee:	4618      	mov	r0, r3
 80070f0:	f000 fefe 	bl	8007ef0 <RCCEx_PLL3_Config>
 80070f4:	4603      	mov	r3, r0
 80070f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80070fa:	e00a      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007102:	e006      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007104:	bf00      	nop
 8007106:	e004      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007108:	bf00      	nop
 800710a:	e002      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800710c:	bf00      	nop
 800710e:	e000      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007110:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007116:	2b00      	cmp	r3, #0
 8007118:	d10e      	bne.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800711a:	4b06      	ldr	r3, [pc, #24]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800711c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800711e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007126:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800712a:	4a02      	ldr	r2, [pc, #8]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800712c:	430b      	orrs	r3, r1
 800712e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007130:	e006      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007132:	bf00      	nop
 8007134:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007138:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800713c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007148:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800714c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007150:	2300      	movs	r3, #0
 8007152:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007156:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800715a:	460b      	mov	r3, r1
 800715c:	4313      	orrs	r3, r2
 800715e:	d055      	beq.n	800720c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007164:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007168:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800716c:	d033      	beq.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800716e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007172:	d82c      	bhi.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007174:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007178:	d02f      	beq.n	80071da <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800717a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800717e:	d826      	bhi.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007180:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007184:	d02b      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007186:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800718a:	d820      	bhi.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800718c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007190:	d012      	beq.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007192:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007196:	d81a      	bhi.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007198:	2b00      	cmp	r3, #0
 800719a:	d022      	beq.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800719c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071a0:	d115      	bne.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a6:	3308      	adds	r3, #8
 80071a8:	2100      	movs	r1, #0
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 fdee 	bl	8007d8c <RCCEx_PLL2_Config>
 80071b0:	4603      	mov	r3, r0
 80071b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80071b6:	e015      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80071b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071bc:	3328      	adds	r3, #40	@ 0x28
 80071be:	2102      	movs	r1, #2
 80071c0:	4618      	mov	r0, r3
 80071c2:	f000 fe95 	bl	8007ef0 <RCCEx_PLL3_Config>
 80071c6:	4603      	mov	r3, r0
 80071c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80071cc:	e00a      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071d4:	e006      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80071d6:	bf00      	nop
 80071d8:	e004      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80071da:	bf00      	nop
 80071dc:	e002      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80071de:	bf00      	nop
 80071e0:	e000      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80071e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d10b      	bne.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80071ec:	4ba1      	ldr	r3, [pc, #644]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80071ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071f0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80071f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80071fc:	4a9d      	ldr	r2, [pc, #628]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80071fe:	430b      	orrs	r3, r1
 8007200:	6593      	str	r3, [r2, #88]	@ 0x58
 8007202:	e003      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007204:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007208:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800720c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007214:	f002 0308 	and.w	r3, r2, #8
 8007218:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800721c:	2300      	movs	r3, #0
 800721e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007222:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007226:	460b      	mov	r3, r1
 8007228:	4313      	orrs	r3, r2
 800722a:	d01e      	beq.n	800726a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800722c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007230:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007234:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007238:	d10c      	bne.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800723a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800723e:	3328      	adds	r3, #40	@ 0x28
 8007240:	2102      	movs	r1, #2
 8007242:	4618      	mov	r0, r3
 8007244:	f000 fe54 	bl	8007ef0 <RCCEx_PLL3_Config>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d002      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007254:	4b87      	ldr	r3, [pc, #540]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007258:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800725c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007260:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007264:	4a83      	ldr	r2, [pc, #524]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007266:	430b      	orrs	r3, r1
 8007268:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800726a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800726e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007272:	f002 0310 	and.w	r3, r2, #16
 8007276:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800727a:	2300      	movs	r3, #0
 800727c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007280:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007284:	460b      	mov	r3, r1
 8007286:	4313      	orrs	r3, r2
 8007288:	d01e      	beq.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800728a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800728e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007292:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007296:	d10c      	bne.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800729c:	3328      	adds	r3, #40	@ 0x28
 800729e:	2102      	movs	r1, #2
 80072a0:	4618      	mov	r0, r3
 80072a2:	f000 fe25 	bl	8007ef0 <RCCEx_PLL3_Config>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d002      	beq.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80072b2:	4b70      	ldr	r3, [pc, #448]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80072b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80072ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80072c2:	4a6c      	ldr	r2, [pc, #432]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80072c4:	430b      	orrs	r3, r1
 80072c6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80072c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80072d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072d8:	2300      	movs	r3, #0
 80072da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80072de:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80072e2:	460b      	mov	r3, r1
 80072e4:	4313      	orrs	r3, r2
 80072e6:	d03e      	beq.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80072e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80072f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072f4:	d022      	beq.n	800733c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80072f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072fa:	d81b      	bhi.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d003      	beq.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007304:	d00b      	beq.n	800731e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007306:	e015      	b.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800730c:	3308      	adds	r3, #8
 800730e:	2100      	movs	r1, #0
 8007310:	4618      	mov	r0, r3
 8007312:	f000 fd3b 	bl	8007d8c <RCCEx_PLL2_Config>
 8007316:	4603      	mov	r3, r0
 8007318:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800731c:	e00f      	b.n	800733e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800731e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007322:	3328      	adds	r3, #40	@ 0x28
 8007324:	2102      	movs	r1, #2
 8007326:	4618      	mov	r0, r3
 8007328:	f000 fde2 	bl	8007ef0 <RCCEx_PLL3_Config>
 800732c:	4603      	mov	r3, r0
 800732e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007332:	e004      	b.n	800733e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800733a:	e000      	b.n	800733e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800733c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800733e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007342:	2b00      	cmp	r3, #0
 8007344:	d10b      	bne.n	800735e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007346:	4b4b      	ldr	r3, [pc, #300]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800734a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800734e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007352:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007356:	4a47      	ldr	r2, [pc, #284]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007358:	430b      	orrs	r3, r1
 800735a:	6593      	str	r3, [r2, #88]	@ 0x58
 800735c:	e003      	b.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800735e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007362:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800736a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007372:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007374:	2300      	movs	r3, #0
 8007376:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007378:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800737c:	460b      	mov	r3, r1
 800737e:	4313      	orrs	r3, r2
 8007380:	d03b      	beq.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800738a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800738e:	d01f      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007390:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007394:	d818      	bhi.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007396:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800739a:	d003      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800739c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80073a0:	d007      	beq.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80073a2:	e011      	b.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073a4:	4b33      	ldr	r3, [pc, #204]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80073a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a8:	4a32      	ldr	r2, [pc, #200]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80073aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80073b0:	e00f      	b.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80073b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b6:	3328      	adds	r3, #40	@ 0x28
 80073b8:	2101      	movs	r1, #1
 80073ba:	4618      	mov	r0, r3
 80073bc:	f000 fd98 	bl	8007ef0 <RCCEx_PLL3_Config>
 80073c0:	4603      	mov	r3, r0
 80073c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80073c6:	e004      	b.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073ce:	e000      	b.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80073d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10b      	bne.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80073da:	4b26      	ldr	r3, [pc, #152]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80073dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073de:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80073e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073ea:	4a22      	ldr	r2, [pc, #136]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80073ec:	430b      	orrs	r3, r1
 80073ee:	6553      	str	r3, [r2, #84]	@ 0x54
 80073f0:	e003      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80073fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007402:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007406:	673b      	str	r3, [r7, #112]	@ 0x70
 8007408:	2300      	movs	r3, #0
 800740a:	677b      	str	r3, [r7, #116]	@ 0x74
 800740c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007410:	460b      	mov	r3, r1
 8007412:	4313      	orrs	r3, r2
 8007414:	d034      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800741a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800741c:	2b00      	cmp	r3, #0
 800741e:	d003      	beq.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007424:	d007      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007426:	e011      	b.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007428:	4b12      	ldr	r3, [pc, #72]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800742a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742c:	4a11      	ldr	r2, [pc, #68]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800742e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007432:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007434:	e00e      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800743a:	3308      	adds	r3, #8
 800743c:	2102      	movs	r1, #2
 800743e:	4618      	mov	r0, r3
 8007440:	f000 fca4 	bl	8007d8c <RCCEx_PLL2_Config>
 8007444:	4603      	mov	r3, r0
 8007446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800744a:	e003      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007452:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007454:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007458:	2b00      	cmp	r3, #0
 800745a:	d10d      	bne.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800745c:	4b05      	ldr	r3, [pc, #20]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800745e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007460:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800746a:	4a02      	ldr	r2, [pc, #8]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800746c:	430b      	orrs	r3, r1
 800746e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007470:	e006      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007472:	bf00      	nop
 8007474:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007478:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800747c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007488:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800748c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800748e:	2300      	movs	r3, #0
 8007490:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007492:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007496:	460b      	mov	r3, r1
 8007498:	4313      	orrs	r3, r2
 800749a:	d00c      	beq.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800749c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074a0:	3328      	adds	r3, #40	@ 0x28
 80074a2:	2102      	movs	r1, #2
 80074a4:	4618      	mov	r0, r3
 80074a6:	f000 fd23 	bl	8007ef0 <RCCEx_PLL3_Config>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d002      	beq.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80074b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074be:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80074c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80074c4:	2300      	movs	r3, #0
 80074c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80074c8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80074cc:	460b      	mov	r3, r1
 80074ce:	4313      	orrs	r3, r2
 80074d0:	d038      	beq.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80074d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074de:	d018      	beq.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80074e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074e4:	d811      	bhi.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80074e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074ea:	d014      	beq.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80074ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074f0:	d80b      	bhi.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d011      	beq.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80074f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074fa:	d106      	bne.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074fc:	4bc3      	ldr	r3, [pc, #780]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80074fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007500:	4ac2      	ldr	r2, [pc, #776]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007502:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007506:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007508:	e008      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007510:	e004      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007512:	bf00      	nop
 8007514:	e002      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007516:	bf00      	nop
 8007518:	e000      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800751a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800751c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007520:	2b00      	cmp	r3, #0
 8007522:	d10b      	bne.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007524:	4bb9      	ldr	r3, [pc, #740]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007528:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800752c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007530:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007534:	4ab5      	ldr	r2, [pc, #724]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007536:	430b      	orrs	r3, r1
 8007538:	6553      	str	r3, [r2, #84]	@ 0x54
 800753a:	e003      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800753c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007540:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800754c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007550:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007552:	2300      	movs	r3, #0
 8007554:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007556:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800755a:	460b      	mov	r3, r1
 800755c:	4313      	orrs	r3, r2
 800755e:	d009      	beq.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007560:	4baa      	ldr	r3, [pc, #680]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007562:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007564:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800756c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800756e:	4aa7      	ldr	r2, [pc, #668]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007570:	430b      	orrs	r3, r1
 8007572:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007580:	653b      	str	r3, [r7, #80]	@ 0x50
 8007582:	2300      	movs	r3, #0
 8007584:	657b      	str	r3, [r7, #84]	@ 0x54
 8007586:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800758a:	460b      	mov	r3, r1
 800758c:	4313      	orrs	r3, r2
 800758e:	d00a      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007590:	4b9e      	ldr	r3, [pc, #632]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007592:	691b      	ldr	r3, [r3, #16]
 8007594:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800759c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80075a0:	4a9a      	ldr	r2, [pc, #616]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80075a2:	430b      	orrs	r3, r1
 80075a4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80075a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ae:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80075b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075b4:	2300      	movs	r3, #0
 80075b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075b8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80075bc:	460b      	mov	r3, r1
 80075be:	4313      	orrs	r3, r2
 80075c0:	d009      	beq.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80075c2:	4b92      	ldr	r3, [pc, #584]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80075c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075c6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80075ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075d0:	4a8e      	ldr	r2, [pc, #568]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80075d2:	430b      	orrs	r3, r1
 80075d4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80075d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075de:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80075e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80075e4:	2300      	movs	r3, #0
 80075e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80075e8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80075ec:	460b      	mov	r3, r1
 80075ee:	4313      	orrs	r3, r2
 80075f0:	d00e      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80075f2:	4b86      	ldr	r3, [pc, #536]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80075f4:	691b      	ldr	r3, [r3, #16]
 80075f6:	4a85      	ldr	r2, [pc, #532]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80075f8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80075fc:	6113      	str	r3, [r2, #16]
 80075fe:	4b83      	ldr	r3, [pc, #524]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007600:	6919      	ldr	r1, [r3, #16]
 8007602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007606:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800760a:	4a80      	ldr	r2, [pc, #512]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800760c:	430b      	orrs	r3, r1
 800760e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007618:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800761c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800761e:	2300      	movs	r3, #0
 8007620:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007622:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007626:	460b      	mov	r3, r1
 8007628:	4313      	orrs	r3, r2
 800762a:	d009      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800762c:	4b77      	ldr	r3, [pc, #476]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800762e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007630:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800763a:	4a74      	ldr	r2, [pc, #464]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800763c:	430b      	orrs	r3, r1
 800763e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007648:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800764c:	633b      	str	r3, [r7, #48]	@ 0x30
 800764e:	2300      	movs	r3, #0
 8007650:	637b      	str	r3, [r7, #52]	@ 0x34
 8007652:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007656:	460b      	mov	r3, r1
 8007658:	4313      	orrs	r3, r2
 800765a:	d00a      	beq.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800765c:	4b6b      	ldr	r3, [pc, #428]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800765e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007660:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007668:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800766c:	4a67      	ldr	r2, [pc, #412]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800766e:	430b      	orrs	r3, r1
 8007670:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800767a:	2100      	movs	r1, #0
 800767c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800767e:	f003 0301 	and.w	r3, r3, #1
 8007682:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007684:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007688:	460b      	mov	r3, r1
 800768a:	4313      	orrs	r3, r2
 800768c:	d011      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800768e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007692:	3308      	adds	r3, #8
 8007694:	2100      	movs	r1, #0
 8007696:	4618      	mov	r0, r3
 8007698:	f000 fb78 	bl	8007d8c <RCCEx_PLL2_Config>
 800769c:	4603      	mov	r3, r0
 800769e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80076a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d003      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80076b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ba:	2100      	movs	r1, #0
 80076bc:	6239      	str	r1, [r7, #32]
 80076be:	f003 0302 	and.w	r3, r3, #2
 80076c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80076c4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80076c8:	460b      	mov	r3, r1
 80076ca:	4313      	orrs	r3, r2
 80076cc:	d011      	beq.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d2:	3308      	adds	r3, #8
 80076d4:	2101      	movs	r1, #1
 80076d6:	4618      	mov	r0, r3
 80076d8:	f000 fb58 	bl	8007d8c <RCCEx_PLL2_Config>
 80076dc:	4603      	mov	r3, r0
 80076de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80076e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d003      	beq.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80076f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fa:	2100      	movs	r1, #0
 80076fc:	61b9      	str	r1, [r7, #24]
 80076fe:	f003 0304 	and.w	r3, r3, #4
 8007702:	61fb      	str	r3, [r7, #28]
 8007704:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007708:	460b      	mov	r3, r1
 800770a:	4313      	orrs	r3, r2
 800770c:	d011      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800770e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007712:	3308      	adds	r3, #8
 8007714:	2102      	movs	r1, #2
 8007716:	4618      	mov	r0, r3
 8007718:	f000 fb38 	bl	8007d8c <RCCEx_PLL2_Config>
 800771c:	4603      	mov	r3, r0
 800771e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007726:	2b00      	cmp	r3, #0
 8007728:	d003      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800772a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800772e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773a:	2100      	movs	r1, #0
 800773c:	6139      	str	r1, [r7, #16]
 800773e:	f003 0308 	and.w	r3, r3, #8
 8007742:	617b      	str	r3, [r7, #20]
 8007744:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007748:	460b      	mov	r3, r1
 800774a:	4313      	orrs	r3, r2
 800774c:	d011      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800774e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007752:	3328      	adds	r3, #40	@ 0x28
 8007754:	2100      	movs	r1, #0
 8007756:	4618      	mov	r0, r3
 8007758:	f000 fbca 	bl	8007ef0 <RCCEx_PLL3_Config>
 800775c:	4603      	mov	r3, r0
 800775e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800776a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800776e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777a:	2100      	movs	r1, #0
 800777c:	60b9      	str	r1, [r7, #8]
 800777e:	f003 0310 	and.w	r3, r3, #16
 8007782:	60fb      	str	r3, [r7, #12]
 8007784:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007788:	460b      	mov	r3, r1
 800778a:	4313      	orrs	r3, r2
 800778c:	d011      	beq.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800778e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007792:	3328      	adds	r3, #40	@ 0x28
 8007794:	2101      	movs	r1, #1
 8007796:	4618      	mov	r0, r3
 8007798:	f000 fbaa 	bl	8007ef0 <RCCEx_PLL3_Config>
 800779c:	4603      	mov	r3, r0
 800779e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80077a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d003      	beq.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80077b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ba:	2100      	movs	r1, #0
 80077bc:	6039      	str	r1, [r7, #0]
 80077be:	f003 0320 	and.w	r3, r3, #32
 80077c2:	607b      	str	r3, [r7, #4]
 80077c4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80077c8:	460b      	mov	r3, r1
 80077ca:	4313      	orrs	r3, r2
 80077cc:	d011      	beq.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80077ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d2:	3328      	adds	r3, #40	@ 0x28
 80077d4:	2102      	movs	r1, #2
 80077d6:	4618      	mov	r0, r3
 80077d8:	f000 fb8a 	bl	8007ef0 <RCCEx_PLL3_Config>
 80077dc:	4603      	mov	r3, r0
 80077de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80077e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d003      	beq.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80077f2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d101      	bne.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80077fa:	2300      	movs	r3, #0
 80077fc:	e000      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
}
 8007800:	4618      	mov	r0, r3
 8007802:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007806:	46bd      	mov	sp, r7
 8007808:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800780c:	58024400 	.word	0x58024400

08007810 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007814:	f7fe fd96 	bl	8006344 <HAL_RCC_GetHCLKFreq>
 8007818:	4602      	mov	r2, r0
 800781a:	4b06      	ldr	r3, [pc, #24]	@ (8007834 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800781c:	6a1b      	ldr	r3, [r3, #32]
 800781e:	091b      	lsrs	r3, r3, #4
 8007820:	f003 0307 	and.w	r3, r3, #7
 8007824:	4904      	ldr	r1, [pc, #16]	@ (8007838 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007826:	5ccb      	ldrb	r3, [r1, r3]
 8007828:	f003 031f 	and.w	r3, r3, #31
 800782c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007830:	4618      	mov	r0, r3
 8007832:	bd80      	pop	{r7, pc}
 8007834:	58024400 	.word	0x58024400
 8007838:	0800a110 	.word	0x0800a110

0800783c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800783c:	b480      	push	{r7}
 800783e:	b089      	sub	sp, #36	@ 0x24
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007844:	4ba1      	ldr	r3, [pc, #644]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007848:	f003 0303 	and.w	r3, r3, #3
 800784c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800784e:	4b9f      	ldr	r3, [pc, #636]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007852:	0b1b      	lsrs	r3, r3, #12
 8007854:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007858:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800785a:	4b9c      	ldr	r3, [pc, #624]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800785c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800785e:	091b      	lsrs	r3, r3, #4
 8007860:	f003 0301 	and.w	r3, r3, #1
 8007864:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007866:	4b99      	ldr	r3, [pc, #612]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800786a:	08db      	lsrs	r3, r3, #3
 800786c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007870:	693a      	ldr	r2, [r7, #16]
 8007872:	fb02 f303 	mul.w	r3, r2, r3
 8007876:	ee07 3a90 	vmov	s15, r3
 800787a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800787e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	2b00      	cmp	r3, #0
 8007886:	f000 8111 	beq.w	8007aac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	2b02      	cmp	r3, #2
 800788e:	f000 8083 	beq.w	8007998 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	2b02      	cmp	r3, #2
 8007896:	f200 80a1 	bhi.w	80079dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800789a:	69bb      	ldr	r3, [r7, #24]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d003      	beq.n	80078a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80078a0:	69bb      	ldr	r3, [r7, #24]
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d056      	beq.n	8007954 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80078a6:	e099      	b.n	80079dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078a8:	4b88      	ldr	r3, [pc, #544]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 0320 	and.w	r3, r3, #32
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d02d      	beq.n	8007910 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80078b4:	4b85      	ldr	r3, [pc, #532]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	08db      	lsrs	r3, r3, #3
 80078ba:	f003 0303 	and.w	r3, r3, #3
 80078be:	4a84      	ldr	r2, [pc, #528]	@ (8007ad0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80078c0:	fa22 f303 	lsr.w	r3, r2, r3
 80078c4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	ee07 3a90 	vmov	s15, r3
 80078cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	ee07 3a90 	vmov	s15, r3
 80078d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078de:	4b7b      	ldr	r3, [pc, #492]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078e6:	ee07 3a90 	vmov	s15, r3
 80078ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80078f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80078f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800790a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800790e:	e087      	b.n	8007a20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	ee07 3a90 	vmov	s15, r3
 8007916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800791a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800791e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007922:	4b6a      	ldr	r3, [pc, #424]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800792a:	ee07 3a90 	vmov	s15, r3
 800792e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007932:	ed97 6a03 	vldr	s12, [r7, #12]
 8007936:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800793a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800793e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007942:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800794a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800794e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007952:	e065      	b.n	8007a20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	ee07 3a90 	vmov	s15, r3
 800795a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800795e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007adc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007966:	4b59      	ldr	r3, [pc, #356]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800796a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800796e:	ee07 3a90 	vmov	s15, r3
 8007972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007976:	ed97 6a03 	vldr	s12, [r7, #12]
 800797a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800797e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007986:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800798a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800798e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007992:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007996:	e043      	b.n	8007a20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	ee07 3a90 	vmov	s15, r3
 800799e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80079a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079aa:	4b48      	ldr	r3, [pc, #288]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079b2:	ee07 3a90 	vmov	s15, r3
 80079b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80079be:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079da:	e021      	b.n	8007a20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	ee07 3a90 	vmov	s15, r3
 80079e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007adc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80079ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079ee:	4b37      	ldr	r3, [pc, #220]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079f6:	ee07 3a90 	vmov	s15, r3
 80079fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a02:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a1e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007a20:	4b2a      	ldr	r3, [pc, #168]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a24:	0a5b      	lsrs	r3, r3, #9
 8007a26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a2a:	ee07 3a90 	vmov	s15, r3
 8007a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a46:	ee17 2a90 	vmov	r2, s15
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a52:	0c1b      	lsrs	r3, r3, #16
 8007a54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a58:	ee07 3a90 	vmov	s15, r3
 8007a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a68:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a74:	ee17 2a90 	vmov	r2, s15
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007a7c:	4b13      	ldr	r3, [pc, #76]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a80:	0e1b      	lsrs	r3, r3, #24
 8007a82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a86:	ee07 3a90 	vmov	s15, r3
 8007a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a96:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007aa2:	ee17 2a90 	vmov	r2, s15
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007aaa:	e008      	b.n	8007abe <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	609a      	str	r2, [r3, #8]
}
 8007abe:	bf00      	nop
 8007ac0:	3724      	adds	r7, #36	@ 0x24
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	58024400 	.word	0x58024400
 8007ad0:	03d09000 	.word	0x03d09000
 8007ad4:	46000000 	.word	0x46000000
 8007ad8:	4c742400 	.word	0x4c742400
 8007adc:	4a742400 	.word	0x4a742400
 8007ae0:	4bbebc20 	.word	0x4bbebc20

08007ae4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b089      	sub	sp, #36	@ 0x24
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007aec:	4ba1      	ldr	r3, [pc, #644]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007af0:	f003 0303 	and.w	r3, r3, #3
 8007af4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007af6:	4b9f      	ldr	r3, [pc, #636]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007afa:	0d1b      	lsrs	r3, r3, #20
 8007afc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b00:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007b02:	4b9c      	ldr	r3, [pc, #624]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b06:	0a1b      	lsrs	r3, r3, #8
 8007b08:	f003 0301 	and.w	r3, r3, #1
 8007b0c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007b0e:	4b99      	ldr	r3, [pc, #612]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b12:	08db      	lsrs	r3, r3, #3
 8007b14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b18:	693a      	ldr	r2, [r7, #16]
 8007b1a:	fb02 f303 	mul.w	r3, r2, r3
 8007b1e:	ee07 3a90 	vmov	s15, r3
 8007b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b26:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f000 8111 	beq.w	8007d54 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007b32:	69bb      	ldr	r3, [r7, #24]
 8007b34:	2b02      	cmp	r3, #2
 8007b36:	f000 8083 	beq.w	8007c40 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007b3a:	69bb      	ldr	r3, [r7, #24]
 8007b3c:	2b02      	cmp	r3, #2
 8007b3e:	f200 80a1 	bhi.w	8007c84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d003      	beq.n	8007b50 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d056      	beq.n	8007bfc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007b4e:	e099      	b.n	8007c84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b50:	4b88      	ldr	r3, [pc, #544]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 0320 	and.w	r3, r3, #32
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d02d      	beq.n	8007bb8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b5c:	4b85      	ldr	r3, [pc, #532]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	08db      	lsrs	r3, r3, #3
 8007b62:	f003 0303 	and.w	r3, r3, #3
 8007b66:	4a84      	ldr	r2, [pc, #528]	@ (8007d78 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007b68:	fa22 f303 	lsr.w	r3, r2, r3
 8007b6c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	ee07 3a90 	vmov	s15, r3
 8007b74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	ee07 3a90 	vmov	s15, r3
 8007b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b86:	4b7b      	ldr	r3, [pc, #492]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b8e:	ee07 3a90 	vmov	s15, r3
 8007b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b96:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b9a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007d7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bb2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007bb6:	e087      	b.n	8007cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	ee07 3a90 	vmov	s15, r3
 8007bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bc2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007d80 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bca:	4b6a      	ldr	r3, [pc, #424]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bd2:	ee07 3a90 	vmov	s15, r3
 8007bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bda:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bde:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007d7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007bfa:	e065      	b.n	8007cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	ee07 3a90 	vmov	s15, r3
 8007c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c06:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007d84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c0e:	4b59      	ldr	r3, [pc, #356]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c16:	ee07 3a90 	vmov	s15, r3
 8007c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c22:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007d7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c3e:	e043      	b.n	8007cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	ee07 3a90 	vmov	s15, r3
 8007c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c4a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007d88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007c4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c52:	4b48      	ldr	r3, [pc, #288]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c5a:	ee07 3a90 	vmov	s15, r3
 8007c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c62:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c66:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007d7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c82:	e021      	b.n	8007cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	ee07 3a90 	vmov	s15, r3
 8007c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c8e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007d84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007c92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c96:	4b37      	ldr	r3, [pc, #220]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c9e:	ee07 3a90 	vmov	s15, r3
 8007ca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ca6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007caa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007d7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cc6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007cc8:	4b2a      	ldr	r3, [pc, #168]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ccc:	0a5b      	lsrs	r3, r3, #9
 8007cce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cd2:	ee07 3a90 	vmov	s15, r3
 8007cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007cde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ce2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ce6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cee:	ee17 2a90 	vmov	r2, s15
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007cf6:	4b1f      	ldr	r3, [pc, #124]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cfa:	0c1b      	lsrs	r3, r3, #16
 8007cfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d00:	ee07 3a90 	vmov	s15, r3
 8007d04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d10:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d1c:	ee17 2a90 	vmov	r2, s15
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007d24:	4b13      	ldr	r3, [pc, #76]	@ (8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d28:	0e1b      	lsrs	r3, r3, #24
 8007d2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d2e:	ee07 3a90 	vmov	s15, r3
 8007d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d4a:	ee17 2a90 	vmov	r2, s15
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007d52:	e008      	b.n	8007d66 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	609a      	str	r2, [r3, #8]
}
 8007d66:	bf00      	nop
 8007d68:	3724      	adds	r7, #36	@ 0x24
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop
 8007d74:	58024400 	.word	0x58024400
 8007d78:	03d09000 	.word	0x03d09000
 8007d7c:	46000000 	.word	0x46000000
 8007d80:	4c742400 	.word	0x4c742400
 8007d84:	4a742400 	.word	0x4a742400
 8007d88:	4bbebc20 	.word	0x4bbebc20

08007d8c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b084      	sub	sp, #16
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007d96:	2300      	movs	r3, #0
 8007d98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007d9a:	4b53      	ldr	r3, [pc, #332]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d9e:	f003 0303 	and.w	r3, r3, #3
 8007da2:	2b03      	cmp	r3, #3
 8007da4:	d101      	bne.n	8007daa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	e099      	b.n	8007ede <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007daa:	4b4f      	ldr	r3, [pc, #316]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a4e      	ldr	r2, [pc, #312]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007db0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007db4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007db6:	f7fa f8d1 	bl	8001f5c <HAL_GetTick>
 8007dba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007dbc:	e008      	b.n	8007dd0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007dbe:	f7fa f8cd 	bl	8001f5c <HAL_GetTick>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	1ad3      	subs	r3, r2, r3
 8007dc8:	2b02      	cmp	r3, #2
 8007dca:	d901      	bls.n	8007dd0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007dcc:	2303      	movs	r3, #3
 8007dce:	e086      	b.n	8007ede <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007dd0:	4b45      	ldr	r3, [pc, #276]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d1f0      	bne.n	8007dbe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007ddc:	4b42      	ldr	r3, [pc, #264]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	031b      	lsls	r3, r3, #12
 8007dea:	493f      	ldr	r1, [pc, #252]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007dec:	4313      	orrs	r3, r2
 8007dee:	628b      	str	r3, [r1, #40]	@ 0x28
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	3b01      	subs	r3, #1
 8007df6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	3b01      	subs	r3, #1
 8007e00:	025b      	lsls	r3, r3, #9
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	431a      	orrs	r2, r3
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	041b      	lsls	r3, r3, #16
 8007e0e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007e12:	431a      	orrs	r2, r3
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	691b      	ldr	r3, [r3, #16]
 8007e18:	3b01      	subs	r3, #1
 8007e1a:	061b      	lsls	r3, r3, #24
 8007e1c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007e20:	4931      	ldr	r1, [pc, #196]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e22:	4313      	orrs	r3, r2
 8007e24:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007e26:	4b30      	ldr	r3, [pc, #192]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e2a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	695b      	ldr	r3, [r3, #20]
 8007e32:	492d      	ldr	r1, [pc, #180]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e34:	4313      	orrs	r3, r2
 8007e36:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007e38:	4b2b      	ldr	r3, [pc, #172]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e3c:	f023 0220 	bic.w	r2, r3, #32
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	699b      	ldr	r3, [r3, #24]
 8007e44:	4928      	ldr	r1, [pc, #160]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e46:	4313      	orrs	r3, r2
 8007e48:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007e4a:	4b27      	ldr	r3, [pc, #156]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e4e:	4a26      	ldr	r2, [pc, #152]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e50:	f023 0310 	bic.w	r3, r3, #16
 8007e54:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007e56:	4b24      	ldr	r3, [pc, #144]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e5a:	4b24      	ldr	r3, [pc, #144]	@ (8007eec <RCCEx_PLL2_Config+0x160>)
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	69d2      	ldr	r2, [r2, #28]
 8007e62:	00d2      	lsls	r2, r2, #3
 8007e64:	4920      	ldr	r1, [pc, #128]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e66:	4313      	orrs	r3, r2
 8007e68:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e6e:	4a1e      	ldr	r2, [pc, #120]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e70:	f043 0310 	orr.w	r3, r3, #16
 8007e74:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d106      	bne.n	8007e8a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007e7c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e80:	4a19      	ldr	r2, [pc, #100]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e82:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007e86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007e88:	e00f      	b.n	8007eaa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d106      	bne.n	8007e9e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007e90:	4b15      	ldr	r3, [pc, #84]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e94:	4a14      	ldr	r2, [pc, #80]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007e96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007e9c:	e005      	b.n	8007eaa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007e9e:	4b12      	ldr	r3, [pc, #72]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea2:	4a11      	ldr	r2, [pc, #68]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007ea4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007ea8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a0e      	ldr	r2, [pc, #56]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007eb0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007eb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007eb6:	f7fa f851 	bl	8001f5c <HAL_GetTick>
 8007eba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007ebc:	e008      	b.n	8007ed0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007ebe:	f7fa f84d 	bl	8001f5c <HAL_GetTick>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	1ad3      	subs	r3, r2, r3
 8007ec8:	2b02      	cmp	r3, #2
 8007eca:	d901      	bls.n	8007ed0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007ecc:	2303      	movs	r3, #3
 8007ece:	e006      	b.n	8007ede <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007ed0:	4b05      	ldr	r3, [pc, #20]	@ (8007ee8 <RCCEx_PLL2_Config+0x15c>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d0f0      	beq.n	8007ebe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3710      	adds	r7, #16
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}
 8007ee6:	bf00      	nop
 8007ee8:	58024400 	.word	0x58024400
 8007eec:	ffff0007 	.word	0xffff0007

08007ef0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007efa:	2300      	movs	r3, #0
 8007efc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007efe:	4b53      	ldr	r3, [pc, #332]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f02:	f003 0303 	and.w	r3, r3, #3
 8007f06:	2b03      	cmp	r3, #3
 8007f08:	d101      	bne.n	8007f0e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e099      	b.n	8008042 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007f0e:	4b4f      	ldr	r3, [pc, #316]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a4e      	ldr	r2, [pc, #312]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007f14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f1a:	f7fa f81f 	bl	8001f5c <HAL_GetTick>
 8007f1e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007f20:	e008      	b.n	8007f34 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007f22:	f7fa f81b 	bl	8001f5c <HAL_GetTick>
 8007f26:	4602      	mov	r2, r0
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	1ad3      	subs	r3, r2, r3
 8007f2c:	2b02      	cmp	r3, #2
 8007f2e:	d901      	bls.n	8007f34 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007f30:	2303      	movs	r3, #3
 8007f32:	e086      	b.n	8008042 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007f34:	4b45      	ldr	r3, [pc, #276]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d1f0      	bne.n	8007f22 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007f40:	4b42      	ldr	r3, [pc, #264]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f44:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	051b      	lsls	r3, r3, #20
 8007f4e:	493f      	ldr	r1, [pc, #252]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007f50:	4313      	orrs	r3, r2
 8007f52:	628b      	str	r3, [r1, #40]	@ 0x28
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	3b01      	subs	r3, #1
 8007f5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	3b01      	subs	r3, #1
 8007f64:	025b      	lsls	r3, r3, #9
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	431a      	orrs	r2, r3
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	3b01      	subs	r3, #1
 8007f70:	041b      	lsls	r3, r3, #16
 8007f72:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007f76:	431a      	orrs	r2, r3
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	691b      	ldr	r3, [r3, #16]
 8007f7c:	3b01      	subs	r3, #1
 8007f7e:	061b      	lsls	r3, r3, #24
 8007f80:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007f84:	4931      	ldr	r1, [pc, #196]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007f86:	4313      	orrs	r3, r2
 8007f88:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007f8a:	4b30      	ldr	r3, [pc, #192]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f8e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	695b      	ldr	r3, [r3, #20]
 8007f96:	492d      	ldr	r1, [pc, #180]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fa0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	699b      	ldr	r3, [r3, #24]
 8007fa8:	4928      	ldr	r1, [pc, #160]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007faa:	4313      	orrs	r3, r2
 8007fac:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007fae:	4b27      	ldr	r3, [pc, #156]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb2:	4a26      	ldr	r2, [pc, #152]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007fb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007fba:	4b24      	ldr	r3, [pc, #144]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007fbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007fbe:	4b24      	ldr	r3, [pc, #144]	@ (8008050 <RCCEx_PLL3_Config+0x160>)
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	69d2      	ldr	r2, [r2, #28]
 8007fc6:	00d2      	lsls	r2, r2, #3
 8007fc8:	4920      	ldr	r1, [pc, #128]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007fce:	4b1f      	ldr	r3, [pc, #124]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd2:	4a1e      	ldr	r2, [pc, #120]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d106      	bne.n	8007fee <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe4:	4a19      	ldr	r2, [pc, #100]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007fe6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007fea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007fec:	e00f      	b.n	800800e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d106      	bne.n	8008002 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007ff4:	4b15      	ldr	r3, [pc, #84]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ff8:	4a14      	ldr	r2, [pc, #80]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8007ffa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007ffe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008000:	e005      	b.n	800800e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008002:	4b12      	ldr	r3, [pc, #72]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8008004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008006:	4a11      	ldr	r2, [pc, #68]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8008008:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800800c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800800e:	4b0f      	ldr	r3, [pc, #60]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a0e      	ldr	r2, [pc, #56]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8008014:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008018:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800801a:	f7f9 ff9f 	bl	8001f5c <HAL_GetTick>
 800801e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008020:	e008      	b.n	8008034 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008022:	f7f9 ff9b 	bl	8001f5c <HAL_GetTick>
 8008026:	4602      	mov	r2, r0
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	1ad3      	subs	r3, r2, r3
 800802c:	2b02      	cmp	r3, #2
 800802e:	d901      	bls.n	8008034 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008030:	2303      	movs	r3, #3
 8008032:	e006      	b.n	8008042 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008034:	4b05      	ldr	r3, [pc, #20]	@ (800804c <RCCEx_PLL3_Config+0x15c>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800803c:	2b00      	cmp	r3, #0
 800803e:	d0f0      	beq.n	8008022 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008040:	7bfb      	ldrb	r3, [r7, #15]
}
 8008042:	4618      	mov	r0, r3
 8008044:	3710      	adds	r7, #16
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}
 800804a:	bf00      	nop
 800804c:	58024400 	.word	0x58024400
 8008050:	ffff0007 	.word	0xffff0007

08008054 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d101      	bne.n	8008066 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e042      	b.n	80080ec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800806c:	2b00      	cmp	r3, #0
 800806e:	d106      	bne.n	800807e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7f8 fe0b 	bl	8000c94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2224      	movs	r2, #36	@ 0x24
 8008082:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f022 0201 	bic.w	r2, r2, #1
 8008094:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800809a:	2b00      	cmp	r3, #0
 800809c:	d002      	beq.n	80080a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f001 fa5c 	bl	800955c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 fcf1 	bl	8008a8c <UART_SetConfig>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d101      	bne.n	80080b4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e01b      	b.n	80080ec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	685a      	ldr	r2, [r3, #4]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80080c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	689a      	ldr	r2, [r3, #8]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80080d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f042 0201 	orr.w	r2, r2, #1
 80080e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f001 fadb 	bl	80096a0 <UART_CheckIdleState>
 80080ea:	4603      	mov	r3, r0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3708      	adds	r7, #8
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b08a      	sub	sp, #40	@ 0x28
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	4613      	mov	r3, r2
 8008100:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008108:	2b20      	cmp	r3, #32
 800810a:	d137      	bne.n	800817c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d002      	beq.n	8008118 <HAL_UART_Receive_DMA+0x24>
 8008112:	88fb      	ldrh	r3, [r7, #6]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d101      	bne.n	800811c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	e030      	b.n	800817e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2200      	movs	r2, #0
 8008120:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a18      	ldr	r2, [pc, #96]	@ (8008188 <HAL_UART_Receive_DMA+0x94>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d01f      	beq.n	800816c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008136:	2b00      	cmp	r3, #0
 8008138:	d018      	beq.n	800816c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	e853 3f00 	ldrex	r3, [r3]
 8008146:	613b      	str	r3, [r7, #16]
   return(result);
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800814e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	461a      	mov	r2, r3
 8008156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008158:	623b      	str	r3, [r7, #32]
 800815a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800815c:	69f9      	ldr	r1, [r7, #28]
 800815e:	6a3a      	ldr	r2, [r7, #32]
 8008160:	e841 2300 	strex	r3, r2, [r1]
 8008164:	61bb      	str	r3, [r7, #24]
   return(result);
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1e6      	bne.n	800813a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800816c:	88fb      	ldrh	r3, [r7, #6]
 800816e:	461a      	mov	r2, r3
 8008170:	68b9      	ldr	r1, [r7, #8]
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f001 fbac 	bl	80098d0 <UART_Start_Receive_DMA>
 8008178:	4603      	mov	r3, r0
 800817a:	e000      	b.n	800817e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800817c:	2302      	movs	r3, #2
  }
}
 800817e:	4618      	mov	r0, r3
 8008180:	3728      	adds	r7, #40	@ 0x28
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	58000c00 	.word	0x58000c00

0800818c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b090      	sub	sp, #64	@ 0x40
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800819a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081a2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081ae:	2b80      	cmp	r3, #128	@ 0x80
 80081b0:	d139      	bne.n	8008226 <HAL_UART_DMAStop+0x9a>
 80081b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081b4:	2b21      	cmp	r3, #33	@ 0x21
 80081b6:	d136      	bne.n	8008226 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	3308      	adds	r3, #8
 80081be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c0:	6a3b      	ldr	r3, [r7, #32]
 80081c2:	e853 3f00 	ldrex	r3, [r3]
 80081c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	3308      	adds	r3, #8
 80081d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80081d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80081da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80081de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081e0:	e841 2300 	strex	r3, r2, [r1]
 80081e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80081e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d1e5      	bne.n	80081b8 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d015      	beq.n	8008220 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081f8:	4618      	mov	r0, r3
 80081fa:	f7fa fe2b 	bl	8002e54 <HAL_DMA_Abort>
 80081fe:	4603      	mov	r3, r0
 8008200:	2b00      	cmp	r3, #0
 8008202:	d00d      	beq.n	8008220 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008208:	4618      	mov	r0, r3
 800820a:	f7fc fab1 	bl	8004770 <HAL_DMA_GetError>
 800820e:	4603      	mov	r3, r0
 8008210:	2b20      	cmp	r3, #32
 8008212:	d105      	bne.n	8008220 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2210      	movs	r2, #16
 8008218:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800821c:	2303      	movs	r3, #3
 800821e:	e047      	b.n	80082b0 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f001 fbfb 	bl	8009a1c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008230:	2b40      	cmp	r3, #64	@ 0x40
 8008232:	d13c      	bne.n	80082ae <HAL_UART_DMAStop+0x122>
 8008234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008236:	2b22      	cmp	r3, #34	@ 0x22
 8008238:	d139      	bne.n	80082ae <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	3308      	adds	r3, #8
 8008240:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	e853 3f00 	ldrex	r3, [r3]
 8008248:	60bb      	str	r3, [r7, #8]
   return(result);
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008250:	633b      	str	r3, [r7, #48]	@ 0x30
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3308      	adds	r3, #8
 8008258:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800825a:	61ba      	str	r2, [r7, #24]
 800825c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825e:	6979      	ldr	r1, [r7, #20]
 8008260:	69ba      	ldr	r2, [r7, #24]
 8008262:	e841 2300 	strex	r3, r2, [r1]
 8008266:	613b      	str	r3, [r7, #16]
   return(result);
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1e5      	bne.n	800823a <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008274:	2b00      	cmp	r3, #0
 8008276:	d017      	beq.n	80082a8 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800827e:	4618      	mov	r0, r3
 8008280:	f7fa fde8 	bl	8002e54 <HAL_DMA_Abort>
 8008284:	4603      	mov	r3, r0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d00e      	beq.n	80082a8 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008290:	4618      	mov	r0, r3
 8008292:	f7fc fa6d 	bl	8004770 <HAL_DMA_GetError>
 8008296:	4603      	mov	r3, r0
 8008298:	2b20      	cmp	r3, #32
 800829a:	d105      	bne.n	80082a8 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2210      	movs	r2, #16
 80082a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e003      	b.n	80082b0 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f001 fbf9 	bl	8009aa0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3740      	adds	r7, #64	@ 0x40
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b0ba      	sub	sp, #232	@ 0xe8
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	69db      	ldr	r3, [r3, #28]
 80082c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80082de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80082e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80082e6:	4013      	ands	r3, r2
 80082e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80082ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d11b      	bne.n	800832c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80082f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082f8:	f003 0320 	and.w	r3, r3, #32
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d015      	beq.n	800832c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008304:	f003 0320 	and.w	r3, r3, #32
 8008308:	2b00      	cmp	r3, #0
 800830a:	d105      	bne.n	8008318 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800830c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008310:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008314:	2b00      	cmp	r3, #0
 8008316:	d009      	beq.n	800832c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800831c:	2b00      	cmp	r3, #0
 800831e:	f000 8393 	beq.w	8008a48 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	4798      	blx	r3
      }
      return;
 800832a:	e38d      	b.n	8008a48 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800832c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008330:	2b00      	cmp	r3, #0
 8008332:	f000 8123 	beq.w	800857c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008336:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800833a:	4b8d      	ldr	r3, [pc, #564]	@ (8008570 <HAL_UART_IRQHandler+0x2b8>)
 800833c:	4013      	ands	r3, r2
 800833e:	2b00      	cmp	r3, #0
 8008340:	d106      	bne.n	8008350 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008342:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008346:	4b8b      	ldr	r3, [pc, #556]	@ (8008574 <HAL_UART_IRQHandler+0x2bc>)
 8008348:	4013      	ands	r3, r2
 800834a:	2b00      	cmp	r3, #0
 800834c:	f000 8116 	beq.w	800857c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008354:	f003 0301 	and.w	r3, r3, #1
 8008358:	2b00      	cmp	r3, #0
 800835a:	d011      	beq.n	8008380 <HAL_UART_IRQHandler+0xc8>
 800835c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00b      	beq.n	8008380 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2201      	movs	r2, #1
 800836e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008376:	f043 0201 	orr.w	r2, r3, #1
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008384:	f003 0302 	and.w	r3, r3, #2
 8008388:	2b00      	cmp	r3, #0
 800838a:	d011      	beq.n	80083b0 <HAL_UART_IRQHandler+0xf8>
 800838c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008390:	f003 0301 	and.w	r3, r3, #1
 8008394:	2b00      	cmp	r3, #0
 8008396:	d00b      	beq.n	80083b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	2202      	movs	r2, #2
 800839e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083a6:	f043 0204 	orr.w	r2, r3, #4
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083b4:	f003 0304 	and.w	r3, r3, #4
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d011      	beq.n	80083e0 <HAL_UART_IRQHandler+0x128>
 80083bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083c0:	f003 0301 	and.w	r3, r3, #1
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00b      	beq.n	80083e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	2204      	movs	r2, #4
 80083ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083d6:	f043 0202 	orr.w	r2, r3, #2
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80083e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083e4:	f003 0308 	and.w	r3, r3, #8
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d017      	beq.n	800841c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80083ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083f0:	f003 0320 	and.w	r3, r3, #32
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d105      	bne.n	8008404 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80083f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80083fc:	4b5c      	ldr	r3, [pc, #368]	@ (8008570 <HAL_UART_IRQHandler+0x2b8>)
 80083fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008400:	2b00      	cmp	r3, #0
 8008402:	d00b      	beq.n	800841c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2208      	movs	r2, #8
 800840a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008412:	f043 0208 	orr.w	r2, r3, #8
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800841c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008420:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008424:	2b00      	cmp	r3, #0
 8008426:	d012      	beq.n	800844e <HAL_UART_IRQHandler+0x196>
 8008428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800842c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00c      	beq.n	800844e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800843c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008444:	f043 0220 	orr.w	r2, r3, #32
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 82f9 	beq.w	8008a4c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800845a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800845e:	f003 0320 	and.w	r3, r3, #32
 8008462:	2b00      	cmp	r3, #0
 8008464:	d013      	beq.n	800848e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800846a:	f003 0320 	and.w	r3, r3, #32
 800846e:	2b00      	cmp	r3, #0
 8008470:	d105      	bne.n	800847e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008472:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800847a:	2b00      	cmp	r3, #0
 800847c:	d007      	beq.n	800848e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008482:	2b00      	cmp	r3, #0
 8008484:	d003      	beq.n	800848e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008494:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084a2:	2b40      	cmp	r3, #64	@ 0x40
 80084a4:	d005      	beq.n	80084b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80084a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80084aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d054      	beq.n	800855c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f001 faf4 	bl	8009aa0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084c2:	2b40      	cmp	r3, #64	@ 0x40
 80084c4:	d146      	bne.n	8008554 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	3308      	adds	r3, #8
 80084cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084d4:	e853 3f00 	ldrex	r3, [r3]
 80084d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80084dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80084e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	3308      	adds	r3, #8
 80084ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80084f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80084f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80084fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008502:	e841 2300 	strex	r3, r2, [r1]
 8008506:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800850a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800850e:	2b00      	cmp	r3, #0
 8008510:	d1d9      	bne.n	80084c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008518:	2b00      	cmp	r3, #0
 800851a:	d017      	beq.n	800854c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008522:	4a15      	ldr	r2, [pc, #84]	@ (8008578 <HAL_UART_IRQHandler+0x2c0>)
 8008524:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800852c:	4618      	mov	r0, r3
 800852e:	f7fa ffaf 	bl	8003490 <HAL_DMA_Abort_IT>
 8008532:	4603      	mov	r3, r0
 8008534:	2b00      	cmp	r3, #0
 8008536:	d019      	beq.n	800856c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800853e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008546:	4610      	mov	r0, r2
 8008548:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800854a:	e00f      	b.n	800856c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f7f9 fc03 	bl	8001d58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008552:	e00b      	b.n	800856c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f7f9 fbff 	bl	8001d58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800855a:	e007      	b.n	800856c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f7f9 fbfb 	bl	8001d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2200      	movs	r2, #0
 8008566:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800856a:	e26f      	b.n	8008a4c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800856c:	bf00      	nop
    return;
 800856e:	e26d      	b.n	8008a4c <HAL_UART_IRQHandler+0x794>
 8008570:	10000001 	.word	0x10000001
 8008574:	04000120 	.word	0x04000120
 8008578:	08009d53 	.word	0x08009d53

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008580:	2b01      	cmp	r3, #1
 8008582:	f040 8203 	bne.w	800898c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800858a:	f003 0310 	and.w	r3, r3, #16
 800858e:	2b00      	cmp	r3, #0
 8008590:	f000 81fc 	beq.w	800898c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008594:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008598:	f003 0310 	and.w	r3, r3, #16
 800859c:	2b00      	cmp	r3, #0
 800859e:	f000 81f5 	beq.w	800898c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	2210      	movs	r2, #16
 80085a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085b4:	2b40      	cmp	r3, #64	@ 0x40
 80085b6:	f040 816d 	bne.w	8008894 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4aa4      	ldr	r2, [pc, #656]	@ (8008854 <HAL_UART_IRQHandler+0x59c>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d068      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4aa1      	ldr	r2, [pc, #644]	@ (8008858 <HAL_UART_IRQHandler+0x5a0>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d061      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a9f      	ldr	r2, [pc, #636]	@ (800885c <HAL_UART_IRQHandler+0x5a4>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d05a      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a9c      	ldr	r2, [pc, #624]	@ (8008860 <HAL_UART_IRQHandler+0x5a8>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d053      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a9a      	ldr	r2, [pc, #616]	@ (8008864 <HAL_UART_IRQHandler+0x5ac>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d04c      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a97      	ldr	r2, [pc, #604]	@ (8008868 <HAL_UART_IRQHandler+0x5b0>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d045      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a95      	ldr	r2, [pc, #596]	@ (800886c <HAL_UART_IRQHandler+0x5b4>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d03e      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a92      	ldr	r2, [pc, #584]	@ (8008870 <HAL_UART_IRQHandler+0x5b8>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d037      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a90      	ldr	r2, [pc, #576]	@ (8008874 <HAL_UART_IRQHandler+0x5bc>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d030      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a8d      	ldr	r2, [pc, #564]	@ (8008878 <HAL_UART_IRQHandler+0x5c0>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d029      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a8b      	ldr	r2, [pc, #556]	@ (800887c <HAL_UART_IRQHandler+0x5c4>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d022      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a88      	ldr	r2, [pc, #544]	@ (8008880 <HAL_UART_IRQHandler+0x5c8>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d01b      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a86      	ldr	r2, [pc, #536]	@ (8008884 <HAL_UART_IRQHandler+0x5cc>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d014      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a83      	ldr	r2, [pc, #524]	@ (8008888 <HAL_UART_IRQHandler+0x5d0>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d00d      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a81      	ldr	r2, [pc, #516]	@ (800888c <HAL_UART_IRQHandler+0x5d4>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d006      	beq.n	800869a <HAL_UART_IRQHandler+0x3e2>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a7e      	ldr	r2, [pc, #504]	@ (8008890 <HAL_UART_IRQHandler+0x5d8>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d106      	bne.n	80086a8 <HAL_UART_IRQHandler+0x3f0>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	e005      	b.n	80086b4 <HAL_UART_IRQHandler+0x3fc>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80086b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80086bc:	2b00      	cmp	r3, #0
 80086be:	f000 80ad 	beq.w	800881c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80086c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80086cc:	429a      	cmp	r2, r3
 80086ce:	f080 80a5 	bcs.w	800881c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80086d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086e2:	69db      	ldr	r3, [r3, #28]
 80086e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086e8:	f000 8087 	beq.w	80087fa <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80086f8:	e853 3f00 	ldrex	r3, [r3]
 80086fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008700:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008708:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	461a      	mov	r2, r3
 8008712:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008716:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800871a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008722:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008726:	e841 2300 	strex	r3, r2, [r1]
 800872a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800872e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008732:	2b00      	cmp	r3, #0
 8008734:	d1da      	bne.n	80086ec <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	3308      	adds	r3, #8
 800873c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008740:	e853 3f00 	ldrex	r3, [r3]
 8008744:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008746:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008748:	f023 0301 	bic.w	r3, r3, #1
 800874c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	3308      	adds	r3, #8
 8008756:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800875a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800875e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008760:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008762:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008766:	e841 2300 	strex	r3, r2, [r1]
 800876a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800876c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1e1      	bne.n	8008736 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	3308      	adds	r3, #8
 8008778:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800877a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800877c:	e853 3f00 	ldrex	r3, [r3]
 8008780:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008782:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008784:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008788:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	3308      	adds	r3, #8
 8008792:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008796:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008798:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800879c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800879e:	e841 2300 	strex	r3, r2, [r1]
 80087a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80087a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d1e3      	bne.n	8008772 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2220      	movs	r2, #32
 80087ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2200      	movs	r2, #0
 80087b6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087c0:	e853 3f00 	ldrex	r3, [r3]
 80087c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80087c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087c8:	f023 0310 	bic.w	r3, r3, #16
 80087cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	461a      	mov	r2, r3
 80087d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80087dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80087e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80087e2:	e841 2300 	strex	r3, r2, [r1]
 80087e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80087e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1e4      	bne.n	80087b8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087f4:	4618      	mov	r0, r3
 80087f6:	f7fa fb2d 	bl	8002e54 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2202      	movs	r2, #2
 80087fe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800880c:	b29b      	uxth	r3, r3
 800880e:	1ad3      	subs	r3, r2, r3
 8008810:	b29b      	uxth	r3, r3
 8008812:	4619      	mov	r1, r3
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f7f9 fa21 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800881a:	e119      	b.n	8008a50 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008822:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008826:	429a      	cmp	r2, r3
 8008828:	f040 8112 	bne.w	8008a50 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008832:	69db      	ldr	r3, [r3, #28]
 8008834:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008838:	f040 810a 	bne.w	8008a50 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2202      	movs	r2, #2
 8008840:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f7f9 fa06 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
      return;
 8008850:	e0fe      	b.n	8008a50 <HAL_UART_IRQHandler+0x798>
 8008852:	bf00      	nop
 8008854:	40020010 	.word	0x40020010
 8008858:	40020028 	.word	0x40020028
 800885c:	40020040 	.word	0x40020040
 8008860:	40020058 	.word	0x40020058
 8008864:	40020070 	.word	0x40020070
 8008868:	40020088 	.word	0x40020088
 800886c:	400200a0 	.word	0x400200a0
 8008870:	400200b8 	.word	0x400200b8
 8008874:	40020410 	.word	0x40020410
 8008878:	40020428 	.word	0x40020428
 800887c:	40020440 	.word	0x40020440
 8008880:	40020458 	.word	0x40020458
 8008884:	40020470 	.word	0x40020470
 8008888:	40020488 	.word	0x40020488
 800888c:	400204a0 	.word	0x400204a0
 8008890:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	1ad3      	subs	r3, r2, r3
 80088a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	f000 80cf 	beq.w	8008a54 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80088b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	f000 80ca 	beq.w	8008a54 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c8:	e853 3f00 	ldrex	r3, [r3]
 80088cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	461a      	mov	r2, r3
 80088de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80088e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80088e4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088ea:	e841 2300 	strex	r3, r2, [r1]
 80088ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d1e4      	bne.n	80088c0 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	3308      	adds	r3, #8
 80088fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008900:	e853 3f00 	ldrex	r3, [r3]
 8008904:	623b      	str	r3, [r7, #32]
   return(result);
 8008906:	6a3a      	ldr	r2, [r7, #32]
 8008908:	4b55      	ldr	r3, [pc, #340]	@ (8008a60 <HAL_UART_IRQHandler+0x7a8>)
 800890a:	4013      	ands	r3, r2
 800890c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	3308      	adds	r3, #8
 8008916:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800891a:	633a      	str	r2, [r7, #48]	@ 0x30
 800891c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800891e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008920:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008922:	e841 2300 	strex	r3, r2, [r1]
 8008926:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800892a:	2b00      	cmp	r3, #0
 800892c:	d1e3      	bne.n	80088f6 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2220      	movs	r2, #32
 8008932:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	e853 3f00 	ldrex	r3, [r3]
 800894e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f023 0310 	bic.w	r3, r3, #16
 8008956:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	461a      	mov	r2, r3
 8008960:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008964:	61fb      	str	r3, [r7, #28]
 8008966:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008968:	69b9      	ldr	r1, [r7, #24]
 800896a:	69fa      	ldr	r2, [r7, #28]
 800896c:	e841 2300 	strex	r3, r2, [r1]
 8008970:	617b      	str	r3, [r7, #20]
   return(result);
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d1e4      	bne.n	8008942 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2202      	movs	r2, #2
 800897c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800897e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008982:	4619      	mov	r1, r3
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f7f9 f969 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800898a:	e063      	b.n	8008a54 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800898c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008990:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008994:	2b00      	cmp	r3, #0
 8008996:	d00e      	beq.n	80089b6 <HAL_UART_IRQHandler+0x6fe>
 8008998:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800899c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d008      	beq.n	80089b6 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80089ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f001 fa0c 	bl	8009dcc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089b4:	e051      	b.n	8008a5a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80089b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d014      	beq.n	80089ec <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80089c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d105      	bne.n	80089da <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80089ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d008      	beq.n	80089ec <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d03a      	beq.n	8008a58 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	4798      	blx	r3
    }
    return;
 80089ea:	e035      	b.n	8008a58 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80089ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d009      	beq.n	8008a0c <HAL_UART_IRQHandler+0x754>
 80089f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d003      	beq.n	8008a0c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f001 f9b6 	bl	8009d76 <UART_EndTransmit_IT>
    return;
 8008a0a:	e026      	b.n	8008a5a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d009      	beq.n	8008a2c <HAL_UART_IRQHandler+0x774>
 8008a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a1c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d003      	beq.n	8008a2c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f001 f9e5 	bl	8009df4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a2a:	e016      	b.n	8008a5a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d010      	beq.n	8008a5a <HAL_UART_IRQHandler+0x7a2>
 8008a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	da0c      	bge.n	8008a5a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f001 f9cd 	bl	8009de0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a46:	e008      	b.n	8008a5a <HAL_UART_IRQHandler+0x7a2>
      return;
 8008a48:	bf00      	nop
 8008a4a:	e006      	b.n	8008a5a <HAL_UART_IRQHandler+0x7a2>
    return;
 8008a4c:	bf00      	nop
 8008a4e:	e004      	b.n	8008a5a <HAL_UART_IRQHandler+0x7a2>
      return;
 8008a50:	bf00      	nop
 8008a52:	e002      	b.n	8008a5a <HAL_UART_IRQHandler+0x7a2>
      return;
 8008a54:	bf00      	nop
 8008a56:	e000      	b.n	8008a5a <HAL_UART_IRQHandler+0x7a2>
    return;
 8008a58:	bf00      	nop
  }
}
 8008a5a:	37e8      	adds	r7, #232	@ 0xe8
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}
 8008a60:	effffffe 	.word	0xeffffffe

08008a64 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b083      	sub	sp, #12
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008a6c:	bf00      	nop
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008a80:	bf00      	nop
 8008a82:	370c      	adds	r7, #12
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr

08008a8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a90:	b092      	sub	sp, #72	@ 0x48
 8008a92:	af00      	add	r7, sp, #0
 8008a94:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a96:	2300      	movs	r3, #0
 8008a98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	689a      	ldr	r2, [r3, #8]
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	691b      	ldr	r3, [r3, #16]
 8008aa4:	431a      	orrs	r2, r3
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	695b      	ldr	r3, [r3, #20]
 8008aaa:	431a      	orrs	r2, r3
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	69db      	ldr	r3, [r3, #28]
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	681a      	ldr	r2, [r3, #0]
 8008aba:	4bbe      	ldr	r3, [pc, #760]	@ (8008db4 <UART_SetConfig+0x328>)
 8008abc:	4013      	ands	r3, r2
 8008abe:	697a      	ldr	r2, [r7, #20]
 8008ac0:	6812      	ldr	r2, [r2, #0]
 8008ac2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008ac4:	430b      	orrs	r3, r1
 8008ac6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	68da      	ldr	r2, [r3, #12]
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	430a      	orrs	r2, r1
 8008adc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	699b      	ldr	r3, [r3, #24]
 8008ae2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4ab3      	ldr	r2, [pc, #716]	@ (8008db8 <UART_SetConfig+0x32c>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d004      	beq.n	8008af8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	6a1b      	ldr	r3, [r3, #32]
 8008af2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008af4:	4313      	orrs	r3, r2
 8008af6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	689a      	ldr	r2, [r3, #8]
 8008afe:	4baf      	ldr	r3, [pc, #700]	@ (8008dbc <UART_SetConfig+0x330>)
 8008b00:	4013      	ands	r3, r2
 8008b02:	697a      	ldr	r2, [r7, #20]
 8008b04:	6812      	ldr	r2, [r2, #0]
 8008b06:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008b08:	430b      	orrs	r3, r1
 8008b0a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b12:	f023 010f 	bic.w	r1, r3, #15
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	430a      	orrs	r2, r1
 8008b20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4aa6      	ldr	r2, [pc, #664]	@ (8008dc0 <UART_SetConfig+0x334>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d177      	bne.n	8008c1c <UART_SetConfig+0x190>
 8008b2c:	4ba5      	ldr	r3, [pc, #660]	@ (8008dc4 <UART_SetConfig+0x338>)
 8008b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b34:	2b28      	cmp	r3, #40	@ 0x28
 8008b36:	d86d      	bhi.n	8008c14 <UART_SetConfig+0x188>
 8008b38:	a201      	add	r2, pc, #4	@ (adr r2, 8008b40 <UART_SetConfig+0xb4>)
 8008b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b3e:	bf00      	nop
 8008b40:	08008be5 	.word	0x08008be5
 8008b44:	08008c15 	.word	0x08008c15
 8008b48:	08008c15 	.word	0x08008c15
 8008b4c:	08008c15 	.word	0x08008c15
 8008b50:	08008c15 	.word	0x08008c15
 8008b54:	08008c15 	.word	0x08008c15
 8008b58:	08008c15 	.word	0x08008c15
 8008b5c:	08008c15 	.word	0x08008c15
 8008b60:	08008bed 	.word	0x08008bed
 8008b64:	08008c15 	.word	0x08008c15
 8008b68:	08008c15 	.word	0x08008c15
 8008b6c:	08008c15 	.word	0x08008c15
 8008b70:	08008c15 	.word	0x08008c15
 8008b74:	08008c15 	.word	0x08008c15
 8008b78:	08008c15 	.word	0x08008c15
 8008b7c:	08008c15 	.word	0x08008c15
 8008b80:	08008bf5 	.word	0x08008bf5
 8008b84:	08008c15 	.word	0x08008c15
 8008b88:	08008c15 	.word	0x08008c15
 8008b8c:	08008c15 	.word	0x08008c15
 8008b90:	08008c15 	.word	0x08008c15
 8008b94:	08008c15 	.word	0x08008c15
 8008b98:	08008c15 	.word	0x08008c15
 8008b9c:	08008c15 	.word	0x08008c15
 8008ba0:	08008bfd 	.word	0x08008bfd
 8008ba4:	08008c15 	.word	0x08008c15
 8008ba8:	08008c15 	.word	0x08008c15
 8008bac:	08008c15 	.word	0x08008c15
 8008bb0:	08008c15 	.word	0x08008c15
 8008bb4:	08008c15 	.word	0x08008c15
 8008bb8:	08008c15 	.word	0x08008c15
 8008bbc:	08008c15 	.word	0x08008c15
 8008bc0:	08008c05 	.word	0x08008c05
 8008bc4:	08008c15 	.word	0x08008c15
 8008bc8:	08008c15 	.word	0x08008c15
 8008bcc:	08008c15 	.word	0x08008c15
 8008bd0:	08008c15 	.word	0x08008c15
 8008bd4:	08008c15 	.word	0x08008c15
 8008bd8:	08008c15 	.word	0x08008c15
 8008bdc:	08008c15 	.word	0x08008c15
 8008be0:	08008c0d 	.word	0x08008c0d
 8008be4:	2301      	movs	r3, #1
 8008be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bea:	e222      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008bec:	2304      	movs	r3, #4
 8008bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bf2:	e21e      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008bf4:	2308      	movs	r3, #8
 8008bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bfa:	e21a      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008bfc:	2310      	movs	r3, #16
 8008bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c02:	e216      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c04:	2320      	movs	r3, #32
 8008c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c0a:	e212      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c0c:	2340      	movs	r3, #64	@ 0x40
 8008c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c12:	e20e      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c14:	2380      	movs	r3, #128	@ 0x80
 8008c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c1a:	e20a      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a69      	ldr	r2, [pc, #420]	@ (8008dc8 <UART_SetConfig+0x33c>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d130      	bne.n	8008c88 <UART_SetConfig+0x1fc>
 8008c26:	4b67      	ldr	r3, [pc, #412]	@ (8008dc4 <UART_SetConfig+0x338>)
 8008c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c2a:	f003 0307 	and.w	r3, r3, #7
 8008c2e:	2b05      	cmp	r3, #5
 8008c30:	d826      	bhi.n	8008c80 <UART_SetConfig+0x1f4>
 8008c32:	a201      	add	r2, pc, #4	@ (adr r2, 8008c38 <UART_SetConfig+0x1ac>)
 8008c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c38:	08008c51 	.word	0x08008c51
 8008c3c:	08008c59 	.word	0x08008c59
 8008c40:	08008c61 	.word	0x08008c61
 8008c44:	08008c69 	.word	0x08008c69
 8008c48:	08008c71 	.word	0x08008c71
 8008c4c:	08008c79 	.word	0x08008c79
 8008c50:	2300      	movs	r3, #0
 8008c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c56:	e1ec      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c58:	2304      	movs	r3, #4
 8008c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c5e:	e1e8      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c60:	2308      	movs	r3, #8
 8008c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c66:	e1e4      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c68:	2310      	movs	r3, #16
 8008c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c6e:	e1e0      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c70:	2320      	movs	r3, #32
 8008c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c76:	e1dc      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c78:	2340      	movs	r3, #64	@ 0x40
 8008c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c7e:	e1d8      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c80:	2380      	movs	r3, #128	@ 0x80
 8008c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c86:	e1d4      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a4f      	ldr	r2, [pc, #316]	@ (8008dcc <UART_SetConfig+0x340>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d130      	bne.n	8008cf4 <UART_SetConfig+0x268>
 8008c92:	4b4c      	ldr	r3, [pc, #304]	@ (8008dc4 <UART_SetConfig+0x338>)
 8008c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c96:	f003 0307 	and.w	r3, r3, #7
 8008c9a:	2b05      	cmp	r3, #5
 8008c9c:	d826      	bhi.n	8008cec <UART_SetConfig+0x260>
 8008c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8008ca4 <UART_SetConfig+0x218>)
 8008ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ca4:	08008cbd 	.word	0x08008cbd
 8008ca8:	08008cc5 	.word	0x08008cc5
 8008cac:	08008ccd 	.word	0x08008ccd
 8008cb0:	08008cd5 	.word	0x08008cd5
 8008cb4:	08008cdd 	.word	0x08008cdd
 8008cb8:	08008ce5 	.word	0x08008ce5
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cc2:	e1b6      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008cc4:	2304      	movs	r3, #4
 8008cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cca:	e1b2      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008ccc:	2308      	movs	r3, #8
 8008cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cd2:	e1ae      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008cd4:	2310      	movs	r3, #16
 8008cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cda:	e1aa      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008cdc:	2320      	movs	r3, #32
 8008cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ce2:	e1a6      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008ce4:	2340      	movs	r3, #64	@ 0x40
 8008ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cea:	e1a2      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008cec:	2380      	movs	r3, #128	@ 0x80
 8008cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cf2:	e19e      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a35      	ldr	r2, [pc, #212]	@ (8008dd0 <UART_SetConfig+0x344>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d130      	bne.n	8008d60 <UART_SetConfig+0x2d4>
 8008cfe:	4b31      	ldr	r3, [pc, #196]	@ (8008dc4 <UART_SetConfig+0x338>)
 8008d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d02:	f003 0307 	and.w	r3, r3, #7
 8008d06:	2b05      	cmp	r3, #5
 8008d08:	d826      	bhi.n	8008d58 <UART_SetConfig+0x2cc>
 8008d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d10 <UART_SetConfig+0x284>)
 8008d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d10:	08008d29 	.word	0x08008d29
 8008d14:	08008d31 	.word	0x08008d31
 8008d18:	08008d39 	.word	0x08008d39
 8008d1c:	08008d41 	.word	0x08008d41
 8008d20:	08008d49 	.word	0x08008d49
 8008d24:	08008d51 	.word	0x08008d51
 8008d28:	2300      	movs	r3, #0
 8008d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d2e:	e180      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008d30:	2304      	movs	r3, #4
 8008d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d36:	e17c      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008d38:	2308      	movs	r3, #8
 8008d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d3e:	e178      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008d40:	2310      	movs	r3, #16
 8008d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d46:	e174      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008d48:	2320      	movs	r3, #32
 8008d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d4e:	e170      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008d50:	2340      	movs	r3, #64	@ 0x40
 8008d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d56:	e16c      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008d58:	2380      	movs	r3, #128	@ 0x80
 8008d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d5e:	e168      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a1b      	ldr	r2, [pc, #108]	@ (8008dd4 <UART_SetConfig+0x348>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d142      	bne.n	8008df0 <UART_SetConfig+0x364>
 8008d6a:	4b16      	ldr	r3, [pc, #88]	@ (8008dc4 <UART_SetConfig+0x338>)
 8008d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d6e:	f003 0307 	and.w	r3, r3, #7
 8008d72:	2b05      	cmp	r3, #5
 8008d74:	d838      	bhi.n	8008de8 <UART_SetConfig+0x35c>
 8008d76:	a201      	add	r2, pc, #4	@ (adr r2, 8008d7c <UART_SetConfig+0x2f0>)
 8008d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d7c:	08008d95 	.word	0x08008d95
 8008d80:	08008d9d 	.word	0x08008d9d
 8008d84:	08008da5 	.word	0x08008da5
 8008d88:	08008dad 	.word	0x08008dad
 8008d8c:	08008dd9 	.word	0x08008dd9
 8008d90:	08008de1 	.word	0x08008de1
 8008d94:	2300      	movs	r3, #0
 8008d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d9a:	e14a      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008d9c:	2304      	movs	r3, #4
 8008d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008da2:	e146      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008da4:	2308      	movs	r3, #8
 8008da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008daa:	e142      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008dac:	2310      	movs	r3, #16
 8008dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008db2:	e13e      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008db4:	cfff69f3 	.word	0xcfff69f3
 8008db8:	58000c00 	.word	0x58000c00
 8008dbc:	11fff4ff 	.word	0x11fff4ff
 8008dc0:	40011000 	.word	0x40011000
 8008dc4:	58024400 	.word	0x58024400
 8008dc8:	40004400 	.word	0x40004400
 8008dcc:	40004800 	.word	0x40004800
 8008dd0:	40004c00 	.word	0x40004c00
 8008dd4:	40005000 	.word	0x40005000
 8008dd8:	2320      	movs	r3, #32
 8008dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dde:	e128      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008de0:	2340      	movs	r3, #64	@ 0x40
 8008de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008de6:	e124      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008de8:	2380      	movs	r3, #128	@ 0x80
 8008dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dee:	e120      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4acb      	ldr	r2, [pc, #812]	@ (8009124 <UART_SetConfig+0x698>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d176      	bne.n	8008ee8 <UART_SetConfig+0x45c>
 8008dfa:	4bcb      	ldr	r3, [pc, #812]	@ (8009128 <UART_SetConfig+0x69c>)
 8008dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dfe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e02:	2b28      	cmp	r3, #40	@ 0x28
 8008e04:	d86c      	bhi.n	8008ee0 <UART_SetConfig+0x454>
 8008e06:	a201      	add	r2, pc, #4	@ (adr r2, 8008e0c <UART_SetConfig+0x380>)
 8008e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e0c:	08008eb1 	.word	0x08008eb1
 8008e10:	08008ee1 	.word	0x08008ee1
 8008e14:	08008ee1 	.word	0x08008ee1
 8008e18:	08008ee1 	.word	0x08008ee1
 8008e1c:	08008ee1 	.word	0x08008ee1
 8008e20:	08008ee1 	.word	0x08008ee1
 8008e24:	08008ee1 	.word	0x08008ee1
 8008e28:	08008ee1 	.word	0x08008ee1
 8008e2c:	08008eb9 	.word	0x08008eb9
 8008e30:	08008ee1 	.word	0x08008ee1
 8008e34:	08008ee1 	.word	0x08008ee1
 8008e38:	08008ee1 	.word	0x08008ee1
 8008e3c:	08008ee1 	.word	0x08008ee1
 8008e40:	08008ee1 	.word	0x08008ee1
 8008e44:	08008ee1 	.word	0x08008ee1
 8008e48:	08008ee1 	.word	0x08008ee1
 8008e4c:	08008ec1 	.word	0x08008ec1
 8008e50:	08008ee1 	.word	0x08008ee1
 8008e54:	08008ee1 	.word	0x08008ee1
 8008e58:	08008ee1 	.word	0x08008ee1
 8008e5c:	08008ee1 	.word	0x08008ee1
 8008e60:	08008ee1 	.word	0x08008ee1
 8008e64:	08008ee1 	.word	0x08008ee1
 8008e68:	08008ee1 	.word	0x08008ee1
 8008e6c:	08008ec9 	.word	0x08008ec9
 8008e70:	08008ee1 	.word	0x08008ee1
 8008e74:	08008ee1 	.word	0x08008ee1
 8008e78:	08008ee1 	.word	0x08008ee1
 8008e7c:	08008ee1 	.word	0x08008ee1
 8008e80:	08008ee1 	.word	0x08008ee1
 8008e84:	08008ee1 	.word	0x08008ee1
 8008e88:	08008ee1 	.word	0x08008ee1
 8008e8c:	08008ed1 	.word	0x08008ed1
 8008e90:	08008ee1 	.word	0x08008ee1
 8008e94:	08008ee1 	.word	0x08008ee1
 8008e98:	08008ee1 	.word	0x08008ee1
 8008e9c:	08008ee1 	.word	0x08008ee1
 8008ea0:	08008ee1 	.word	0x08008ee1
 8008ea4:	08008ee1 	.word	0x08008ee1
 8008ea8:	08008ee1 	.word	0x08008ee1
 8008eac:	08008ed9 	.word	0x08008ed9
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eb6:	e0bc      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008eb8:	2304      	movs	r3, #4
 8008eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ebe:	e0b8      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008ec0:	2308      	movs	r3, #8
 8008ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ec6:	e0b4      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008ec8:	2310      	movs	r3, #16
 8008eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ece:	e0b0      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008ed0:	2320      	movs	r3, #32
 8008ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ed6:	e0ac      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008ed8:	2340      	movs	r3, #64	@ 0x40
 8008eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ede:	e0a8      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008ee0:	2380      	movs	r3, #128	@ 0x80
 8008ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ee6:	e0a4      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a8f      	ldr	r2, [pc, #572]	@ (800912c <UART_SetConfig+0x6a0>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d130      	bne.n	8008f54 <UART_SetConfig+0x4c8>
 8008ef2:	4b8d      	ldr	r3, [pc, #564]	@ (8009128 <UART_SetConfig+0x69c>)
 8008ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ef6:	f003 0307 	and.w	r3, r3, #7
 8008efa:	2b05      	cmp	r3, #5
 8008efc:	d826      	bhi.n	8008f4c <UART_SetConfig+0x4c0>
 8008efe:	a201      	add	r2, pc, #4	@ (adr r2, 8008f04 <UART_SetConfig+0x478>)
 8008f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f04:	08008f1d 	.word	0x08008f1d
 8008f08:	08008f25 	.word	0x08008f25
 8008f0c:	08008f2d 	.word	0x08008f2d
 8008f10:	08008f35 	.word	0x08008f35
 8008f14:	08008f3d 	.word	0x08008f3d
 8008f18:	08008f45 	.word	0x08008f45
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f22:	e086      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008f24:	2304      	movs	r3, #4
 8008f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f2a:	e082      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008f2c:	2308      	movs	r3, #8
 8008f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f32:	e07e      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008f34:	2310      	movs	r3, #16
 8008f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f3a:	e07a      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008f3c:	2320      	movs	r3, #32
 8008f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f42:	e076      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008f44:	2340      	movs	r3, #64	@ 0x40
 8008f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f4a:	e072      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008f4c:	2380      	movs	r3, #128	@ 0x80
 8008f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f52:	e06e      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a75      	ldr	r2, [pc, #468]	@ (8009130 <UART_SetConfig+0x6a4>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d130      	bne.n	8008fc0 <UART_SetConfig+0x534>
 8008f5e:	4b72      	ldr	r3, [pc, #456]	@ (8009128 <UART_SetConfig+0x69c>)
 8008f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f62:	f003 0307 	and.w	r3, r3, #7
 8008f66:	2b05      	cmp	r3, #5
 8008f68:	d826      	bhi.n	8008fb8 <UART_SetConfig+0x52c>
 8008f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f70 <UART_SetConfig+0x4e4>)
 8008f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f70:	08008f89 	.word	0x08008f89
 8008f74:	08008f91 	.word	0x08008f91
 8008f78:	08008f99 	.word	0x08008f99
 8008f7c:	08008fa1 	.word	0x08008fa1
 8008f80:	08008fa9 	.word	0x08008fa9
 8008f84:	08008fb1 	.word	0x08008fb1
 8008f88:	2300      	movs	r3, #0
 8008f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f8e:	e050      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008f90:	2304      	movs	r3, #4
 8008f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f96:	e04c      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008f98:	2308      	movs	r3, #8
 8008f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f9e:	e048      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008fa0:	2310      	movs	r3, #16
 8008fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fa6:	e044      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008fa8:	2320      	movs	r3, #32
 8008faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fae:	e040      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008fb0:	2340      	movs	r3, #64	@ 0x40
 8008fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fb6:	e03c      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008fb8:	2380      	movs	r3, #128	@ 0x80
 8008fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fbe:	e038      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4a5b      	ldr	r2, [pc, #364]	@ (8009134 <UART_SetConfig+0x6a8>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d130      	bne.n	800902c <UART_SetConfig+0x5a0>
 8008fca:	4b57      	ldr	r3, [pc, #348]	@ (8009128 <UART_SetConfig+0x69c>)
 8008fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fce:	f003 0307 	and.w	r3, r3, #7
 8008fd2:	2b05      	cmp	r3, #5
 8008fd4:	d826      	bhi.n	8009024 <UART_SetConfig+0x598>
 8008fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8008fdc <UART_SetConfig+0x550>)
 8008fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fdc:	08008ff5 	.word	0x08008ff5
 8008fe0:	08008ffd 	.word	0x08008ffd
 8008fe4:	08009005 	.word	0x08009005
 8008fe8:	0800900d 	.word	0x0800900d
 8008fec:	08009015 	.word	0x08009015
 8008ff0:	0800901d 	.word	0x0800901d
 8008ff4:	2302      	movs	r3, #2
 8008ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ffa:	e01a      	b.n	8009032 <UART_SetConfig+0x5a6>
 8008ffc:	2304      	movs	r3, #4
 8008ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009002:	e016      	b.n	8009032 <UART_SetConfig+0x5a6>
 8009004:	2308      	movs	r3, #8
 8009006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800900a:	e012      	b.n	8009032 <UART_SetConfig+0x5a6>
 800900c:	2310      	movs	r3, #16
 800900e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009012:	e00e      	b.n	8009032 <UART_SetConfig+0x5a6>
 8009014:	2320      	movs	r3, #32
 8009016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800901a:	e00a      	b.n	8009032 <UART_SetConfig+0x5a6>
 800901c:	2340      	movs	r3, #64	@ 0x40
 800901e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009022:	e006      	b.n	8009032 <UART_SetConfig+0x5a6>
 8009024:	2380      	movs	r3, #128	@ 0x80
 8009026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800902a:	e002      	b.n	8009032 <UART_SetConfig+0x5a6>
 800902c:	2380      	movs	r3, #128	@ 0x80
 800902e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a3f      	ldr	r2, [pc, #252]	@ (8009134 <UART_SetConfig+0x6a8>)
 8009038:	4293      	cmp	r3, r2
 800903a:	f040 80f8 	bne.w	800922e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800903e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009042:	2b20      	cmp	r3, #32
 8009044:	dc46      	bgt.n	80090d4 <UART_SetConfig+0x648>
 8009046:	2b02      	cmp	r3, #2
 8009048:	f2c0 8082 	blt.w	8009150 <UART_SetConfig+0x6c4>
 800904c:	3b02      	subs	r3, #2
 800904e:	2b1e      	cmp	r3, #30
 8009050:	d87e      	bhi.n	8009150 <UART_SetConfig+0x6c4>
 8009052:	a201      	add	r2, pc, #4	@ (adr r2, 8009058 <UART_SetConfig+0x5cc>)
 8009054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009058:	080090db 	.word	0x080090db
 800905c:	08009151 	.word	0x08009151
 8009060:	080090e3 	.word	0x080090e3
 8009064:	08009151 	.word	0x08009151
 8009068:	08009151 	.word	0x08009151
 800906c:	08009151 	.word	0x08009151
 8009070:	080090f3 	.word	0x080090f3
 8009074:	08009151 	.word	0x08009151
 8009078:	08009151 	.word	0x08009151
 800907c:	08009151 	.word	0x08009151
 8009080:	08009151 	.word	0x08009151
 8009084:	08009151 	.word	0x08009151
 8009088:	08009151 	.word	0x08009151
 800908c:	08009151 	.word	0x08009151
 8009090:	08009103 	.word	0x08009103
 8009094:	08009151 	.word	0x08009151
 8009098:	08009151 	.word	0x08009151
 800909c:	08009151 	.word	0x08009151
 80090a0:	08009151 	.word	0x08009151
 80090a4:	08009151 	.word	0x08009151
 80090a8:	08009151 	.word	0x08009151
 80090ac:	08009151 	.word	0x08009151
 80090b0:	08009151 	.word	0x08009151
 80090b4:	08009151 	.word	0x08009151
 80090b8:	08009151 	.word	0x08009151
 80090bc:	08009151 	.word	0x08009151
 80090c0:	08009151 	.word	0x08009151
 80090c4:	08009151 	.word	0x08009151
 80090c8:	08009151 	.word	0x08009151
 80090cc:	08009151 	.word	0x08009151
 80090d0:	08009143 	.word	0x08009143
 80090d4:	2b40      	cmp	r3, #64	@ 0x40
 80090d6:	d037      	beq.n	8009148 <UART_SetConfig+0x6bc>
 80090d8:	e03a      	b.n	8009150 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80090da:	f7fe fb99 	bl	8007810 <HAL_RCCEx_GetD3PCLK1Freq>
 80090de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80090e0:	e03c      	b.n	800915c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80090e6:	4618      	mov	r0, r3
 80090e8:	f7fe fba8 	bl	800783c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80090ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090f0:	e034      	b.n	800915c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80090f2:	f107 0318 	add.w	r3, r7, #24
 80090f6:	4618      	mov	r0, r3
 80090f8:	f7fe fcf4 	bl	8007ae4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009100:	e02c      	b.n	800915c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009102:	4b09      	ldr	r3, [pc, #36]	@ (8009128 <UART_SetConfig+0x69c>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f003 0320 	and.w	r3, r3, #32
 800910a:	2b00      	cmp	r3, #0
 800910c:	d016      	beq.n	800913c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800910e:	4b06      	ldr	r3, [pc, #24]	@ (8009128 <UART_SetConfig+0x69c>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	08db      	lsrs	r3, r3, #3
 8009114:	f003 0303 	and.w	r3, r3, #3
 8009118:	4a07      	ldr	r2, [pc, #28]	@ (8009138 <UART_SetConfig+0x6ac>)
 800911a:	fa22 f303 	lsr.w	r3, r2, r3
 800911e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009120:	e01c      	b.n	800915c <UART_SetConfig+0x6d0>
 8009122:	bf00      	nop
 8009124:	40011400 	.word	0x40011400
 8009128:	58024400 	.word	0x58024400
 800912c:	40007800 	.word	0x40007800
 8009130:	40007c00 	.word	0x40007c00
 8009134:	58000c00 	.word	0x58000c00
 8009138:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800913c:	4b9d      	ldr	r3, [pc, #628]	@ (80093b4 <UART_SetConfig+0x928>)
 800913e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009140:	e00c      	b.n	800915c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009142:	4b9d      	ldr	r3, [pc, #628]	@ (80093b8 <UART_SetConfig+0x92c>)
 8009144:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009146:	e009      	b.n	800915c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009148:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800914c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800914e:	e005      	b.n	800915c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009150:	2300      	movs	r3, #0
 8009152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009154:	2301      	movs	r3, #1
 8009156:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800915a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800915c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800915e:	2b00      	cmp	r3, #0
 8009160:	f000 81de 	beq.w	8009520 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009168:	4a94      	ldr	r2, [pc, #592]	@ (80093bc <UART_SetConfig+0x930>)
 800916a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800916e:	461a      	mov	r2, r3
 8009170:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009172:	fbb3 f3f2 	udiv	r3, r3, r2
 8009176:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	685a      	ldr	r2, [r3, #4]
 800917c:	4613      	mov	r3, r2
 800917e:	005b      	lsls	r3, r3, #1
 8009180:	4413      	add	r3, r2
 8009182:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009184:	429a      	cmp	r2, r3
 8009186:	d305      	bcc.n	8009194 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800918e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009190:	429a      	cmp	r2, r3
 8009192:	d903      	bls.n	800919c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009194:	2301      	movs	r3, #1
 8009196:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800919a:	e1c1      	b.n	8009520 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800919c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800919e:	2200      	movs	r2, #0
 80091a0:	60bb      	str	r3, [r7, #8]
 80091a2:	60fa      	str	r2, [r7, #12]
 80091a4:	697b      	ldr	r3, [r7, #20]
 80091a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091a8:	4a84      	ldr	r2, [pc, #528]	@ (80093bc <UART_SetConfig+0x930>)
 80091aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	2200      	movs	r2, #0
 80091b2:	603b      	str	r3, [r7, #0]
 80091b4:	607a      	str	r2, [r7, #4]
 80091b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80091be:	f7f7 f88b 	bl	80002d8 <__aeabi_uldivmod>
 80091c2:	4602      	mov	r2, r0
 80091c4:	460b      	mov	r3, r1
 80091c6:	4610      	mov	r0, r2
 80091c8:	4619      	mov	r1, r3
 80091ca:	f04f 0200 	mov.w	r2, #0
 80091ce:	f04f 0300 	mov.w	r3, #0
 80091d2:	020b      	lsls	r3, r1, #8
 80091d4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80091d8:	0202      	lsls	r2, r0, #8
 80091da:	6979      	ldr	r1, [r7, #20]
 80091dc:	6849      	ldr	r1, [r1, #4]
 80091de:	0849      	lsrs	r1, r1, #1
 80091e0:	2000      	movs	r0, #0
 80091e2:	460c      	mov	r4, r1
 80091e4:	4605      	mov	r5, r0
 80091e6:	eb12 0804 	adds.w	r8, r2, r4
 80091ea:	eb43 0905 	adc.w	r9, r3, r5
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	2200      	movs	r2, #0
 80091f4:	469a      	mov	sl, r3
 80091f6:	4693      	mov	fp, r2
 80091f8:	4652      	mov	r2, sl
 80091fa:	465b      	mov	r3, fp
 80091fc:	4640      	mov	r0, r8
 80091fe:	4649      	mov	r1, r9
 8009200:	f7f7 f86a 	bl	80002d8 <__aeabi_uldivmod>
 8009204:	4602      	mov	r2, r0
 8009206:	460b      	mov	r3, r1
 8009208:	4613      	mov	r3, r2
 800920a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800920c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800920e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009212:	d308      	bcc.n	8009226 <UART_SetConfig+0x79a>
 8009214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009216:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800921a:	d204      	bcs.n	8009226 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009222:	60da      	str	r2, [r3, #12]
 8009224:	e17c      	b.n	8009520 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009226:	2301      	movs	r3, #1
 8009228:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800922c:	e178      	b.n	8009520 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800922e:	697b      	ldr	r3, [r7, #20]
 8009230:	69db      	ldr	r3, [r3, #28]
 8009232:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009236:	f040 80c5 	bne.w	80093c4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800923a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800923e:	2b20      	cmp	r3, #32
 8009240:	dc48      	bgt.n	80092d4 <UART_SetConfig+0x848>
 8009242:	2b00      	cmp	r3, #0
 8009244:	db7b      	blt.n	800933e <UART_SetConfig+0x8b2>
 8009246:	2b20      	cmp	r3, #32
 8009248:	d879      	bhi.n	800933e <UART_SetConfig+0x8b2>
 800924a:	a201      	add	r2, pc, #4	@ (adr r2, 8009250 <UART_SetConfig+0x7c4>)
 800924c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009250:	080092db 	.word	0x080092db
 8009254:	080092e3 	.word	0x080092e3
 8009258:	0800933f 	.word	0x0800933f
 800925c:	0800933f 	.word	0x0800933f
 8009260:	080092eb 	.word	0x080092eb
 8009264:	0800933f 	.word	0x0800933f
 8009268:	0800933f 	.word	0x0800933f
 800926c:	0800933f 	.word	0x0800933f
 8009270:	080092fb 	.word	0x080092fb
 8009274:	0800933f 	.word	0x0800933f
 8009278:	0800933f 	.word	0x0800933f
 800927c:	0800933f 	.word	0x0800933f
 8009280:	0800933f 	.word	0x0800933f
 8009284:	0800933f 	.word	0x0800933f
 8009288:	0800933f 	.word	0x0800933f
 800928c:	0800933f 	.word	0x0800933f
 8009290:	0800930b 	.word	0x0800930b
 8009294:	0800933f 	.word	0x0800933f
 8009298:	0800933f 	.word	0x0800933f
 800929c:	0800933f 	.word	0x0800933f
 80092a0:	0800933f 	.word	0x0800933f
 80092a4:	0800933f 	.word	0x0800933f
 80092a8:	0800933f 	.word	0x0800933f
 80092ac:	0800933f 	.word	0x0800933f
 80092b0:	0800933f 	.word	0x0800933f
 80092b4:	0800933f 	.word	0x0800933f
 80092b8:	0800933f 	.word	0x0800933f
 80092bc:	0800933f 	.word	0x0800933f
 80092c0:	0800933f 	.word	0x0800933f
 80092c4:	0800933f 	.word	0x0800933f
 80092c8:	0800933f 	.word	0x0800933f
 80092cc:	0800933f 	.word	0x0800933f
 80092d0:	08009331 	.word	0x08009331
 80092d4:	2b40      	cmp	r3, #64	@ 0x40
 80092d6:	d02e      	beq.n	8009336 <UART_SetConfig+0x8aa>
 80092d8:	e031      	b.n	800933e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092da:	f7fd f863 	bl	80063a4 <HAL_RCC_GetPCLK1Freq>
 80092de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80092e0:	e033      	b.n	800934a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092e2:	f7fd f875 	bl	80063d0 <HAL_RCC_GetPCLK2Freq>
 80092e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80092e8:	e02f      	b.n	800934a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80092ee:	4618      	mov	r0, r3
 80092f0:	f7fe faa4 	bl	800783c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80092f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092f8:	e027      	b.n	800934a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092fa:	f107 0318 	add.w	r3, r7, #24
 80092fe:	4618      	mov	r0, r3
 8009300:	f7fe fbf0 	bl	8007ae4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009304:	69fb      	ldr	r3, [r7, #28]
 8009306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009308:	e01f      	b.n	800934a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800930a:	4b2d      	ldr	r3, [pc, #180]	@ (80093c0 <UART_SetConfig+0x934>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f003 0320 	and.w	r3, r3, #32
 8009312:	2b00      	cmp	r3, #0
 8009314:	d009      	beq.n	800932a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009316:	4b2a      	ldr	r3, [pc, #168]	@ (80093c0 <UART_SetConfig+0x934>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	08db      	lsrs	r3, r3, #3
 800931c:	f003 0303 	and.w	r3, r3, #3
 8009320:	4a24      	ldr	r2, [pc, #144]	@ (80093b4 <UART_SetConfig+0x928>)
 8009322:	fa22 f303 	lsr.w	r3, r2, r3
 8009326:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009328:	e00f      	b.n	800934a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800932a:	4b22      	ldr	r3, [pc, #136]	@ (80093b4 <UART_SetConfig+0x928>)
 800932c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800932e:	e00c      	b.n	800934a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009330:	4b21      	ldr	r3, [pc, #132]	@ (80093b8 <UART_SetConfig+0x92c>)
 8009332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009334:	e009      	b.n	800934a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009336:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800933a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800933c:	e005      	b.n	800934a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800933e:	2300      	movs	r3, #0
 8009340:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009342:	2301      	movs	r3, #1
 8009344:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009348:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800934a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800934c:	2b00      	cmp	r3, #0
 800934e:	f000 80e7 	beq.w	8009520 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009356:	4a19      	ldr	r2, [pc, #100]	@ (80093bc <UART_SetConfig+0x930>)
 8009358:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800935c:	461a      	mov	r2, r3
 800935e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009360:	fbb3 f3f2 	udiv	r3, r3, r2
 8009364:	005a      	lsls	r2, r3, #1
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	685b      	ldr	r3, [r3, #4]
 800936a:	085b      	lsrs	r3, r3, #1
 800936c:	441a      	add	r2, r3
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	685b      	ldr	r3, [r3, #4]
 8009372:	fbb2 f3f3 	udiv	r3, r2, r3
 8009376:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800937a:	2b0f      	cmp	r3, #15
 800937c:	d916      	bls.n	80093ac <UART_SetConfig+0x920>
 800937e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009380:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009384:	d212      	bcs.n	80093ac <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009388:	b29b      	uxth	r3, r3
 800938a:	f023 030f 	bic.w	r3, r3, #15
 800938e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009392:	085b      	lsrs	r3, r3, #1
 8009394:	b29b      	uxth	r3, r3
 8009396:	f003 0307 	and.w	r3, r3, #7
 800939a:	b29a      	uxth	r2, r3
 800939c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800939e:	4313      	orrs	r3, r2
 80093a0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80093a2:	697b      	ldr	r3, [r7, #20]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80093a8:	60da      	str	r2, [r3, #12]
 80093aa:	e0b9      	b.n	8009520 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80093ac:	2301      	movs	r3, #1
 80093ae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80093b2:	e0b5      	b.n	8009520 <UART_SetConfig+0xa94>
 80093b4:	03d09000 	.word	0x03d09000
 80093b8:	003d0900 	.word	0x003d0900
 80093bc:	0800a128 	.word	0x0800a128
 80093c0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80093c4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80093c8:	2b20      	cmp	r3, #32
 80093ca:	dc49      	bgt.n	8009460 <UART_SetConfig+0x9d4>
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	db7c      	blt.n	80094ca <UART_SetConfig+0xa3e>
 80093d0:	2b20      	cmp	r3, #32
 80093d2:	d87a      	bhi.n	80094ca <UART_SetConfig+0xa3e>
 80093d4:	a201      	add	r2, pc, #4	@ (adr r2, 80093dc <UART_SetConfig+0x950>)
 80093d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093da:	bf00      	nop
 80093dc:	08009467 	.word	0x08009467
 80093e0:	0800946f 	.word	0x0800946f
 80093e4:	080094cb 	.word	0x080094cb
 80093e8:	080094cb 	.word	0x080094cb
 80093ec:	08009477 	.word	0x08009477
 80093f0:	080094cb 	.word	0x080094cb
 80093f4:	080094cb 	.word	0x080094cb
 80093f8:	080094cb 	.word	0x080094cb
 80093fc:	08009487 	.word	0x08009487
 8009400:	080094cb 	.word	0x080094cb
 8009404:	080094cb 	.word	0x080094cb
 8009408:	080094cb 	.word	0x080094cb
 800940c:	080094cb 	.word	0x080094cb
 8009410:	080094cb 	.word	0x080094cb
 8009414:	080094cb 	.word	0x080094cb
 8009418:	080094cb 	.word	0x080094cb
 800941c:	08009497 	.word	0x08009497
 8009420:	080094cb 	.word	0x080094cb
 8009424:	080094cb 	.word	0x080094cb
 8009428:	080094cb 	.word	0x080094cb
 800942c:	080094cb 	.word	0x080094cb
 8009430:	080094cb 	.word	0x080094cb
 8009434:	080094cb 	.word	0x080094cb
 8009438:	080094cb 	.word	0x080094cb
 800943c:	080094cb 	.word	0x080094cb
 8009440:	080094cb 	.word	0x080094cb
 8009444:	080094cb 	.word	0x080094cb
 8009448:	080094cb 	.word	0x080094cb
 800944c:	080094cb 	.word	0x080094cb
 8009450:	080094cb 	.word	0x080094cb
 8009454:	080094cb 	.word	0x080094cb
 8009458:	080094cb 	.word	0x080094cb
 800945c:	080094bd 	.word	0x080094bd
 8009460:	2b40      	cmp	r3, #64	@ 0x40
 8009462:	d02e      	beq.n	80094c2 <UART_SetConfig+0xa36>
 8009464:	e031      	b.n	80094ca <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009466:	f7fc ff9d 	bl	80063a4 <HAL_RCC_GetPCLK1Freq>
 800946a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800946c:	e033      	b.n	80094d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800946e:	f7fc ffaf 	bl	80063d0 <HAL_RCC_GetPCLK2Freq>
 8009472:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009474:	e02f      	b.n	80094d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009476:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800947a:	4618      	mov	r0, r3
 800947c:	f7fe f9de 	bl	800783c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009482:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009484:	e027      	b.n	80094d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009486:	f107 0318 	add.w	r3, r7, #24
 800948a:	4618      	mov	r0, r3
 800948c:	f7fe fb2a 	bl	8007ae4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009490:	69fb      	ldr	r3, [r7, #28]
 8009492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009494:	e01f      	b.n	80094d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009496:	4b2d      	ldr	r3, [pc, #180]	@ (800954c <UART_SetConfig+0xac0>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f003 0320 	and.w	r3, r3, #32
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d009      	beq.n	80094b6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80094a2:	4b2a      	ldr	r3, [pc, #168]	@ (800954c <UART_SetConfig+0xac0>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	08db      	lsrs	r3, r3, #3
 80094a8:	f003 0303 	and.w	r3, r3, #3
 80094ac:	4a28      	ldr	r2, [pc, #160]	@ (8009550 <UART_SetConfig+0xac4>)
 80094ae:	fa22 f303 	lsr.w	r3, r2, r3
 80094b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80094b4:	e00f      	b.n	80094d6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80094b6:	4b26      	ldr	r3, [pc, #152]	@ (8009550 <UART_SetConfig+0xac4>)
 80094b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094ba:	e00c      	b.n	80094d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80094bc:	4b25      	ldr	r3, [pc, #148]	@ (8009554 <UART_SetConfig+0xac8>)
 80094be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094c0:	e009      	b.n	80094d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094c8:	e005      	b.n	80094d6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80094ca:	2300      	movs	r3, #0
 80094cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80094ce:	2301      	movs	r3, #1
 80094d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80094d4:	bf00      	nop
    }

    if (pclk != 0U)
 80094d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d021      	beq.n	8009520 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094e0:	4a1d      	ldr	r2, [pc, #116]	@ (8009558 <UART_SetConfig+0xacc>)
 80094e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094e6:	461a      	mov	r2, r3
 80094e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	685b      	ldr	r3, [r3, #4]
 80094f2:	085b      	lsrs	r3, r3, #1
 80094f4:	441a      	add	r2, r3
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80094fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009502:	2b0f      	cmp	r3, #15
 8009504:	d909      	bls.n	800951a <UART_SetConfig+0xa8e>
 8009506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800950c:	d205      	bcs.n	800951a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800950e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009510:	b29a      	uxth	r2, r3
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	60da      	str	r2, [r3, #12]
 8009518:	e002      	b.n	8009520 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800951a:	2301      	movs	r3, #1
 800951c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	2201      	movs	r2, #1
 8009524:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	2201      	movs	r2, #1
 800952c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	2200      	movs	r2, #0
 8009534:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	2200      	movs	r2, #0
 800953a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800953c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009540:	4618      	mov	r0, r3
 8009542:	3748      	adds	r7, #72	@ 0x48
 8009544:	46bd      	mov	sp, r7
 8009546:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800954a:	bf00      	nop
 800954c:	58024400 	.word	0x58024400
 8009550:	03d09000 	.word	0x03d09000
 8009554:	003d0900 	.word	0x003d0900
 8009558:	0800a128 	.word	0x0800a128

0800955c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800955c:	b480      	push	{r7}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009568:	f003 0308 	and.w	r3, r3, #8
 800956c:	2b00      	cmp	r3, #0
 800956e:	d00a      	beq.n	8009586 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	430a      	orrs	r2, r1
 8009584:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800958a:	f003 0301 	and.w	r3, r3, #1
 800958e:	2b00      	cmp	r3, #0
 8009590:	d00a      	beq.n	80095a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	430a      	orrs	r2, r1
 80095a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ac:	f003 0302 	and.w	r3, r3, #2
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d00a      	beq.n	80095ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	430a      	orrs	r2, r1
 80095c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ce:	f003 0304 	and.w	r3, r3, #4
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d00a      	beq.n	80095ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	430a      	orrs	r2, r1
 80095ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095f0:	f003 0310 	and.w	r3, r3, #16
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d00a      	beq.n	800960e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	689b      	ldr	r3, [r3, #8]
 80095fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	430a      	orrs	r2, r1
 800960c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009612:	f003 0320 	and.w	r3, r3, #32
 8009616:	2b00      	cmp	r3, #0
 8009618:	d00a      	beq.n	8009630 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	430a      	orrs	r2, r1
 800962e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009638:	2b00      	cmp	r3, #0
 800963a:	d01a      	beq.n	8009672 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	430a      	orrs	r2, r1
 8009650:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009656:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800965a:	d10a      	bne.n	8009672 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	685b      	ldr	r3, [r3, #4]
 8009662:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	430a      	orrs	r2, r1
 8009670:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800967a:	2b00      	cmp	r3, #0
 800967c:	d00a      	beq.n	8009694 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	430a      	orrs	r2, r1
 8009692:	605a      	str	r2, [r3, #4]
  }
}
 8009694:	bf00      	nop
 8009696:	370c      	adds	r7, #12
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr

080096a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b098      	sub	sp, #96	@ 0x60
 80096a4:	af02      	add	r7, sp, #8
 80096a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2200      	movs	r2, #0
 80096ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80096b0:	f7f8 fc54 	bl	8001f5c <HAL_GetTick>
 80096b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f003 0308 	and.w	r3, r3, #8
 80096c0:	2b08      	cmp	r3, #8
 80096c2:	d12f      	bne.n	8009724 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80096c8:	9300      	str	r3, [sp, #0]
 80096ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096cc:	2200      	movs	r2, #0
 80096ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f000 f88e 	bl	80097f4 <UART_WaitOnFlagUntilTimeout>
 80096d8:	4603      	mov	r3, r0
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d022      	beq.n	8009724 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096e6:	e853 3f00 	ldrex	r3, [r3]
 80096ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	461a      	mov	r2, r3
 80096fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80096fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009700:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009702:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009704:	e841 2300 	strex	r3, r2, [r1]
 8009708:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800970a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800970c:	2b00      	cmp	r3, #0
 800970e:	d1e6      	bne.n	80096de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2220      	movs	r2, #32
 8009714:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2200      	movs	r2, #0
 800971c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009720:	2303      	movs	r3, #3
 8009722:	e063      	b.n	80097ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f003 0304 	and.w	r3, r3, #4
 800972e:	2b04      	cmp	r3, #4
 8009730:	d149      	bne.n	80097c6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009732:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009736:	9300      	str	r3, [sp, #0]
 8009738:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800973a:	2200      	movs	r2, #0
 800973c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 f857 	bl	80097f4 <UART_WaitOnFlagUntilTimeout>
 8009746:	4603      	mov	r3, r0
 8009748:	2b00      	cmp	r3, #0
 800974a:	d03c      	beq.n	80097c6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009754:	e853 3f00 	ldrex	r3, [r3]
 8009758:	623b      	str	r3, [r7, #32]
   return(result);
 800975a:	6a3b      	ldr	r3, [r7, #32]
 800975c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009760:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	461a      	mov	r2, r3
 8009768:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800976a:	633b      	str	r3, [r7, #48]	@ 0x30
 800976c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800976e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009770:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009772:	e841 2300 	strex	r3, r2, [r1]
 8009776:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800977a:	2b00      	cmp	r3, #0
 800977c:	d1e6      	bne.n	800974c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	3308      	adds	r3, #8
 8009784:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	e853 3f00 	ldrex	r3, [r3]
 800978c:	60fb      	str	r3, [r7, #12]
   return(result);
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	f023 0301 	bic.w	r3, r3, #1
 8009794:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	3308      	adds	r3, #8
 800979c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800979e:	61fa      	str	r2, [r7, #28]
 80097a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a2:	69b9      	ldr	r1, [r7, #24]
 80097a4:	69fa      	ldr	r2, [r7, #28]
 80097a6:	e841 2300 	strex	r3, r2, [r1]
 80097aa:	617b      	str	r3, [r7, #20]
   return(result);
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d1e5      	bne.n	800977e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2220      	movs	r2, #32
 80097b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097c2:	2303      	movs	r3, #3
 80097c4:	e012      	b.n	80097ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2220      	movs	r2, #32
 80097ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2220      	movs	r2, #32
 80097d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2200      	movs	r2, #0
 80097da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2200      	movs	r2, #0
 80097e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3758      	adds	r7, #88	@ 0x58
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	603b      	str	r3, [r7, #0]
 8009800:	4613      	mov	r3, r2
 8009802:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009804:	e04f      	b.n	80098a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009806:	69bb      	ldr	r3, [r7, #24]
 8009808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800980c:	d04b      	beq.n	80098a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800980e:	f7f8 fba5 	bl	8001f5c <HAL_GetTick>
 8009812:	4602      	mov	r2, r0
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	1ad3      	subs	r3, r2, r3
 8009818:	69ba      	ldr	r2, [r7, #24]
 800981a:	429a      	cmp	r2, r3
 800981c:	d302      	bcc.n	8009824 <UART_WaitOnFlagUntilTimeout+0x30>
 800981e:	69bb      	ldr	r3, [r7, #24]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d101      	bne.n	8009828 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009824:	2303      	movs	r3, #3
 8009826:	e04e      	b.n	80098c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f003 0304 	and.w	r3, r3, #4
 8009832:	2b00      	cmp	r3, #0
 8009834:	d037      	beq.n	80098a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	2b80      	cmp	r3, #128	@ 0x80
 800983a:	d034      	beq.n	80098a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	2b40      	cmp	r3, #64	@ 0x40
 8009840:	d031      	beq.n	80098a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	69db      	ldr	r3, [r3, #28]
 8009848:	f003 0308 	and.w	r3, r3, #8
 800984c:	2b08      	cmp	r3, #8
 800984e:	d110      	bne.n	8009872 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2208      	movs	r2, #8
 8009856:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009858:	68f8      	ldr	r0, [r7, #12]
 800985a:	f000 f921 	bl	8009aa0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2208      	movs	r2, #8
 8009862:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2200      	movs	r2, #0
 800986a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800986e:	2301      	movs	r3, #1
 8009870:	e029      	b.n	80098c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	69db      	ldr	r3, [r3, #28]
 8009878:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800987c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009880:	d111      	bne.n	80098a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800988a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800988c:	68f8      	ldr	r0, [r7, #12]
 800988e:	f000 f907 	bl	8009aa0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2220      	movs	r2, #32
 8009896:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2200      	movs	r2, #0
 800989e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80098a2:	2303      	movs	r3, #3
 80098a4:	e00f      	b.n	80098c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	69da      	ldr	r2, [r3, #28]
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	4013      	ands	r3, r2
 80098b0:	68ba      	ldr	r2, [r7, #8]
 80098b2:	429a      	cmp	r2, r3
 80098b4:	bf0c      	ite	eq
 80098b6:	2301      	moveq	r3, #1
 80098b8:	2300      	movne	r3, #0
 80098ba:	b2db      	uxtb	r3, r3
 80098bc:	461a      	mov	r2, r3
 80098be:	79fb      	ldrb	r3, [r7, #7]
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d0a0      	beq.n	8009806 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80098c4:	2300      	movs	r3, #0
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3710      	adds	r7, #16
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}
	...

080098d0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b096      	sub	sp, #88	@ 0x58
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	60f8      	str	r0, [r7, #12]
 80098d8:	60b9      	str	r1, [r7, #8]
 80098da:	4613      	mov	r3, r2
 80098dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	68ba      	ldr	r2, [r7, #8]
 80098e2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	88fa      	ldrh	r2, [r7, #6]
 80098e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2200      	movs	r2, #0
 80098f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2222      	movs	r2, #34	@ 0x22
 80098f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009902:	2b00      	cmp	r3, #0
 8009904:	d02d      	beq.n	8009962 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800990c:	4a40      	ldr	r2, [pc, #256]	@ (8009a10 <UART_Start_Receive_DMA+0x140>)
 800990e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009916:	4a3f      	ldr	r2, [pc, #252]	@ (8009a14 <UART_Start_Receive_DMA+0x144>)
 8009918:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009920:	4a3d      	ldr	r2, [pc, #244]	@ (8009a18 <UART_Start_Receive_DMA+0x148>)
 8009922:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800992a:	2200      	movs	r2, #0
 800992c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	3324      	adds	r3, #36	@ 0x24
 800993a:	4619      	mov	r1, r3
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009940:	461a      	mov	r2, r3
 8009942:	88fb      	ldrh	r3, [r7, #6]
 8009944:	f7f9 f81c 	bl	8002980 <HAL_DMA_Start_IT>
 8009948:	4603      	mov	r3, r0
 800994a:	2b00      	cmp	r3, #0
 800994c:	d009      	beq.n	8009962 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2210      	movs	r2, #16
 8009952:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2220      	movs	r2, #32
 800995a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800995e:	2301      	movs	r3, #1
 8009960:	e051      	b.n	8009a06 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	691b      	ldr	r3, [r3, #16]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d018      	beq.n	800999c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009972:	e853 3f00 	ldrex	r3, [r3]
 8009976:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800997a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800997e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	461a      	mov	r2, r3
 8009986:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009988:	64bb      	str	r3, [r7, #72]	@ 0x48
 800998a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800998c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800998e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009990:	e841 2300 	strex	r3, r2, [r1]
 8009994:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009996:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009998:	2b00      	cmp	r3, #0
 800999a:	d1e6      	bne.n	800996a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	3308      	adds	r3, #8
 80099a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a6:	e853 3f00 	ldrex	r3, [r3]
 80099aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80099ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ae:	f043 0301 	orr.w	r3, r3, #1
 80099b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	3308      	adds	r3, #8
 80099ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80099bc:	637a      	str	r2, [r7, #52]	@ 0x34
 80099be:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80099c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80099c4:	e841 2300 	strex	r3, r2, [r1]
 80099c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80099ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d1e5      	bne.n	800999c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	3308      	adds	r3, #8
 80099d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	e853 3f00 	ldrex	r3, [r3]
 80099de:	613b      	str	r3, [r7, #16]
   return(result);
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	3308      	adds	r3, #8
 80099ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80099f0:	623a      	str	r2, [r7, #32]
 80099f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f4:	69f9      	ldr	r1, [r7, #28]
 80099f6:	6a3a      	ldr	r2, [r7, #32]
 80099f8:	e841 2300 	strex	r3, r2, [r1]
 80099fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80099fe:	69bb      	ldr	r3, [r7, #24]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d1e5      	bne.n	80099d0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009a04:	2300      	movs	r3, #0
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3758      	adds	r7, #88	@ 0x58
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	08009b6d 	.word	0x08009b6d
 8009a14:	08009c95 	.word	0x08009c95
 8009a18:	08009cd3 	.word	0x08009cd3

08009a1c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b08f      	sub	sp, #60	@ 0x3c
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a2a:	6a3b      	ldr	r3, [r7, #32]
 8009a2c:	e853 3f00 	ldrex	r3, [r3]
 8009a30:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a32:	69fb      	ldr	r3, [r7, #28]
 8009a34:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009a38:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	461a      	mov	r2, r3
 8009a40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009a44:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a4a:	e841 2300 	strex	r3, r2, [r1]
 8009a4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d1e6      	bne.n	8009a24 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	3308      	adds	r3, #8
 8009a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	e853 3f00 	ldrex	r3, [r3]
 8009a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009a6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	3308      	adds	r3, #8
 8009a74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a76:	61ba      	str	r2, [r7, #24]
 8009a78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7a:	6979      	ldr	r1, [r7, #20]
 8009a7c:	69ba      	ldr	r2, [r7, #24]
 8009a7e:	e841 2300 	strex	r3, r2, [r1]
 8009a82:	613b      	str	r3, [r7, #16]
   return(result);
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d1e5      	bne.n	8009a56 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2220      	movs	r2, #32
 8009a8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009a92:	bf00      	nop
 8009a94:	373c      	adds	r7, #60	@ 0x3c
 8009a96:	46bd      	mov	sp, r7
 8009a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9c:	4770      	bx	lr
	...

08009aa0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b095      	sub	sp, #84	@ 0x54
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab0:	e853 3f00 	ldrex	r3, [r3]
 8009ab4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009abc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ac6:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ac8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009acc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ace:	e841 2300 	strex	r3, r2, [r1]
 8009ad2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d1e6      	bne.n	8009aa8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	3308      	adds	r3, #8
 8009ae0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae2:	6a3b      	ldr	r3, [r7, #32]
 8009ae4:	e853 3f00 	ldrex	r3, [r3]
 8009ae8:	61fb      	str	r3, [r7, #28]
   return(result);
 8009aea:	69fa      	ldr	r2, [r7, #28]
 8009aec:	4b1e      	ldr	r3, [pc, #120]	@ (8009b68 <UART_EndRxTransfer+0xc8>)
 8009aee:	4013      	ands	r3, r2
 8009af0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	3308      	adds	r3, #8
 8009af8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009afa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009afc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b02:	e841 2300 	strex	r3, r2, [r1]
 8009b06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d1e5      	bne.n	8009ada <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d118      	bne.n	8009b48 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	e853 3f00 	ldrex	r3, [r3]
 8009b22:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	f023 0310 	bic.w	r3, r3, #16
 8009b2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	461a      	mov	r2, r3
 8009b32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b34:	61bb      	str	r3, [r7, #24]
 8009b36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b38:	6979      	ldr	r1, [r7, #20]
 8009b3a:	69ba      	ldr	r2, [r7, #24]
 8009b3c:	e841 2300 	strex	r3, r2, [r1]
 8009b40:	613b      	str	r3, [r7, #16]
   return(result);
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d1e6      	bne.n	8009b16 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2220      	movs	r2, #32
 8009b4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009b5c:	bf00      	nop
 8009b5e:	3754      	adds	r7, #84	@ 0x54
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr
 8009b68:	effffffe 	.word	0xeffffffe

08009b6c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b09c      	sub	sp, #112	@ 0x70
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b78:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	69db      	ldr	r3, [r3, #28]
 8009b7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b82:	d071      	beq.n	8009c68 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009b84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b86:	2200      	movs	r2, #0
 8009b88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b94:	e853 3f00 	ldrex	r3, [r3]
 8009b98:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009b9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ba0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ba2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	461a      	mov	r2, r3
 8009ba8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009baa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009bac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009bb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009bb2:	e841 2300 	strex	r3, r2, [r1]
 8009bb6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009bb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d1e6      	bne.n	8009b8c <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	3308      	adds	r3, #8
 8009bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc8:	e853 3f00 	ldrex	r3, [r3]
 8009bcc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bd0:	f023 0301 	bic.w	r3, r3, #1
 8009bd4:	667b      	str	r3, [r7, #100]	@ 0x64
 8009bd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	3308      	adds	r3, #8
 8009bdc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009bde:	647a      	str	r2, [r7, #68]	@ 0x44
 8009be0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009be4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009be6:	e841 2300 	strex	r3, r2, [r1]
 8009bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d1e5      	bne.n	8009bbe <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bf2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	3308      	adds	r3, #8
 8009bf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfc:	e853 3f00 	ldrex	r3, [r3]
 8009c00:	623b      	str	r3, [r7, #32]
   return(result);
 8009c02:	6a3b      	ldr	r3, [r7, #32]
 8009c04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c08:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	3308      	adds	r3, #8
 8009c10:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009c12:	633a      	str	r2, [r7, #48]	@ 0x30
 8009c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c1a:	e841 2300 	strex	r3, r2, [r1]
 8009c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1e5      	bne.n	8009bf2 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009c26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c28:	2220      	movs	r2, #32
 8009c2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c32:	2b01      	cmp	r3, #1
 8009c34:	d118      	bne.n	8009c68 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3c:	693b      	ldr	r3, [r7, #16]
 8009c3e:	e853 3f00 	ldrex	r3, [r3]
 8009c42:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f023 0310 	bic.w	r3, r3, #16
 8009c4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	461a      	mov	r2, r3
 8009c52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c54:	61fb      	str	r3, [r7, #28]
 8009c56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c58:	69b9      	ldr	r1, [r7, #24]
 8009c5a:	69fa      	ldr	r2, [r7, #28]
 8009c5c:	e841 2300 	strex	r3, r2, [r1]
 8009c60:	617b      	str	r3, [r7, #20]
   return(result);
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d1e6      	bne.n	8009c36 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	d107      	bne.n	8009c86 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009c7c:	4619      	mov	r1, r3
 8009c7e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c80:	f7f7 ffec 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c84:	e002      	b.n	8009c8c <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8009c86:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c88:	f7fe feec 	bl	8008a64 <HAL_UART_RxCpltCallback>
}
 8009c8c:	bf00      	nop
 8009c8e:	3770      	adds	r7, #112	@ 0x70
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}

08009c94 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ca0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2201      	movs	r2, #1
 8009ca6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cac:	2b01      	cmp	r3, #1
 8009cae:	d109      	bne.n	8009cc4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009cb6:	085b      	lsrs	r3, r3, #1
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	4619      	mov	r1, r3
 8009cbc:	68f8      	ldr	r0, [r7, #12]
 8009cbe:	f7f7 ffcd 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009cc2:	e002      	b.n	8009cca <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009cc4:	68f8      	ldr	r0, [r7, #12]
 8009cc6:	f7fe fed7 	bl	8008a78 <HAL_UART_RxHalfCpltCallback>
}
 8009cca:	bf00      	nop
 8009ccc:	3710      	adds	r7, #16
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}

08009cd2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009cd2:	b580      	push	{r7, lr}
 8009cd4:	b086      	sub	sp, #24
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cde:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ce6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cee:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009cf0:	697b      	ldr	r3, [r7, #20]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	689b      	ldr	r3, [r3, #8]
 8009cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cfa:	2b80      	cmp	r3, #128	@ 0x80
 8009cfc:	d109      	bne.n	8009d12 <UART_DMAError+0x40>
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	2b21      	cmp	r3, #33	@ 0x21
 8009d02:	d106      	bne.n	8009d12 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009d04:	697b      	ldr	r3, [r7, #20]
 8009d06:	2200      	movs	r2, #0
 8009d08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009d0c:	6978      	ldr	r0, [r7, #20]
 8009d0e:	f7ff fe85 	bl	8009a1c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	689b      	ldr	r3, [r3, #8]
 8009d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d1c:	2b40      	cmp	r3, #64	@ 0x40
 8009d1e:	d109      	bne.n	8009d34 <UART_DMAError+0x62>
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2b22      	cmp	r3, #34	@ 0x22
 8009d24:	d106      	bne.n	8009d34 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009d2e:	6978      	ldr	r0, [r7, #20]
 8009d30:	f7ff feb6 	bl	8009aa0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d3a:	f043 0210 	orr.w	r2, r3, #16
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d44:	6978      	ldr	r0, [r7, #20]
 8009d46:	f7f8 f807 	bl	8001d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d4a:	bf00      	nop
 8009d4c:	3718      	adds	r7, #24
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}

08009d52 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d52:	b580      	push	{r7, lr}
 8009d54:	b084      	sub	sp, #16
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d5e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2200      	movs	r2, #0
 8009d64:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d68:	68f8      	ldr	r0, [r7, #12]
 8009d6a:	f7f7 fff5 	bl	8001d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d6e:	bf00      	nop
 8009d70:	3710      	adds	r7, #16
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}

08009d76 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009d76:	b580      	push	{r7, lr}
 8009d78:	b088      	sub	sp, #32
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	e853 3f00 	ldrex	r3, [r3]
 8009d8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d92:	61fb      	str	r3, [r7, #28]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	461a      	mov	r2, r3
 8009d9a:	69fb      	ldr	r3, [r7, #28]
 8009d9c:	61bb      	str	r3, [r7, #24]
 8009d9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da0:	6979      	ldr	r1, [r7, #20]
 8009da2:	69ba      	ldr	r2, [r7, #24]
 8009da4:	e841 2300 	strex	r3, r2, [r1]
 8009da8:	613b      	str	r3, [r7, #16]
   return(result);
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d1e6      	bne.n	8009d7e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2220      	movs	r2, #32
 8009db4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f7f7 ff84 	bl	8001ccc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009dc4:	bf00      	nop
 8009dc6:	3720      	adds	r7, #32
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}

08009dcc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b083      	sub	sp, #12
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009dd4:	bf00      	nop
 8009dd6:	370c      	adds	r7, #12
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr

08009de0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009de0:	b480      	push	{r7}
 8009de2:	b083      	sub	sp, #12
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009de8:	bf00      	nop
 8009dea:	370c      	adds	r7, #12
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr

08009df4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b083      	sub	sp, #12
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009dfc:	bf00      	nop
 8009dfe:	370c      	adds	r7, #12
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	4770      	bx	lr

08009e08 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e16:	2b01      	cmp	r3, #1
 8009e18:	d101      	bne.n	8009e1e <HAL_UARTEx_EnableFifoMode+0x16>
 8009e1a:	2302      	movs	r3, #2
 8009e1c:	e02b      	b.n	8009e76 <HAL_UARTEx_EnableFifoMode+0x6e>
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2201      	movs	r2, #1
 8009e22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2224      	movs	r2, #36	@ 0x24
 8009e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	681a      	ldr	r2, [r3, #0]
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f022 0201 	bic.w	r2, r2, #1
 8009e44:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009e4c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8009e54:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	68fa      	ldr	r2, [r7, #12]
 8009e5c:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f000 f8c2 	bl	8009fe8 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2220      	movs	r2, #32
 8009e68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e74:	2300      	movs	r3, #0
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3710      	adds	r7, #16
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}

08009e7e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009e7e:	b480      	push	{r7}
 8009e80:	b085      	sub	sp, #20
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e8c:	2b01      	cmp	r3, #1
 8009e8e:	d101      	bne.n	8009e94 <HAL_UARTEx_DisableFifoMode+0x16>
 8009e90:	2302      	movs	r3, #2
 8009e92:	e027      	b.n	8009ee4 <HAL_UARTEx_DisableFifoMode+0x66>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2201      	movs	r2, #1
 8009e98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2224      	movs	r2, #36	@ 0x24
 8009ea0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	681a      	ldr	r2, [r3, #0]
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f022 0201 	bic.w	r2, r2, #1
 8009eba:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009ec2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	68fa      	ldr	r2, [r7, #12]
 8009ed0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2220      	movs	r2, #32
 8009ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2200      	movs	r2, #0
 8009ede:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009ee2:	2300      	movs	r3, #0
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3714      	adds	r7, #20
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eee:	4770      	bx	lr

08009ef0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
 8009ef8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d101      	bne.n	8009f08 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009f04:	2302      	movs	r3, #2
 8009f06:	e02d      	b.n	8009f64 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2224      	movs	r2, #36	@ 0x24
 8009f14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	681a      	ldr	r2, [r3, #0]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f022 0201 	bic.w	r2, r2, #1
 8009f2e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	689b      	ldr	r3, [r3, #8]
 8009f36:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	683a      	ldr	r2, [r7, #0]
 8009f40:	430a      	orrs	r2, r1
 8009f42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f44:	6878      	ldr	r0, [r7, #4]
 8009f46:	f000 f84f 	bl	8009fe8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	68fa      	ldr	r2, [r7, #12]
 8009f50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2220      	movs	r2, #32
 8009f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f62:	2300      	movs	r3, #0
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3710      	adds	r7, #16
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b084      	sub	sp, #16
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f7c:	2b01      	cmp	r3, #1
 8009f7e:	d101      	bne.n	8009f84 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009f80:	2302      	movs	r3, #2
 8009f82:	e02d      	b.n	8009fe0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2201      	movs	r2, #1
 8009f88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2224      	movs	r2, #36	@ 0x24
 8009f90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	681a      	ldr	r2, [r3, #0]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f022 0201 	bic.w	r2, r2, #1
 8009faa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	689b      	ldr	r3, [r3, #8]
 8009fb2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	683a      	ldr	r2, [r7, #0]
 8009fbc:	430a      	orrs	r2, r1
 8009fbe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 f811 	bl	8009fe8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	68fa      	ldr	r2, [r7, #12]
 8009fcc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2220      	movs	r2, #32
 8009fd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2200      	movs	r2, #0
 8009fda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3710      	adds	r7, #16
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}

08009fe8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b085      	sub	sp, #20
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d108      	bne.n	800a00a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2201      	movs	r2, #1
 8009ffc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2201      	movs	r2, #1
 800a004:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a008:	e031      	b.n	800a06e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a00a:	2310      	movs	r3, #16
 800a00c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a00e:	2310      	movs	r3, #16
 800a010:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	689b      	ldr	r3, [r3, #8]
 800a018:	0e5b      	lsrs	r3, r3, #25
 800a01a:	b2db      	uxtb	r3, r3
 800a01c:	f003 0307 	and.w	r3, r3, #7
 800a020:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	0f5b      	lsrs	r3, r3, #29
 800a02a:	b2db      	uxtb	r3, r3
 800a02c:	f003 0307 	and.w	r3, r3, #7
 800a030:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a032:	7bbb      	ldrb	r3, [r7, #14]
 800a034:	7b3a      	ldrb	r2, [r7, #12]
 800a036:	4911      	ldr	r1, [pc, #68]	@ (800a07c <UARTEx_SetNbDataToProcess+0x94>)
 800a038:	5c8a      	ldrb	r2, [r1, r2]
 800a03a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a03e:	7b3a      	ldrb	r2, [r7, #12]
 800a040:	490f      	ldr	r1, [pc, #60]	@ (800a080 <UARTEx_SetNbDataToProcess+0x98>)
 800a042:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a044:	fb93 f3f2 	sdiv	r3, r3, r2
 800a048:	b29a      	uxth	r2, r3
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a050:	7bfb      	ldrb	r3, [r7, #15]
 800a052:	7b7a      	ldrb	r2, [r7, #13]
 800a054:	4909      	ldr	r1, [pc, #36]	@ (800a07c <UARTEx_SetNbDataToProcess+0x94>)
 800a056:	5c8a      	ldrb	r2, [r1, r2]
 800a058:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a05c:	7b7a      	ldrb	r2, [r7, #13]
 800a05e:	4908      	ldr	r1, [pc, #32]	@ (800a080 <UARTEx_SetNbDataToProcess+0x98>)
 800a060:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a062:	fb93 f3f2 	sdiv	r3, r3, r2
 800a066:	b29a      	uxth	r2, r3
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a06e:	bf00      	nop
 800a070:	3714      	adds	r7, #20
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr
 800a07a:	bf00      	nop
 800a07c:	0800a140 	.word	0x0800a140
 800a080:	0800a148 	.word	0x0800a148

0800a084 <memset>:
 800a084:	4402      	add	r2, r0
 800a086:	4603      	mov	r3, r0
 800a088:	4293      	cmp	r3, r2
 800a08a:	d100      	bne.n	800a08e <memset+0xa>
 800a08c:	4770      	bx	lr
 800a08e:	f803 1b01 	strb.w	r1, [r3], #1
 800a092:	e7f9      	b.n	800a088 <memset+0x4>

0800a094 <__libc_init_array>:
 800a094:	b570      	push	{r4, r5, r6, lr}
 800a096:	4d0d      	ldr	r5, [pc, #52]	@ (800a0cc <__libc_init_array+0x38>)
 800a098:	4c0d      	ldr	r4, [pc, #52]	@ (800a0d0 <__libc_init_array+0x3c>)
 800a09a:	1b64      	subs	r4, r4, r5
 800a09c:	10a4      	asrs	r4, r4, #2
 800a09e:	2600      	movs	r6, #0
 800a0a0:	42a6      	cmp	r6, r4
 800a0a2:	d109      	bne.n	800a0b8 <__libc_init_array+0x24>
 800a0a4:	4d0b      	ldr	r5, [pc, #44]	@ (800a0d4 <__libc_init_array+0x40>)
 800a0a6:	4c0c      	ldr	r4, [pc, #48]	@ (800a0d8 <__libc_init_array+0x44>)
 800a0a8:	f000 f826 	bl	800a0f8 <_init>
 800a0ac:	1b64      	subs	r4, r4, r5
 800a0ae:	10a4      	asrs	r4, r4, #2
 800a0b0:	2600      	movs	r6, #0
 800a0b2:	42a6      	cmp	r6, r4
 800a0b4:	d105      	bne.n	800a0c2 <__libc_init_array+0x2e>
 800a0b6:	bd70      	pop	{r4, r5, r6, pc}
 800a0b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0bc:	4798      	blx	r3
 800a0be:	3601      	adds	r6, #1
 800a0c0:	e7ee      	b.n	800a0a0 <__libc_init_array+0xc>
 800a0c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0c6:	4798      	blx	r3
 800a0c8:	3601      	adds	r6, #1
 800a0ca:	e7f2      	b.n	800a0b2 <__libc_init_array+0x1e>
 800a0cc:	0800a158 	.word	0x0800a158
 800a0d0:	0800a158 	.word	0x0800a158
 800a0d4:	0800a158 	.word	0x0800a158
 800a0d8:	0800a15c 	.word	0x0800a15c

0800a0dc <memcpy>:
 800a0dc:	440a      	add	r2, r1
 800a0de:	4291      	cmp	r1, r2
 800a0e0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a0e4:	d100      	bne.n	800a0e8 <memcpy+0xc>
 800a0e6:	4770      	bx	lr
 800a0e8:	b510      	push	{r4, lr}
 800a0ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a0f2:	4291      	cmp	r1, r2
 800a0f4:	d1f9      	bne.n	800a0ea <memcpy+0xe>
 800a0f6:	bd10      	pop	{r4, pc}

0800a0f8 <_init>:
 800a0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0fa:	bf00      	nop
 800a0fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0fe:	bc08      	pop	{r3}
 800a100:	469e      	mov	lr, r3
 800a102:	4770      	bx	lr

0800a104 <_fini>:
 800a104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a106:	bf00      	nop
 800a108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a10a:	bc08      	pop	{r3}
 800a10c:	469e      	mov	lr, r3
 800a10e:	4770      	bx	lr
