INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/fourbitadder/fourbitadder.srcs/sources_1/new/fourbitadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/fourbitadder/fourbitadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/fourbitadder/fourbitadder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/fourbitadder/fourbitadder.srcs/sim_1/new/fourbitadder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitadder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/fourbitadder/fourbitadder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
