$date
	Fri Jan 23 15:21:26 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4_tb $end
$var wire 1 ! Y $end
$var reg 4 " I [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module DUT $end
$var wire 4 $ I [3:0] $end
$var wire 1 ! Y $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 2 ) sel [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 )
0(
0'
0&
0%
b1001 $
b1 #
b1001 "
0!
$end
#10
1!
1%
b0 #
b0 )
#20
0!
0%
b10 #
b10 )
#30
1!
1(
b11 #
b11 )
#40
