<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Jan  6 17:14:06 2023" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="bd_0" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_ctrl_start" SIGIS="undef" SIGNAME="hls_inst_ap_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_done" SIGIS="undef" SIGNAME="hls_inst_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_idle" SIGIS="undef" SIGNAME="hls_inst_ap_idle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_idle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_ready" SIGIS="undef" SIGNAME="hls_inst_ap_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_A_port_awid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_A_port_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_A_port_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_A_port_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_A_port_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_A_port_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_A_port_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_A_port_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_A_port_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_A_port_wid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_WID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_A_port_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_A_port_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_A_port_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_A_port_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_A_port_bid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_BID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_BID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_A_port_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_A_port_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_A_port_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_A_port_arid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_A_port_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_A_port_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_A_port_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_A_port_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_A_port_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_A_port_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_A_port_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_A_port_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_A_port_rid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_A_port_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_A_port_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_A_port_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_A_port_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_A_port_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_A_port_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_B_port_awid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_B_port_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_B_port_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_B_port_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_B_port_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_B_port_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_B_port_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_B_port_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_B_port_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_B_port_wid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_WID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_B_port_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_B_port_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_B_port_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_B_port_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_B_port_bid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_BID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_BID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_B_port_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_B_port_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_B_port_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_B_port_arid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_B_port_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_B_port_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_B_port_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_B_port_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_B_port_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_B_port_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_B_port_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_B_port_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_B_port_rid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_B_port_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_B_port_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_B_port_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_B_port_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_B_port_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_B_port_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_C_port_awid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_C_port_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_C_port_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_C_port_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_C_port_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_C_port_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_C_port_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_C_port_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_C_port_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_C_port_wid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_WID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_C_port_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_C_port_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_C_port_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_C_port_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_C_port_bid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_BID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_BID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_C_port_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_C_port_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_C_port_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axi_C_port_arid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_C_port_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_C_port_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_C_port_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_C_port_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_C_port_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_C_port_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_C_port_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_C_port_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="m_axi_C_port_rid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_C_port_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_C_port_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_C_port_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_C_port_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_C_port_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_C_port_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axi_control_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_control_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_control_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_control_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axi_control_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_control_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_control_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl" NAME="ap_ctrl" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="start" PHYSICAL="ap_ctrl_start"/>
        <PORTMAP LOGICAL="done" PHYSICAL="ap_ctrl_done"/>
        <PORTMAP LOGICAL="idle" PHYSICAL="ap_ctrl_idle"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="ap_ctrl_ready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_A_port" DATAWIDTH="32" NAME="m_axi_A_port" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_A_port_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_A_port_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_A_port_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_A_port_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_A_port_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_A_port_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_A_port_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_A_port_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_A_port_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_A_port_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_A_port_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_A_port_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_A_port_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_A_port_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_A_port_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_A_port_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_A_port_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_A_port_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_A_port_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_A_port_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_A_port_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_A_port_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_A_port_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_A_port_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_A_port_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_A_port_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_A_port_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_A_port_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_A_port_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_A_port_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_A_port_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_A_port_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_A_port_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_A_port_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_A_port_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_A_port_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_A_port_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_A_port_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_A_port_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_A_port_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_B_port" DATAWIDTH="32" NAME="m_axi_B_port" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_B_port_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_B_port_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_B_port_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_B_port_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_B_port_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_B_port_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_B_port_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_B_port_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_B_port_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_B_port_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_B_port_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_B_port_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_B_port_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_B_port_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_B_port_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_B_port_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_B_port_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_B_port_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_B_port_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_B_port_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_B_port_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_B_port_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_B_port_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_B_port_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_B_port_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_B_port_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_B_port_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_B_port_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_B_port_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_B_port_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_B_port_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_B_port_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_B_port_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_B_port_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_B_port_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_B_port_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_B_port_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_B_port_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_B_port_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_B_port_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_C_port" DATAWIDTH="32" NAME="m_axi_C_port" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_C_port_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_C_port_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_C_port_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_C_port_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_C_port_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_C_port_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_C_port_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_C_port_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_C_port_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_C_port_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_C_port_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_C_port_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_C_port_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_C_port_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_C_port_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_C_port_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_C_port_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_C_port_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_C_port_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_C_port_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_C_port_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_C_port_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_C_port_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_C_port_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_C_port_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_C_port_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_C_port_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_C_port_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_C_port_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_C_port_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_C_port_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_C_port_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_C_port_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_C_port_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_C_port_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_C_port_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_C_port_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_C_port_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_C_port_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_C_port_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_control" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_control" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2112846193" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mmult" VLNV="xilinx.com:hls:mmult:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_A_PORT_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_B_PORT_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_C_PORT_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="223"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="hls_inst_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="hls_inst_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="hls_inst_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef" SIGNAME="hls_inst_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_A_port_AWID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_A_port_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_A_port_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_A_port_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_A_port_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_A_port_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_A_port_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_A_port_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_A_port_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_A_port_WID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_A_port_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_A_port_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_A_port_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_A_port_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_A_port_BID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_A_port_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_A_port_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_A_port_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_A_port_ARID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_A_port_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_A_port_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_A_port_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_A_port_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_A_port_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_A_port_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_A_port_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_A_port_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_A_port_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_A_port_RID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_A_port_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_A_port_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_A_port_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_A_port_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_A_port_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_A_port_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_A_port_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_B_port_AWID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_B_port_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_B_port_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_B_port_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_B_port_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_B_port_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_B_port_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_B_port_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_B_port_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_B_port_WID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_B_port_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_B_port_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_B_port_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_B_port_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_B_port_BID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_B_port_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_B_port_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_B_port_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_B_port_ARID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_B_port_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_B_port_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_B_port_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_B_port_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_B_port_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_B_port_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_B_port_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_B_port_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_B_port_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_B_port_RID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_B_port_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_B_port_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_B_port_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_B_port_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_B_port_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_B_port_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_B_port_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_C_port_AWID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_C_port_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_C_port_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_C_port_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_C_port_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_C_port_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_C_port_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_C_port_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_C_port_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_C_port_WID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_C_port_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_C_port_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_C_port_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_C_port_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_C_port_BID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_C_port_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_C_port_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_C_port_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_C_port_ARID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_C_port_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_C_port_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_C_port_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_C_port_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_C_port_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_C_port_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_C_port_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_C_port_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_C_port_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_C_port_RID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_C_port_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_C_port_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_C_port_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_C_port_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_C_port_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_C_port_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_C_port_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_control" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_A_port" DATAWIDTH="32" NAME="m_axi_A_port" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_A_port_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_A_port_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_A_port_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_A_port_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_A_port_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_A_port_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_A_port_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_A_port_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_A_port_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_A_port_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_A_port_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_A_port_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_A_port_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_A_port_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_A_port_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_A_port_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_A_port_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_A_port_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_A_port_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_A_port_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_A_port_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_A_port_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_A_port_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_A_port_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_A_port_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_A_port_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_A_port_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_A_port_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_A_port_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_A_port_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_A_port_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_A_port_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_A_port_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_A_port_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_A_port_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_A_port_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_A_port_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_A_port_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_A_port_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_A_port_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_B_port" DATAWIDTH="32" NAME="m_axi_B_port" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_B_port_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_B_port_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_B_port_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_B_port_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_B_port_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_B_port_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_B_port_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_B_port_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_B_port_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_B_port_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_B_port_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_B_port_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_B_port_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_B_port_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_B_port_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_B_port_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_B_port_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_B_port_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_B_port_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_B_port_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_B_port_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_B_port_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_B_port_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_B_port_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_B_port_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_B_port_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_B_port_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_B_port_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_B_port_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_B_port_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_B_port_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_B_port_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_B_port_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_B_port_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_B_port_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_B_port_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_B_port_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_B_port_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_B_port_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_B_port_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_C_port" DATAWIDTH="32" NAME="m_axi_C_port" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_C_port_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_C_port_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_C_port_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_C_port_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_C_port_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_C_port_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_C_port_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_C_port_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_C_port_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_C_port_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_C_port_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_C_port_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_C_port_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_C_port_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_C_port_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_C_port_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_C_port_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_C_port_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_C_port_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_C_port_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_C_port_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_C_port_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_C_port_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_C_port_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_C_port_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_C_port_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_C_port_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_C_port_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_C_port_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_C_port_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_C_port_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_C_port_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_C_port_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_C_port_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_C_port_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_C_port_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_C_port_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_C_port_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_C_port_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_C_port_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_A_port" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_A_port" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_A_port"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_B_port" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_B_port" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_B_port"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_C_port" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_C_port" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_C_port"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
