var __xr_tmp = [
"#<a class=\"id\" href=\"#ifdef\">ifdef</a> <a class=\"id\" href=\"#CONFIG_CPU_SUP_INTEL\">CONFIG_CPU_SUP_INTEL</a>", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Intel PerfMon, used on Core and later.</span>", 
"<span class=\"comment\"> */</span>", 
"static const <a class=\"id\" href=\"#u64\">u64</a> <a class=\"id\" href=\"#intel_perfmon_event_map\">intel_perfmon_event_map</a>[] =", 
"{", 
"  [<a class=\"id\" href=\"#PERF_COUNT_HW_CPU_CYCLES\">PERF_COUNT_HW_CPU_CYCLES</a>]<span class=\"ts\"/><span class=\"ts\"/>= 0x003c,", 
"  [<a class=\"id\" href=\"#PERF_COUNT_HW_INSTRUCTIONS\">PERF_COUNT_HW_INSTRUCTIONS</a>]<span class=\"ts\"/><span class=\"ts\"/>= 0x00c0,", 
"  [<a class=\"id\" href=\"#PERF_COUNT_HW_CACHE_REFERENCES\">PERF_COUNT_HW_CACHE_REFERENCES</a>]<span class=\"ts\"/>= 0x4f2e,", 
"  [<a class=\"id\" href=\"#PERF_COUNT_HW_CACHE_MISSES\">PERF_COUNT_HW_CACHE_MISSES</a>]<span class=\"ts\"/><span class=\"ts\"/>= 0x412e,", 
"  [<a class=\"id\" href=\"#PERF_COUNT_HW_BRANCH_INSTRUCTIONS\">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</a>]<span class=\"ts\"/>= 0x00c4,", 
"  [<a class=\"id\" href=\"#PERF_COUNT_HW_BRANCH_MISSES\">PERF_COUNT_HW_BRANCH_MISSES</a>]<span class=\"ts\"/><span class=\"ts\"/>= 0x00c5,", 
"  [<a class=\"id\" href=\"#PERF_COUNT_HW_BUS_CYCLES\">PERF_COUNT_HW_BUS_CYCLES</a>]<span class=\"ts\"/><span class=\"ts\"/>= 0x013c,", 
"};", 
"", 
"static struct <a class=\"id\" href=\"#event_constraint\">event_constraint</a> <a class=\"id\" href=\"#intel_core_event_constraints\">intel_core_event_constraints</a>[] =", 
"{", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x11, 0x2), <span class=\"comment\">/* FP_ASSIST */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x12, 0x2), <span class=\"comment\">/* MUL */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x13, 0x2), <span class=\"comment\">/* DIV */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x14, 0x1), <span class=\"comment\">/* CYCLES_DIV_BUSY */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x19, 0x2), <span class=\"comment\">/* DELAYED_BYPASS */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0xc1, 0x1), <span class=\"comment\">/* FP_COMP_INSTR_RET */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EVENT_CONSTRAINT_END\">EVENT_CONSTRAINT_END</a>", 
"};", 
"", 
"static struct <a class=\"id\" href=\"#event_constraint\">event_constraint</a> <a class=\"id\" href=\"#intel_core2_event_constraints\">intel_core2_event_constraints</a>[] =", 
"{", 
"<span class=\"ts\"/><a class=\"id\" href=\"#FIXED_EVENT_CONSTRAINT\">FIXED_EVENT_CONSTRAINT</a>(0x00c0, 0), <span class=\"comment\">/* INST_RETIRED.ANY */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#FIXED_EVENT_CONSTRAINT\">FIXED_EVENT_CONSTRAINT</a>(0x003c, 1), <span class=\"comment\">/* CPU_CLK_UNHALTED.CORE */</span>", 
"<span class=\"ts\"/><span class=\"comment\">/*</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * Core2 has Fixed Counter 2 listed as CPU_CLK_UNHALTED.REF and event</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * 0x013c as CPU_CLK_UNHALTED.BUS and specifies there is a fixed</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * ratio between these counters.</span>", 
"<span class=\"comment\"><span class=\"ts\"/> */</span>", 
"<span class=\"ts\"/><span class=\"comment\">/* FIXED_EVENT_CONSTRAINT(0x013c, 2),  CPU_CLK_UNHALTED.REF */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x10, 0x1), <span class=\"comment\">/* FP_COMP_OPS_EXE */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x11, 0x2), <span class=\"comment\">/* FP_ASSIST */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x12, 0x2), <span class=\"comment\">/* MUL */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x13, 0x2), <span class=\"comment\">/* DIV */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x14, 0x1), <span class=\"comment\">/* CYCLES_DIV_BUSY */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x18, 0x1), <span class=\"comment\">/* IDLE_DURING_DIV */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x19, 0x2), <span class=\"comment\">/* DELAYED_BYPASS */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0xa1, 0x1), <span class=\"comment\">/* RS_UOPS_DISPATCH_CYCLES */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0xc9, 0x1), <span class=\"comment\">/* ITLB_MISS_RETIRED (T30-9) */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0xcb, 0x1), <span class=\"comment\">/* MEM_LOAD_RETIRED */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EVENT_CONSTRAINT_END\">EVENT_CONSTRAINT_END</a>", 
"};", 
"", 
"static struct <a class=\"id\" href=\"#event_constraint\">event_constraint</a> <a class=\"id\" href=\"#intel_nehalem_event_constraints\">intel_nehalem_event_constraints</a>[] =", 
"{", 
"<span class=\"ts\"/><a class=\"id\" href=\"#FIXED_EVENT_CONSTRAINT\">FIXED_EVENT_CONSTRAINT</a>(0x00c0, 0), <span class=\"comment\">/* INST_RETIRED.ANY */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#FIXED_EVENT_CONSTRAINT\">FIXED_EVENT_CONSTRAINT</a>(0x003c, 1), <span class=\"comment\">/* CPU_CLK_UNHALTED.CORE */</span>", 
"<span class=\"ts\"/><span class=\"comment\">/* FIXED_EVENT_CONSTRAINT(0x013c, 2), CPU_CLK_UNHALTED.REF */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x40, 0x3), <span class=\"comment\">/* L1D_CACHE_LD */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x41, 0x3), <span class=\"comment\">/* L1D_CACHE_ST */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x42, 0x3), <span class=\"comment\">/* L1D_CACHE_LOCK */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x43, 0x3), <span class=\"comment\">/* L1D_ALL_REF */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x48, 0x3), <span class=\"comment\">/* L1D_PEND_MISS */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x4e, 0x3), <span class=\"comment\">/* L1D_PREFETCH */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x51, 0x3), <span class=\"comment\">/* L1D */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x63, 0x3), <span class=\"comment\">/* CACHE_LOCK_CYCLES */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EVENT_CONSTRAINT_END\">EVENT_CONSTRAINT_END</a>", 
"};", 
"", 
"static struct <a class=\"id\" href=\"#event_constraint\">event_constraint</a> <a class=\"id\" href=\"#intel_westmere_event_constraints\">intel_westmere_event_constraints</a>[] =", 
"{", 
"<span class=\"ts\"/><a class=\"id\" href=\"#FIXED_EVENT_CONSTRAINT\">FIXED_EVENT_CONSTRAINT</a>(0x00c0, 0), <span class=\"comment\">/* INST_RETIRED.ANY */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#FIXED_EVENT_CONSTRAINT\">FIXED_EVENT_CONSTRAINT</a>(0x003c, 1), <span class=\"comment\">/* CPU_CLK_UNHALTED.CORE */</span>", 
"<span class=\"ts\"/><span class=\"comment\">/* FIXED_EVENT_CONSTRAINT(0x013c, 2), CPU_CLK_UNHALTED.REF */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x51, 0x3), <span class=\"comment\">/* L1D */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x60, 0x1), <span class=\"comment\">/* OFFCORE_REQUESTS_OUTSTANDING */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0x63, 0x3), <span class=\"comment\">/* CACHE_LOCK_CYCLES */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#INTEL_EVENT_CONSTRAINT\">INTEL_EVENT_CONSTRAINT</a>(0xb3, 0x1), <span class=\"comment\">/* SNOOPQ_REQUEST_OUTSTANDING */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EVENT_CONSTRAINT_END\">EVENT_CONSTRAINT_END</a>", 
"};", 
"", 
"static struct <a class=\"id\" href=\"#event_constraint\">event_constraint</a> <a class=\"id\" href=\"#intel_gen_event_constraints\">intel_gen_event_constraints</a>[] =", 
"{", 
"<span class=\"ts\"/><a class=\"id\" href=\"#FIXED_EVENT_CONSTRAINT\">FIXED_EVENT_CONSTRAINT</a>(0x00c0, 0), <span class=\"comment\">/* INST_RETIRED.ANY */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#FIXED_EVENT_CONSTRAINT\">FIXED_EVENT_CONSTRAINT</a>(0x003c, 1), <span class=\"comment\">/* CPU_CLK_UNHALTED.CORE */</span>", 
"<span class=\"ts\"/><span class=\"comment\">/* FIXED_EVENT_CONSTRAINT(0x013c, 2), CPU_CLK_UNHALTED.REF */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EVENT_CONSTRAINT_END\">EVENT_CONSTRAINT_END</a>", 
"};", 
"", 
"static <a class=\"id\" href=\"#u64\">u64</a> <a class=\"id\" href=\"#intel_pmu_event_map\">intel_pmu_event_map</a>(int <a class=\"id\" href=\"#hw_event\">hw_event</a>)", 
];
xr_frag_insert('l/cb/543512e3f52ebc8b632deac784fdd8a906a6eb.xr', __xr_tmp);
