// Seed: 2793991590
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output logic id_3,
    input  tri0  id_4
);
  initial id_3 <= #1 1;
  wire id_6;
  wire id_7 = !"";
  logic [7:0][1] id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wire  id_0,
    input  logic id_1,
    output tri0  id_2,
    output logic id_3,
    input  wor   id_4
);
  logic [7:0][1 'b0] id_6 = id_1;
  always_comb id_3 <= id_6 <-> 1;
  assign id_3 = id_1;
  id_7(
      id_6, 1, {1, 1}
  );
  wire id_8;
  module_0(
      id_4, id_4, id_4, id_6, id_4
  );
  wire id_9;
endmodule
