INFO: [VRFC 10-163] Analyzing VHDL file "U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/ripple_adder_16bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripple_adder_16bit_tb
