--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4111 paths analyzed, 655 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.961ns.
--------------------------------------------------------------------------------
Slack:                  13.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_7 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.910ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_7 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.DQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[7]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_7
    SLICE_X9Y39.A1       net (fanout=2)        1.175   button_cond_gen_0[3].button_cond/M_ctr_q[7]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.910ns (1.675ns logic, 5.235ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_7 (FF)
  Destination:          game/M_treg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.771ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_7 to game/M_treg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.DQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[7]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_7
    SLICE_X9Y39.A1       net (fanout=2)        1.175   button_cond_gen_0[3].button_cond/M_ctr_q[7]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.D3      net (fanout=2)        1.390   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<9>1
                                                       game/M_treg_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.771ns (1.675ns logic, 5.096ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  13.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[0].button_cond/M_ctr_q_13 (FF)
  Destination:          game/M_treg_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.609ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.714 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[0].button_cond/M_ctr_q_13 to game/M_treg_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.BQ      Tcko                  0.476   button_cond_gen_0[0].button_cond/M_ctr_q[15]
                                                       button_cond_gen_0[0].button_cond/M_ctr_q_13
    SLICE_X13Y40.C4      net (fanout=2)        1.204   button_cond_gen_0[0].button_cond/M_ctr_q[13]
    SLICE_X13Y40.C       Tilo                  0.259   M_button_cond_out<0>_inv
                                                       button_cond_gen_0[0].button_cond/out3
    SLICE_X17Y40.C2      net (fanout=4)        1.161   out2_2
    SLICE_X17Y40.C       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       edge_detector_gen_0[0].edge_detector/out1
    SLICE_X11Y38.B3      net (fanout=5)        1.359   M_edge_detector_out[0]
    SLICE_X11Y38.B       Tilo                  0.259   M_treg_q_9
                                                       game/M_treg_d<10>21
    SLICE_X10Y29.D2      net (fanout=4)        1.283   game/M_treg_d<10>_bdd3
    SLICE_X10Y29.CLK     Tas                   0.349   game/M_treg_q[10]
                                                       game/M_treg_d<10>3
                                                       game/M_treg_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.609ns (1.602ns logic, 5.007ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[0].button_cond/M_ctr_q_12 (FF)
  Destination:          game/M_treg_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.714 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[0].button_cond/M_ctr_q_12 to game/M_treg_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.476   button_cond_gen_0[0].button_cond/M_ctr_q[15]
                                                       button_cond_gen_0[0].button_cond/M_ctr_q_12
    SLICE_X13Y40.C2      net (fanout=2)        0.990   button_cond_gen_0[0].button_cond/M_ctr_q[12]
    SLICE_X13Y40.C       Tilo                  0.259   M_button_cond_out<0>_inv
                                                       button_cond_gen_0[0].button_cond/out3
    SLICE_X17Y40.C2      net (fanout=4)        1.161   out2_2
    SLICE_X17Y40.C       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       edge_detector_gen_0[0].edge_detector/out1
    SLICE_X11Y38.B3      net (fanout=5)        1.359   M_edge_detector_out[0]
    SLICE_X11Y38.B       Tilo                  0.259   M_treg_q_9
                                                       game/M_treg_d<10>21
    SLICE_X10Y29.D2      net (fanout=4)        1.283   game/M_treg_d<10>_bdd3
    SLICE_X10Y29.CLK     Tas                   0.349   game/M_treg_q[10]
                                                       game/M_treg_d<10>3
                                                       game/M_treg_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (1.602ns logic, 4.793ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  13.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[0].button_cond/M_ctr_q_10 (FF)
  Destination:          game/M_treg_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.714 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[0].button_cond/M_ctr_q_10 to game/M_treg_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.CQ      Tcko                  0.476   button_cond_gen_0[0].button_cond/M_ctr_q[11]
                                                       button_cond_gen_0[0].button_cond/M_ctr_q_10
    SLICE_X13Y40.C1      net (fanout=2)        0.949   button_cond_gen_0[0].button_cond/M_ctr_q[10]
    SLICE_X13Y40.C       Tilo                  0.259   M_button_cond_out<0>_inv
                                                       button_cond_gen_0[0].button_cond/out3
    SLICE_X17Y40.C2      net (fanout=4)        1.161   out2_2
    SLICE_X17Y40.C       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       edge_detector_gen_0[0].edge_detector/out1
    SLICE_X11Y38.B3      net (fanout=5)        1.359   M_edge_detector_out[0]
    SLICE_X11Y38.B       Tilo                  0.259   M_treg_q_9
                                                       game/M_treg_d<10>21
    SLICE_X10Y29.D2      net (fanout=4)        1.283   game/M_treg_d<10>_bdd3
    SLICE_X10Y29.CLK     Tas                   0.349   game/M_treg_q[10]
                                                       game/M_treg_d<10>3
                                                       game/M_treg_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (1.602ns logic, 4.752ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  13.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_2 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.288ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_2 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.CQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[3]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_2
    SLICE_X9Y39.A2       net (fanout=2)        0.553   button_cond_gen_0[3].button_cond/M_ctr_q[2]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (1.675ns logic, 4.613ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  13.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_6 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.261ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_6 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[7]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_6
    SLICE_X9Y39.A4       net (fanout=2)        0.526   button_cond_gen_0[3].button_cond/M_ctr_q[6]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.261ns (1.675ns logic, 4.586ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  13.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[0].button_cond/M_ctr_q_11 (FF)
  Destination:          game/M_treg_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.274ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.714 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[0].button_cond/M_ctr_q_11 to game/M_treg_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.DQ      Tcko                  0.476   button_cond_gen_0[0].button_cond/M_ctr_q[11]
                                                       button_cond_gen_0[0].button_cond/M_ctr_q_11
    SLICE_X13Y40.C3      net (fanout=2)        0.869   button_cond_gen_0[0].button_cond/M_ctr_q[11]
    SLICE_X13Y40.C       Tilo                  0.259   M_button_cond_out<0>_inv
                                                       button_cond_gen_0[0].button_cond/out3
    SLICE_X17Y40.C2      net (fanout=4)        1.161   out2_2
    SLICE_X17Y40.C       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       edge_detector_gen_0[0].edge_detector/out1
    SLICE_X11Y38.B3      net (fanout=5)        1.359   M_edge_detector_out[0]
    SLICE_X11Y38.B       Tilo                  0.259   M_treg_q_9
                                                       game/M_treg_d<10>21
    SLICE_X10Y29.D2      net (fanout=4)        1.283   game/M_treg_d<10>_bdd3
    SLICE_X10Y29.CLK     Tas                   0.349   game/M_treg_q[10]
                                                       game/M_treg_d<10>3
                                                       game/M_treg_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.274ns (1.602ns logic, 4.672ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  13.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_15 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.219ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.313 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_15 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.DQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[15]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_15
    SLICE_X9Y40.D2       net (fanout=2)        1.161   button_cond_gen_0[3].button_cond/M_ctr_q[15]
    SLICE_X9Y40.D        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out2
    SLICE_X9Y40.A3       net (fanout=3)        0.365   out1_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.219ns (1.675ns logic, 4.544ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_5 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.193ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_5 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.BQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[7]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_5
    SLICE_X9Y39.A5       net (fanout=2)        0.458   button_cond_gen_0[3].button_cond/M_ctr_q[5]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.193ns (1.675ns logic, 4.518ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  13.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_2 (FF)
  Destination:          game/M_treg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_2 to game/M_treg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.CQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[3]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_2
    SLICE_X9Y39.A2       net (fanout=2)        0.553   button_cond_gen_0[3].button_cond/M_ctr_q[2]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.D3      net (fanout=2)        1.390   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<9>1
                                                       game/M_treg_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.149ns (1.675ns logic, 4.474ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_6 (FF)
  Destination:          game/M_treg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.122ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_6 to game/M_treg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.CQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[7]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_6
    SLICE_X9Y39.A4       net (fanout=2)        0.526   button_cond_gen_0[3].button_cond/M_ctr_q[6]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.D3      net (fanout=2)        1.390   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<9>1
                                                       game/M_treg_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.122ns (1.675ns logic, 4.447ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  13.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_4 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_4 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[7]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_4
    SLICE_X9Y39.A6       net (fanout=2)        0.371   button_cond_gen_0[3].button_cond/M_ctr_q[4]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (1.675ns logic, 4.431ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  13.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_3 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_3 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.DQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[3]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_3
    SLICE_X9Y39.A3       net (fanout=2)        0.370   button_cond_gen_0[3].button_cond/M_ctr_q[3]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (1.675ns logic, 4.430ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  13.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_15 (FF)
  Destination:          game/M_treg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.080ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.313 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_15 to game/M_treg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.DQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[15]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_15
    SLICE_X9Y40.D2       net (fanout=2)        1.161   button_cond_gen_0[3].button_cond/M_ctr_q[15]
    SLICE_X9Y40.D        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out2
    SLICE_X9Y40.A3       net (fanout=3)        0.365   out1_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.D3      net (fanout=2)        1.390   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<9>1
                                                       game/M_treg_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.080ns (1.675ns logic, 4.405ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  13.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_5 (FF)
  Destination:          game/M_treg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_5 to game/M_treg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.BQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[7]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_5
    SLICE_X9Y39.A5       net (fanout=2)        0.458   button_cond_gen_0[3].button_cond/M_ctr_q[5]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.D3      net (fanout=2)        1.390   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<9>1
                                                       game/M_treg_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.054ns (1.675ns logic, 4.379ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[0].button_cond/M_ctr_q_7 (FF)
  Destination:          game/M_treg_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.055ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (0.714 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[0].button_cond/M_ctr_q_7 to game/M_treg_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.DQ      Tcko                  0.476   button_cond_gen_0[0].button_cond/M_ctr_q[7]
                                                       button_cond_gen_0[0].button_cond/M_ctr_q_7
    SLICE_X15Y40.C2      net (fanout=2)        0.980   button_cond_gen_0[0].button_cond/M_ctr_q[7]
    SLICE_X15Y40.C       Tilo                  0.259   out1_2
                                                       button_cond_gen_0[0].button_cond/out1
    SLICE_X17Y40.C3      net (fanout=4)        0.831   out_2
    SLICE_X17Y40.C       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       edge_detector_gen_0[0].edge_detector/out1
    SLICE_X11Y38.B3      net (fanout=5)        1.359   M_edge_detector_out[0]
    SLICE_X11Y38.B       Tilo                  0.259   M_treg_q_9
                                                       game/M_treg_d<10>21
    SLICE_X10Y29.D2      net (fanout=4)        1.283   game/M_treg_d<10>_bdd3
    SLICE_X10Y29.CLK     Tas                   0.349   game/M_treg_q[10]
                                                       game/M_treg_d<10>3
                                                       game/M_treg_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (1.602ns logic, 4.453ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[2].button_cond/M_ctr_q_19 (FF)
  Destination:          game/M_treg_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.038ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.714 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[2].button_cond/M_ctr_q_19 to game/M_treg_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.525   button_cond_gen_0[2].button_cond/M_ctr_q[19]
                                                       button_cond_gen_0[2].button_cond/M_ctr_q_19
    SLICE_X17Y41.D1      net (fanout=2)        1.197   button_cond_gen_0[2].button_cond/M_ctr_q[19]
    SLICE_X17Y41.D       Tilo                  0.259   edge_detector_gen_0[2].edge_detector/M_last_q
                                                       button_cond_gen_0[2].button_cond/out2
    SLICE_X17Y40.B3      net (fanout=3)        0.566   out1_1
    SLICE_X17Y40.B       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       edge_detector_gen_0[2].edge_detector/out1
    SLICE_X11Y38.B4      net (fanout=6)        1.341   M_edge_detector_out[2]
    SLICE_X11Y38.B       Tilo                  0.259   M_treg_q_9
                                                       game/M_treg_d<10>21
    SLICE_X10Y29.D2      net (fanout=4)        1.283   game/M_treg_d<10>_bdd3
    SLICE_X10Y29.CLK     Tas                   0.349   game/M_treg_q[10]
                                                       game/M_treg_d<10>3
                                                       game/M_treg_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.038ns (1.651ns logic, 4.387ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  13.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[0].button_cond/M_ctr_q_8 (FF)
  Destination:          game/M_treg_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.714 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[0].button_cond/M_ctr_q_8 to game/M_treg_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.476   button_cond_gen_0[0].button_cond/M_ctr_q[11]
                                                       button_cond_gen_0[0].button_cond/M_ctr_q_8
    SLICE_X13Y40.C5      net (fanout=2)        0.630   button_cond_gen_0[0].button_cond/M_ctr_q[8]
    SLICE_X13Y40.C       Tilo                  0.259   M_button_cond_out<0>_inv
                                                       button_cond_gen_0[0].button_cond/out3
    SLICE_X17Y40.C2      net (fanout=4)        1.161   out2_2
    SLICE_X17Y40.C       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       edge_detector_gen_0[0].edge_detector/out1
    SLICE_X11Y38.B3      net (fanout=5)        1.359   M_edge_detector_out[0]
    SLICE_X11Y38.B       Tilo                  0.259   M_treg_q_9
                                                       game/M_treg_d<10>21
    SLICE_X10Y29.D2      net (fanout=4)        1.283   game/M_treg_d<10>_bdd3
    SLICE_X10Y29.CLK     Tas                   0.349   game/M_treg_q[10]
                                                       game/M_treg_d<10>3
                                                       game/M_treg_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (1.602ns logic, 4.433ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_18 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.998ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.313 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_18 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.CQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[19]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_18
    SLICE_X9Y40.D1       net (fanout=2)        0.940   button_cond_gen_0[3].button_cond/M_ctr_q[18]
    SLICE_X9Y40.D        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out2
    SLICE_X9Y40.A3       net (fanout=3)        0.365   out1_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.998ns (1.675ns logic, 4.323ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_12 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.313 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_12 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[15]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_12
    SLICE_X9Y40.B1       net (fanout=2)        1.042   button_cond_gen_0[3].button_cond/M_ctr_q[12]
    SLICE_X9Y40.B        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out3
    SLICE_X9Y40.A5       net (fanout=3)        0.236   out2_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.971ns (1.675ns logic, 4.296ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  13.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_4 (FF)
  Destination:          game/M_treg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_4 to game/M_treg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[7]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_4
    SLICE_X9Y39.A6       net (fanout=2)        0.371   button_cond_gen_0[3].button_cond/M_ctr_q[4]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.D3      net (fanout=2)        1.390   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<9>1
                                                       game/M_treg_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (1.675ns logic, 4.292ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  13.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_3 (FF)
  Destination:          game/M_treg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.966ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_3 to game/M_treg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.DQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[3]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_3
    SLICE_X9Y39.A3       net (fanout=2)        0.370   button_cond_gen_0[3].button_cond/M_ctr_q[3]
    SLICE_X9Y39.A        Tilo                  0.259   M_button_cond_out<3>_inv
                                                       button_cond_gen_0[3].button_cond/out1
    SLICE_X9Y40.A1       net (fanout=3)        1.042   out_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.D3      net (fanout=2)        1.390   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<9>1
                                                       game/M_treg_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (1.675ns logic, 4.291ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  13.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[0].button_cond/M_ctr_q_9 (FF)
  Destination:          game/M_treg_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.714 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[0].button_cond/M_ctr_q_9 to game/M_treg_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.BQ      Tcko                  0.476   button_cond_gen_0[0].button_cond/M_ctr_q[11]
                                                       button_cond_gen_0[0].button_cond/M_ctr_q_9
    SLICE_X13Y40.C6      net (fanout=2)        0.572   button_cond_gen_0[0].button_cond/M_ctr_q[9]
    SLICE_X13Y40.C       Tilo                  0.259   M_button_cond_out<0>_inv
                                                       button_cond_gen_0[0].button_cond/out3
    SLICE_X17Y40.C2      net (fanout=4)        1.161   out2_2
    SLICE_X17Y40.C       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       edge_detector_gen_0[0].edge_detector/out1
    SLICE_X11Y38.B3      net (fanout=5)        1.359   M_edge_detector_out[0]
    SLICE_X11Y38.B       Tilo                  0.259   M_treg_q_9
                                                       game/M_treg_d<10>21
    SLICE_X10Y29.D2      net (fanout=4)        1.283   game/M_treg_d<10>_bdd3
    SLICE_X10Y29.CLK     Tas                   0.349   game/M_treg_q[10]
                                                       game/M_treg_d<10>3
                                                       game/M_treg_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (1.602ns logic, 4.375ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  14.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_13 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.902ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.313 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_13 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[15]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_13
    SLICE_X9Y40.B2       net (fanout=2)        0.973   button_cond_gen_0[3].button_cond/M_ctr_q[13]
    SLICE_X9Y40.B        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out3
    SLICE_X9Y40.A5       net (fanout=3)        0.236   out2_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.902ns (1.675ns logic, 4.227ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[0].button_cond/M_ctr_q_19 (FF)
  Destination:          game/M_treg_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.907ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.714 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[0].button_cond/M_ctr_q_19 to game/M_treg_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.DQ      Tcko                  0.476   button_cond_gen_0[0].button_cond/M_ctr_q[19]
                                                       button_cond_gen_0[0].button_cond/M_ctr_q_19
    SLICE_X15Y40.D2      net (fanout=2)        1.120   button_cond_gen_0[0].button_cond/M_ctr_q[19]
    SLICE_X15Y40.D       Tilo                  0.259   out1_2
                                                       button_cond_gen_0[0].button_cond/out2
    SLICE_X17Y40.C4      net (fanout=4)        0.543   out1_2
    SLICE_X17Y40.C       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       edge_detector_gen_0[0].edge_detector/out1
    SLICE_X11Y38.B3      net (fanout=5)        1.359   M_edge_detector_out[0]
    SLICE_X11Y38.B       Tilo                  0.259   M_treg_q_9
                                                       game/M_treg_d<10>21
    SLICE_X10Y29.D2      net (fanout=4)        1.283   game/M_treg_d<10>_bdd3
    SLICE_X10Y29.CLK     Tas                   0.349   game/M_treg_q[10]
                                                       game/M_treg_d<10>3
                                                       game/M_treg_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (1.602ns logic, 4.305ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  14.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[0].button_cond/M_ctr_q_13 (FF)
  Destination:          game/M_treg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.899ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.618 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[0].button_cond/M_ctr_q_13 to game/M_treg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.BQ      Tcko                  0.476   button_cond_gen_0[0].button_cond/M_ctr_q[15]
                                                       button_cond_gen_0[0].button_cond/M_ctr_q_13
    SLICE_X13Y40.C4      net (fanout=2)        1.204   button_cond_gen_0[0].button_cond/M_ctr_q[13]
    SLICE_X13Y40.C       Tilo                  0.259   M_button_cond_out<0>_inv
                                                       button_cond_gen_0[0].button_cond/out3
    SLICE_X17Y40.C2      net (fanout=4)        1.161   out2_2
    SLICE_X17Y40.C       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       edge_detector_gen_0[0].edge_detector/out1
    SLICE_X11Y38.B3      net (fanout=5)        1.359   M_edge_detector_out[0]
    SLICE_X11Y38.B       Tilo                  0.259   M_treg_q_9
                                                       game/M_treg_d<10>21
    SLICE_X11Y38.D2      net (fanout=4)        0.549   game/M_treg_d<10>_bdd3
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<9>1
                                                       game/M_treg_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (1.626ns logic, 4.273ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  14.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_18 (FF)
  Destination:          game/M_treg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.859ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.313 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_18 to game/M_treg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.CQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[19]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_18
    SLICE_X9Y40.D1       net (fanout=2)        0.940   button_cond_gen_0[3].button_cond/M_ctr_q[18]
    SLICE_X9Y40.D        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out2
    SLICE_X9Y40.A3       net (fanout=3)        0.365   out1_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.D3      net (fanout=2)        1.390   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<9>1
                                                       game/M_treg_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.859ns (1.675ns logic, 4.184ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  14.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_16 (FF)
  Destination:          game/M_treg_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.858ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.313 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_16 to game/M_treg_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.AQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[19]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_16
    SLICE_X9Y40.D3       net (fanout=2)        0.800   button_cond_gen_0[3].button_cond/M_ctr_q[16]
    SLICE_X9Y40.D        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out2
    SLICE_X9Y40.A3       net (fanout=3)        0.365   out1_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.C2      net (fanout=2)        1.529   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<8>1
                                                       game/M_treg_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.858ns (1.675ns logic, 4.183ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  14.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_gen_0[3].button_cond/M_ctr_q_12 (FF)
  Destination:          game/M_treg_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.832ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.313 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_gen_0[3].button_cond/M_ctr_q_12 to game/M_treg_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.525   button_cond_gen_0[3].button_cond/M_ctr_q[15]
                                                       button_cond_gen_0[3].button_cond/M_ctr_q_12
    SLICE_X9Y40.B1       net (fanout=2)        1.042   button_cond_gen_0[3].button_cond/M_ctr_q[12]
    SLICE_X9Y40.B        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out3
    SLICE_X9Y40.A5       net (fanout=3)        0.236   out2_0
    SLICE_X9Y40.A        Tilo                  0.259   M_last_q_1
                                                       button_cond_gen_0[3].button_cond/out4
    SLICE_X17Y40.D3      net (fanout=2)        1.489   M_button_cond_out[3]
    SLICE_X17Y40.D       Tilo                  0.259   game/M_treg_d<8>_bdd1
                                                       game/M_treg_d<8>21
    SLICE_X11Y38.D3      net (fanout=2)        1.390   game/M_treg_d<8>_bdd1
    SLICE_X11Y38.CLK     Tas                   0.373   M_treg_q_9
                                                       game/M_treg_d<9>1
                                                       game/M_treg_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.675ns logic, 4.157ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_sync_out/CLK
  Logical resource: button_cond_gen_0[2].button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_sync_out/CLK
  Logical resource: button_cond_gen_0[0].button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_sync_out/CLK
  Logical resource: button_cond_gen_0[4].button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_sync_out/CLK
  Logical resource: button_cond_gen_0[3].button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[3].button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond_gen_0[3].button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[2].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[2].button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[2].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[2].button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[2].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[2].button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[2].button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond_gen_0[2].button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_gen_0[2].button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond_gen_0[2].button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.961|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4111 paths, 0 nets, and 515 connections

Design statistics:
   Minimum period:   6.961ns{1}   (Maximum frequency: 143.658MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  7 14:07:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



