==8752== Cachegrind, a cache and branch-prediction profiler
==8752== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==8752== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==8752== Command: ./bf e input_large.asc output_large.enc 1234567890abcdeffedcba0987654321
==8752== 
--8752-- warning: L3 cache found, using its data for the LL simulation.
--8752-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--8752-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==8752== 
==8752== I   refs:      342,805,329
==8752== I1  misses:         28,383
==8752== LLi misses:            561
==8752== I1  miss rate:        0.01%
==8752== LLi miss rate:        0.00%
==8752== 
==8752== D   refs:      143,329,114  (97,479,981 rd   + 45,849,133 wr)
==8752== D1  misses:     16,639,469  (16,429,224 rd   +    210,245 wr)
==8752== LLd misses:            650  (       344 rd   +        306 wr)
==8752== D1  miss rate:        11.6% (      16.9%     +        0.5%  )
==8752== LLd miss rate:         0.0% (       0.0%     +        0.0%  )
==8752== 
==8752== LL refs:        16,667,852  (16,457,607 rd   +    210,245 wr)
==8752== LL misses:           1,211  (       905 rd   +        306 wr)
==8752== LL miss rate:          0.0% (       0.0%     +        0.0%  )
