
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003517                       # Number of seconds simulated
sim_ticks                                  3516616044                       # Number of ticks simulated
final_tick                               531527395344                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162937                       # Simulator instruction rate (inst/s)
host_op_rate                                   206237                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 283651                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886564                       # Number of bytes of host memory used
host_seconds                                 12397.68                       # Real time elapsed on the host
sim_insts                                  2020043752                       # Number of instructions simulated
sim_ops                                    2556863908                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       117888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       165632                       # Number of bytes read from this memory
system.physmem.bytes_read::total               294400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       175744                       # Number of bytes written to this memory
system.physmem.bytes_written::total            175744                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          921                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1294                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2300                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1373                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1373                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1528742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33523137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1565141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47099825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                83716845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1528742                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1565141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3093883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49975317                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49975317                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49975317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1528742                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33523137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1565141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47099825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              133692161                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8433133                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3190775                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2598720                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211000                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1318978                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1239853                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340349                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9391                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3284552                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17433587                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3190775                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580202                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3651602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1138478                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        473187                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611517                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90893                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8333783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.591529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.375426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4682181     56.18%     56.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254781      3.06%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          264229      3.17%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419856      5.04%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          196908      2.36%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          281066      3.37%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          188909      2.27%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138804      1.67%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1907049     22.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8333783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.378362                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.067273                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3458063                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       428559                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3494571                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29173                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923406                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542174                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1037                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20829437                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4022                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923406                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3632721                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         100045                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       103092                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3347203                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       227306                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20079244                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        130995                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        67248                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28108383                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93622261                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93622261                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10947932                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1763                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           597207                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1867595                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       966186                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10364                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       344473                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18822257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14950740                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26568                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6481990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20013666                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8333783                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.793992                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.929925                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2868183     34.42%     34.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1808032     21.70%     56.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1194560     14.33%     70.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       798038      9.58%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       729662      8.76%     88.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       407672      4.89%     93.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       368606      4.42%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81410      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77620      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8333783                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112780     78.03%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15818     10.94%     88.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15931     11.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12477775     83.46%     83.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198725      1.33%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483722      9.92%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       788830      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14950740                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772857                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144529                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009667                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38406355                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25307836                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14524598                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15095269                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        20710                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       744520                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       255374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923406                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59101                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12681                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18825730                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47088                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1867595                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       966186                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1756                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127104                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118616                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245720                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14679977                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1384135                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       270758                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145033                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086702                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            760898                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740750                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14535680                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14524598                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9535153                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27108531                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.722325                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351740                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6513378                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212938                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7410377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.661503                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175222                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2815598     38.00%     38.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2107001     28.43%     66.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837502     11.30%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420801      5.68%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       388080      5.24%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       177749      2.40%     91.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191752      2.59%     93.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98776      1.33%     94.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       373118      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7410377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       373118                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25862829                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38575927                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3553                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  99350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.843313                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.843313                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.185799                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.185799                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65916745                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20141084                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19176234                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8433133                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3076105                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2505063                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206167                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1266021                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1190514                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324953                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9242                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3070446                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16998334                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3076105                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1515467                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3740281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1109510                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        606051                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1502754                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8316302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.528870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.310495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4576021     55.02%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          326460      3.93%     58.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          266162      3.20%     62.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          642694      7.73%     69.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          171649      2.06%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          231149      2.78%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161018      1.94%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93658      1.13%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1847491     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8316302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364764                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015661                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3204469                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       592423                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3597243                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22944                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        899222                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523268                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          335                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20360709                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1682                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        899222                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3438654                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107924                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       145461                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3381132                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       343900                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19644651                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          208                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137707                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27463035                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91736879                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91736879                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16859782                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10603157                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4113                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2466                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           964837                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1845518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       960026                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19314                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       281243                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18549149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14718080                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30614                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6379834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19656187                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          762                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8316302                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898949                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2890654     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1797531     21.61%     56.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1140000     13.71%     70.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       865534     10.41%     80.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       756338      9.09%     89.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391170      4.70%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       335769      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66317      0.80%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72989      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8316302                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87345     69.60%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18981     15.13%     84.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19160     15.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12228297     83.08%     83.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205291      1.39%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1471556     10.00%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       811292      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14718080                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745268                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125487                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008526                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37908560                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24933283                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14341217                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14843567                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        56324                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       728417                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          386                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       243704                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        899222                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59661                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8167                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18553270                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42658                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1845518                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       960026                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2448                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6621                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124478                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242316                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14485537                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1379504                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       232540                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2169060                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2040697                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            789556                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.717693                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14351184                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14341217                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9325455                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26494805                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700580                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351973                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9880570                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12144304                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6409043                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3359                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209539                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7417080                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.637343                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148803                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2859401     38.55%     38.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2063399     27.82%     66.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       834630     11.25%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       479864      6.47%     84.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       380973      5.14%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159033      2.14%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186168      2.51%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92908      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       360704      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7417080                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9880570                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12144304                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1833412                       # Number of memory references committed
system.switch_cpus1.commit.loads              1117093                       # Number of loads committed
system.switch_cpus1.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1741945                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10945898                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247611                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       360704                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25609554                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38006595                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 116831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9880570                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12144304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9880570                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853507                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853507                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.171637                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.171637                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65177589                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19797529                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18781811                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3352                       # number of misc regfile writes
system.l2.replacements                           2299                       # number of replacements
system.l2.tagsinuse                       8188.343568                       # Cycle average of tags in use
system.l2.total_refs                           648589                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10483                       # Sample count of references to valid blocks.
system.l2.avg_refs                          61.870552                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           202.503576                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     36.197978                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    422.447956                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.950085                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    641.331503                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3010.357846                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3837.554624                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.024720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004419                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.051568                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004633                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.078288                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.367475                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.468451                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999554                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3422                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4255                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7680                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3423                       # number of Writeback hits
system.l2.Writeback_hits::total                  3423                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   104                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4307                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7784                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3474                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4307                       # number of overall hits
system.l2.overall_hits::total                    7784                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          921                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1292                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2298                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          921                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1294                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2300                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          921                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1294                       # number of overall misses
system.l2.overall_misses::total                  2300                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1896907                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     42973635                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1920584                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     57857839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       104648965                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       104409                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        104409                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1896907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     42973635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1920584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     57962248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        104753374                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1896907                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     42973635                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1920584                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     57962248                       # number of overall miss cycles
system.l2.overall_miss_latency::total       104753374                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5547                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9978                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3423                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3423                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               106                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4395                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5601                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10084                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4395                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5601                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10084                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.212065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.232919                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.230307                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018868                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.209556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.231030                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.228084                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.209556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.231030                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.228084                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45164.452381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46659.755700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44664.744186                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44781.609133                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45539.149260                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 52204.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52204.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45164.452381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46659.755700                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44664.744186                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44793.081917                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45544.945217                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45164.452381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46659.755700                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44664.744186                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44793.081917                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45544.945217                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1373                       # number of writebacks
system.l2.writebacks::total                      1373                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          921                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1292                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2298                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2300                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2300                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1654396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     37655417                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1677132                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     50330382                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     91317327                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        92203                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        92203                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1654396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     37655417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1677132                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     50422585                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     91409530                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1654396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     37655417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1677132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     50422585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     91409530                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.212065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.232919                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.230307                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.209556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.231030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.228084                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.209556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.231030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.228084                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39390.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40885.360478                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39003.069767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38955.404025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39737.740209                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 46101.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46101.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39390.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40885.360478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39003.069767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38966.448995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39743.273913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39390.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40885.360478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39003.069767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38966.448995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39743.273913                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               500.531748                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001620278                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1979486.715415                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.531748                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061750                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.802134                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611463                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611463                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611463                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611463                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611463                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611463                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2914941                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2914941                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2914941                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2914941                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2914941                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2914941                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611517                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611517                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611517                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611517                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611517                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611517                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53980.388889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53980.388889                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53980.388889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53980.388889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53980.388889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53980.388889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2270620                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2270620                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2270620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2270620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2270620                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2270620                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        51605                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        51605                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        51605                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        51605                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        51605                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        51605                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4395                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341827                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4651                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              32969.646743                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   222.173245                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    33.826755                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.867864                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.132136                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1084251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1084251                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707196                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707196                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1717                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1717                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1791447                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1791447                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1791447                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1791447                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10874                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10874                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11041                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11041                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11041                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11041                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    350152261                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    350152261                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5351632                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5351632                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    355503893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    355503893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    355503893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    355503893                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1095125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1095125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802488                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802488                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802488                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802488                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009929                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009929                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006125                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006125                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006125                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006125                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32200.870057                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32200.870057                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32045.700599                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32045.700599                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32198.523050                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32198.523050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32198.523050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32198.523050                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1039                       # number of writebacks
system.cpu0.dcache.writebacks::total             1039                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6531                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6531                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6646                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6646                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6646                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6646                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4343                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4343                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4395                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4395                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4395                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4395                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     72818708                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     72818708                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1158341                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1158341                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     73977049                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     73977049                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     73977049                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     73977049                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002438                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002438                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002438                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002438                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16766.914115                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16766.914115                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22275.788462                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22275.788462                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16832.093060                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16832.093060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16832.093060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16832.093060                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.390346                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001674694                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1933734.930502                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.390346                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063126                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822741                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1502705                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1502705                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1502705                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1502705                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1502705                       # number of overall hits
system.cpu1.icache.overall_hits::total        1502705                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2391443                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2391443                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2391443                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2391443                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2391443                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2391443                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1502754                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1502754                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1502754                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1502754                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1502754                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1502754                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48804.959184                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48804.959184                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48804.959184                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48804.959184                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48804.959184                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48804.959184                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2093106                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2093106                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2093106                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2093106                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2093106                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2093106                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47570.590909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47570.590909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47570.590909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47570.590909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47570.590909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47570.590909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5601                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157707311                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5857                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26926.295202                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.785514                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.214486                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878068                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121932                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1047813                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1047813                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       712290                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        712290                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1846                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1846                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1676                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1676                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1760103                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1760103                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1760103                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1760103                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13969                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13969                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          497                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          497                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14466                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14466                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14466                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14466                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    480309504                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    480309504                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22578953                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22578953                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    502888457                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    502888457                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    502888457                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    502888457                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061782                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061782                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       712787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       712787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1774569                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1774569                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1774569                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1774569                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013156                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013156                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000697                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000697                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008152                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008152                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008152                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008152                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34383.957620                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34383.957620                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 45430.488934                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45430.488934                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34763.476911                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34763.476911                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34763.476911                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34763.476911                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2384                       # number of writebacks
system.cpu1.dcache.writebacks::total             2384                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8422                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8422                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          443                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          443                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8865                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8865                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8865                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8865                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5547                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5547                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5601                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5601                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5601                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5601                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     97475277                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     97475277                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1257604                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1257604                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     98732881                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     98732881                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     98732881                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     98732881                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003156                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003156                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003156                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003156                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17572.611682                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17572.611682                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23288.962963                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23288.962963                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17627.723799                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17627.723799                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17627.723799                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17627.723799                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
