

================================================================
== Vitis HLS Report for 'gramschmidt_Pipeline_VITIS_LOOP_18_3'
================================================================
* Date:           Tue May  6 11:36:20 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gramschmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.316 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.225 us|  0.225 us|   45|   45|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_3  |       43|       43|        25|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %tmp"   --->   Operation 29 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln20_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln20"   --->   Operation 30 'read' 'zext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln20_cast = zext i5 %zext_ln20_read"   --->   Operation 31 'zext' 'zext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc29"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:18]   --->   Operation 36 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.63ns)   --->   "%icmp_ln18 = icmp_eq  i5 %i_1, i5 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:18]   --->   Operation 38 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln18 = add i5 %i_1, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:18]   --->   Operation 40 'add' 'add_ln18' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc29.split, void %VITIS_LOOP_20_4.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:18]   --->   Operation 41 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 42 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i_1, i1 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 43 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %tmp_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 44 'zext' 'zext_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln19 = sub i10 %tmp_6, i10 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 45 'sub' 'sub_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln19 = add i10 %sub_ln19, i10 %zext_ln20_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 46 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i10 %add_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 47 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 48 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.20ns)   --->   "%A_load_1 = load i10 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 49 'load' 'A_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln18 = store i5 %add_ln18, i5 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:18]   --->   Operation 50 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 51 [1/2] (1.20ns)   --->   "%A_load_1 = load i10 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 51 'load' 'A_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 52 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [22/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 53 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.31>
ST_4 : Operation 54 [21/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 54 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.31>
ST_5 : Operation 55 [20/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 55 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.31>
ST_6 : Operation 56 [19/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 56 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.31>
ST_7 : Operation 57 [18/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 57 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 58 [17/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 58 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 59 [16/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 59 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 60 [15/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 60 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.31>
ST_11 : Operation 61 [14/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 61 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.31>
ST_12 : Operation 62 [13/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 62 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.31>
ST_13 : Operation 63 [12/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 63 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.31>
ST_14 : Operation 64 [11/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 64 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.31>
ST_15 : Operation 65 [10/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 65 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.31>
ST_16 : Operation 66 [9/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 66 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.31>
ST_17 : Operation 67 [8/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 67 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.31>
ST_18 : Operation 68 [7/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 68 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.31>
ST_19 : Operation 69 [6/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 69 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.31>
ST_20 : Operation 70 [5/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 70 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.31>
ST_21 : Operation 71 [4/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 71 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.31>
ST_22 : Operation 72 [3/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 72 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.31>
ST_23 : Operation 73 [2/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 73 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.31>
ST_24 : Operation 74 [1/22] (3.31ns)   --->   "%div = ddiv i64 %bitcast_ln19, i64 %tmp_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 74 'ddiv' 'div' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.20>
ST_25 : Operation 75 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i64 %Q, i64 0, i64 %zext_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 75 'getelementptr' 'Q_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:9]   --->   Operation 76 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i64 %div" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 77 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 78 [1/1] (1.20ns)   --->   "%store_ln19 = store i64 %bitcast_ln19_1, i10 %Q_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19]   --->   Operation 78 'store' 'store_ln19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_25 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:18]   --->   Operation 79 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:18) on local variable 'i' [14]  (0 ns)
	'sub' operation ('sub_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [24]  (0 ns)
	'add' operation ('add_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [25]  (0.797 ns)
	'getelementptr' operation ('A_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [27]  (0 ns)
	'load' operation ('A_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) on array 'A' [30]  (1.2 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) on array 'A' [30]  (1.2 ns)

 <State 3>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 4>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 5>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 6>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 7>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 8>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 9>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 10>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 11>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 12>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 13>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 14>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 15>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 16>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 17>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 18>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 19>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 20>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 21>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 22>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 23>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 24>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [32]  (3.32 ns)

 <State 25>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) [28]  (0 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19) of variable 'bitcast_ln19_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:19 on array 'Q' [34]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
