 
****************************************
Report : qor
Design : SystemTop
Version: K-2015.06
Date   : Wed Dec 25 17:15:39 2024
****************************************


  Timing Path Group 'ref_clk_mux'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          2.64
  Critical Path Slack:          17.31
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_ref_clk_mux'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.33
  Critical Path Slack:          39.63
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_tx_clk_mux'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.28
  Critical Path Slack:          19.68
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_uart_clk_mux'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.32
  Critical Path Slack:          19.64
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'tx_clk_mux'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.28
  Critical Path Slack:          19.68
  Critical Path Clk Period:   8320.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_2'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.07
  Critical Path Slack:        2079.89
  Critical Path Clk Period:   2080.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_4'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.07
  Critical Path Slack:        4159.89
  Critical Path Clk Period:   4160.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_mux'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.32
  Critical Path Slack:          19.64
  Critical Path Clk Period:   1040.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         56
  Hierarchical Port Count:        858
  Leaf Cell Count:               1500
  Buf/Inv Cell Count:             308
  Buf Cell Count:                  20
  Inv Cell Count:                 288
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      1223
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1567.538007
  Noncombinational Area:  1821.302024
  Buf/Inv Area:            169.708001
  Total Buffer Area:            15.96
  Total Inverter Area:         153.75
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              3388.840031
  Design Area:            3388.840031


  Design Rules
  -----------------------------------
  Total Number of Nets:          1885
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.43
  Logic Optimization:                  1.03
  Mapping Optimization:               11.27
  -----------------------------------------
  Overall Compile Time:               25.97
  Overall Compile Wall Clock Time:    86.76

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
