Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jul 10 14:40:27 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BIn_BCD1_timing_summary_routed.rpt -pb BIn_BCD1_timing_summary_routed.pb -rpx BIn_BCD1_timing_summary_routed.rpx -warn_on_violation
| Design       : BIn_BCD1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[7]
                            (input port)
  Destination:            DatoOut[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.328ns  (logic 5.108ns (45.093%)  route 6.220ns (54.907%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoIn[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoIn_IBUF[7]_inst/O
                         net (fo=8, routed)           1.765     3.224    DatoIn_IBUF[7]
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.348 r  DatoOut_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.455     7.803    DatoOut_OBUF[8]
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.328 r  DatoOut_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.328    DatoOut[8]
    W3                                                                r  DatoOut[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[6]
                            (input port)
  Destination:            DatoOut[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.040ns  (logic 5.077ns (45.991%)  route 5.963ns (54.009%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoIn[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoIn_IBUF[6]_inst/O
                         net (fo=8, routed)           1.809     3.258    DatoIn_IBUF[6]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.124     3.382 r  DatoOut_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.154     7.537    DatoOut_OBUF[9]
    U3                   OBUF (Prop_obuf_I_O)         3.504    11.040 r  DatoOut_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.040    DatoOut[9]
    U3                                                                r  DatoOut[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[6]
                            (input port)
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.575ns  (logic 5.455ns (51.588%)  route 5.120ns (48.412%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoIn[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoIn_IBUF[6]_inst/O
                         net (fo=8, routed)           1.809     3.258    DatoIn_IBUF[6]
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.150     3.408 r  DatoOut_OBUF[4]_inst_i_4/O
                         net (fo=4, routed)           0.677     4.085    DatoOut_OBUF[4]_inst_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.326     4.411 r  DatoOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.634     7.045    DatoOut_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.575 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.575    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[6]
                            (input port)
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.960ns  (logic 5.427ns (54.483%)  route 4.534ns (45.517%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoIn[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoIn_IBUF[6]_inst/O
                         net (fo=8, routed)           1.809     3.258    DatoIn_IBUF[6]
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.150     3.408 r  DatoOut_OBUF[4]_inst_i_4/O
                         net (fo=4, routed)           0.666     4.074    DatoOut_OBUF[4]_inst_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.326     4.400 r  DatoOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.059     6.459    DatoOut_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     9.960 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.960    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[6]
                            (input port)
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.861ns  (logic 5.435ns (55.111%)  route 4.427ns (44.889%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoIn[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoIn_IBUF[6]_inst/O
                         net (fo=8, routed)           1.809     3.258    DatoIn_IBUF[6]
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.150     3.408 r  DatoOut_OBUF[4]_inst_i_4/O
                         net (fo=4, routed)           0.695     4.104    DatoOut_OBUF[4]_inst_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.326     4.430 r  DatoOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.923     6.352    DatoOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.861 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.861    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[6]
                            (input port)
  Destination:            DatoOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.814ns  (logic 5.440ns (55.433%)  route 4.374ns (44.567%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoIn[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoIn_IBUF[6]_inst/O
                         net (fo=8, routed)           1.809     3.258    DatoIn_IBUF[6]
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.150     3.408 r  DatoOut_OBUF[4]_inst_i_4/O
                         net (fo=4, routed)           0.690     4.098    DatoOut_OBUF[4]_inst_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.326     4.424 r  DatoOut_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.875     6.300    DatoOut_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         3.514     9.814 r  DatoOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.814    DatoOut[4]
    U15                                                               r  DatoOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.380ns  (logic 5.094ns (60.786%)  route 3.286ns (39.214%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[2]_inst/O
                         net (fo=9, routed)           1.553     3.017    DatoIn_IBUF[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     3.141 r  DatoOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.733     4.874    DatoOut_OBUF[5]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.380 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.380    DatoOut[5]
    U14                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 5.088ns (60.885%)  route 3.269ns (39.115%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[2]_inst/O
                         net (fo=9, routed)           1.556     3.019    DatoIn_IBUF[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  DatoOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.713     4.857    DatoOut_OBUF[6]
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.358 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.358    DatoOut[6]
    V14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[6]
                            (input port)
  Destination:            DatoOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 5.078ns (60.953%)  route 3.253ns (39.047%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoIn[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoIn_IBUF[6]_inst/O
                         net (fo=8, routed)           1.538     2.988    DatoIn_IBUF[6]
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.124     3.112 r  DatoOut_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.827    DatoOut_OBUF[7]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.331 r  DatoOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.331    DatoOut[7]
    V13                                                               r  DatoOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[0]
                            (input port)
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 4.958ns (69.871%)  route 2.138ns (30.129%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DatoIn[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  DatoIn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.138     3.591    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.095 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.095    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[0]
                            (input port)
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.427ns (75.914%)  route 0.453ns (24.086%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DatoIn[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DatoIn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.453     0.674    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.880 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.880    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.466ns (66.550%)  route 0.737ns (33.450%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoIn_IBUF[4]_inst/O
                         net (fo=8, routed)           0.379     0.598    DatoIn_IBUF[4]
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.643 r  DatoOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.001    DatoOut_OBUF[6]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.202 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.202    DatoOut[6]
    V14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.469ns (66.665%)  route 0.735ns (33.335%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoIn_IBUF[4]_inst/O
                         net (fo=8, routed)           0.380     0.599    DatoIn_IBUF[4]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.045     0.644 r  DatoOut_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.354     0.998    DatoOut_OBUF[7]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.204 r  DatoOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.204    DatoOut[7]
    V13                                                               r  DatoOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.471ns (66.307%)  route 0.748ns (33.693%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoIn_IBUF[4]_inst/O
                         net (fo=8, routed)           0.380     0.599    DatoIn_IBUF[4]
    SLICE_X0Y6           LUT6 (Prop_lut6_I4_O)        0.045     0.644 r  DatoOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.011    DatoOut_OBUF[5]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.219 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.219    DatoOut[5]
    U14                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[1]
                            (input port)
  Destination:            DatoOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.490ns (64.067%)  route 0.836ns (35.933%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoIn[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  DatoIn_IBUF[1]_inst/O
                         net (fo=4, routed)           0.410     0.640    DatoIn_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.685 r  DatoOut_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.110    DatoOut_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.326 r  DatoOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.326    DatoOut[4]
    U15                                                               r  DatoOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[1]
                            (input port)
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.484ns (63.541%)  route 0.852ns (36.459%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoIn[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  DatoIn_IBUF[1]_inst/O
                         net (fo=4, routed)           0.414     0.643    DatoIn_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.688 r  DatoOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.126    DatoOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.336 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.336    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[3]
                            (input port)
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.464ns (60.236%)  route 0.966ns (39.764%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoIn[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoIn_IBUF[3]_inst/O
                         net (fo=12, routed)          0.469     0.686    DatoIn_IBUF[3]
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.731 r  DatoOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.497     1.228    DatoOut_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.430 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.430    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[3]
                            (input port)
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.492ns (55.633%)  route 1.190ns (44.367%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoIn[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoIn_IBUF[3]_inst/O
                         net (fo=12, routed)          0.468     0.685    DatoIn_IBUF[3]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.730 r  DatoOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.452    DatoOut_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.682 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.682    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[3]
                            (input port)
  Destination:            DatoOut[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.523ns  (logic 1.467ns (41.628%)  route 2.056ns (58.372%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoIn[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoIn_IBUF[3]_inst/O
                         net (fo=12, routed)          0.453     0.670    DatoIn_IBUF[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.715 r  DatoOut_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.603     2.318    DatoOut_OBUF[9]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.523 r  DatoOut_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.523    DatoOut[9]
    U3                                                                r  DatoOut[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[5]
                            (input port)
  Destination:            DatoOut[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.652ns  (logic 1.505ns (41.220%)  route 2.147ns (58.780%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  DatoIn[5] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  DatoIn_IBUF[5]_inst/O
                         net (fo=8, routed)           0.431     0.665    DatoIn_IBUF[5]
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.710 r  DatoOut_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.716     2.426    DatoOut_OBUF[8]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.652 r  DatoOut_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.652    DatoOut[8]
    W3                                                                r  DatoOut[8] (OUT)
  -------------------------------------------------------------------    -------------------





