MIG: 12:21:00 : xml_input_file: board.prj
MIG: 12:21:00 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:21:00 : xml_input_file: board.prj
MIG: 12:21:00 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:21:00 : In updateAllModelParams
MIG: 12:21:00 : ################# RUNNING MIG BATCH ###################
MIG: 12:21:00 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /nfs/opt/xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:21:00 : synp_flow:  -- synthesis_mode: Other
MIG: 12:21:00 : outputDirectory: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:21:00 : vivado_mode: xpg_bd
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:00 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 1
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 : isPortInterface: 0
MIG: 12:21:01 :  locked false  
MIG: 12:21:01 : HDL Language: Verilog
MIG: 12:21:01 : compInfo: true
MIG: 12:21:01 : Vivado Options xc7z045 ffg900 -2
MIG: 12:21:01 : 1: xc7z045 2: ffg900 3: -2
MIG: 12:21:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig
MIG: 12:21:01 : xilinx_path: /nfs/opt/xilinx/Vivado/2014.2/ids_lite/ISE
MIG: 12:21:01 : I am in catch area
MIG: 12:21:01 : Running /nfs/opt/xilinx/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig -cg_exc_inp /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:21:13 : XML_INPUT_FILE: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:21:13 : Component_Name: system_mig_7series_0_0
MIG: 12:21:14 : Moving system_mig_7series_0_0.veo ...
MIG: 12:21:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:21:14 : Moving system_mig_7series_0_0 ...
MIG: 12:21:14 : XGUI hdlLanguage: Verilog
MIG: 12:21:14 : xgui vivado_mode: xpg_bd
MIG: 12:21:14 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:21:14 : Reading /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 12:21:14 : 1
MIG: 12:21:14 : Inside fn mem: DDR3
MIG: 12:21:14 : QDRII+ Inside fn ui: 100000000
MIG: 12:21:14 : 
MIG: 12:21:14 : 1
MIG: 12:21:14 : 100000000
MIG: 12:21:14 : 
MIG: 12:21:14 :  polarity_value: 0
MIG: 12:21:14 : ACTIVE_HIGH
MIG: 12:21:14 : 
MIG: 12:21:14 : 
MIG: 12:21:14 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:21:14 : 
MIG: 12:21:14 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:21:14 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:21:14 : 
MIG: 12:21:14 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:21:15 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:21:15 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:21:15 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:21:15 : 8
MIG: 12:21:15 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:21:15 : 64
MIG: 12:21:15 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:21:15 : 8
MIG: 12:21:15 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:21:15 : 3
MIG: 12:21:15 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:21:15 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: ECC ==> OFF
MIG: 12:21:15 : 64
MIG: 12:21:15 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:21:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:21:15 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:21:15 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:21:15 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:21:15 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:21:15 : 28
MIG: 12:21:15 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:21:15 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:21:15 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:21:15 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:21:15 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:21:15 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:21:15 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:21:15 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:21:15 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:21:15 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:21:15 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:21:15 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:21:15 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:21:15 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:21:15 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:21:15 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:21:15 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:21:15 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:21:15 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:21:15 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:21:15 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:21:15 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:21:15 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:21:15 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:21:15 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:21:15 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:21:15 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:21:15 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:21:15 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:21:15 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:21:15 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:21:15 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:21:15 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:21:15 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:21:15 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:21:15 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:21:15 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:21:15 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:21:15 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:21:15 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 12:21:15 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 12:21:15 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:21:15 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:21:15 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 12:21:15 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 12:21:15 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:21:15 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:21:15 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 12:21:15 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 12:21:15 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 12:21:15 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 12:21:15 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 12:21:15 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 12:21:15 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 12:21:15 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:21:15 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 12:21:15 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 12:21:15 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 12:21:15 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:21:15 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 12:21:15 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 12:21:15 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 12:21:15 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 12:21:15 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 12:21:15 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 12:21:15 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 12:21:15 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 12:21:15 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 12:21:15 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 12:21:15 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 12:21:15 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 12:21:15 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:21:15 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:21:15 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:21:15 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:21:15 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:21:15 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:21:15 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:21:15 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:21:15 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:21:15 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:21:15 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:21:15 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:21:15 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:21:15 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:21:15 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:21:15 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:21:15 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:21:15 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:21:15 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:21:15 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:21:15 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:21:15 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:21:15 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:21:15 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:21:15 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:21:15 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:21:15 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:21:15 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:21:15 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:21:15 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:21:15 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:21:15 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:21:15 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:21:15 : 4
MIG: 12:21:15 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:21:15 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:21:15 : 2
MIG: 12:21:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 12:21:15 : 1073741824
MIG: 12:21:15 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:21:15 : 64
MIG: 12:21:15 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:21:15 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:21:15 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:21:15 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:21:15 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:21:15 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:21:15 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:21:15 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:21:15 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:21:15 : 
MIG: 12:21:15 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:21:15 : 
MIG: 12:21:15 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:21:15 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:21:15 : 
MIG: 12:21:15 : NONE
MIG: 12:21:15 : 
MIG: 12:21:15 : Same Interface
MIG: 12:21:29 : xml_input_file: board.prj
MIG: 12:21:29 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:21:29 : In updateAllModelParams
MIG: 12:21:29 : XGUI hdlLanguage: Verilog
MIG: 12:21:29 : xgui vivado_mode: xpg_bd
MIG: 12:21:29 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:21:29 : Reading /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 12:21:30 : 
MIG: 12:21:30 : Inside fn mem: DDR3
MIG: 12:21:30 : QDRII+ Inside fn ui: 100000000
MIG: 12:21:30 : 
MIG: 12:21:30 : 
MIG: 12:21:30 : 
MIG: 12:21:30 : 
MIG: 12:21:30 :  polarity_value: 0
MIG: 12:21:30 : 
MIG: 12:21:30 : 
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:21:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:21:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:21:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:21:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:21:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: ECC ==> OFF
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:21:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:21:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:21:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:21:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:21:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:21:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:21:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:21:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:21:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:21:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:21:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:21:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:21:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:21:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:21:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:21:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:21:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:21:30 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:21:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:21:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:21:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:21:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:21:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:21:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:21:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:21:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:21:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:21:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:21:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:21:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:21:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:21:30 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:21:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:21:30 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:21:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:21:30 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:21:30 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:21:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:21:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:21:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:21:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:21:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:21:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:21:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 12:21:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 12:21:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:21:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:21:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 12:21:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 12:21:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:21:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:21:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 12:21:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 12:21:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 12:21:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 12:21:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 12:21:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 12:21:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 12:21:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:21:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 12:21:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 12:21:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 12:21:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:21:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 12:21:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 12:21:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 12:21:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 12:21:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 12:21:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 12:21:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 12:21:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 12:21:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 12:21:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 12:21:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 12:21:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 12:21:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:21:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:21:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:21:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:21:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:21:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:21:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:21:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:21:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:21:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:21:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:21:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:21:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:21:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:21:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:21:30 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:21:30 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:21:30 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:21:30 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:21:30 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:21:30 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:21:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:21:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:21:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:21:30 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:21:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:21:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:21:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:21:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:21:30 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:21:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:21:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:21:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:21:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:21:30 : 1
MIG: 12:21:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:21:30 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:21:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:21:30 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:21:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:21:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:21:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:21:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:21:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:21:30 : 
MIG: 12:21:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:21:30 : 
MIG: 12:21:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:21:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:21:30 : 
MIG: 12:21:30 : 
MIG: 12:21:30 : 
MIG: 12:21:30 : Same Interface
MIG: 12:21:31 : xml_input_file: board.prj
MIG: 12:21:31 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:21:34 : xml_input_file: board.prj
MIG: 12:21:34 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:21:34 : In updateAllModelParams
MIG: 12:21:34 : XGUI hdlLanguage: Verilog
MIG: 12:21:34 : xgui vivado_mode: xpg_bd
MIG: 12:21:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:21:34 : Reading /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 12:21:35 : 
MIG: 12:21:35 : Inside fn mem: DDR3
MIG: 12:21:35 : QDRII+ Inside fn ui: 100000000
MIG: 12:21:35 : 
MIG: 12:21:35 : 
MIG: 12:21:35 : 
MIG: 12:21:35 : 
MIG: 12:21:35 :  polarity_value: 0
MIG: 12:21:35 : 
MIG: 12:21:35 : 
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:21:35 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:21:35 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:21:35 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:21:35 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:21:35 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: ECC ==> OFF
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:21:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:21:35 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:21:35 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:21:35 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:21:35 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:21:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:21:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:21:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:21:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:21:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:21:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:21:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:21:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:21:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:21:35 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:21:35 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:21:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:21:35 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:21:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:21:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:21:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:21:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:21:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:21:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:21:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:21:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:21:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:21:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:21:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:21:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:21:35 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:21:35 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:21:35 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:21:35 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:21:35 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:21:35 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:21:35 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:21:35 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:21:35 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:21:35 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:21:35 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:21:35 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:21:35 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:21:35 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 12:21:35 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 12:21:35 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:21:35 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:21:35 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 12:21:35 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 12:21:35 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:21:35 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:21:35 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 12:21:35 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 12:21:35 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 12:21:35 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 12:21:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 12:21:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 12:21:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 12:21:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:21:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 12:21:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 12:21:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 12:21:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:21:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 12:21:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 12:21:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 12:21:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 12:21:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 12:21:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 12:21:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 12:21:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 12:21:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 12:21:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 12:21:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 12:21:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 12:21:35 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:21:35 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:21:35 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:21:35 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:21:35 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:21:35 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:21:35 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:21:35 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:21:35 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:21:35 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:21:35 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:21:35 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:21:35 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:21:35 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:21:35 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:21:35 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:21:35 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:21:35 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:21:35 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:21:35 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:21:35 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:21:35 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:21:35 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:21:35 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:21:35 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:21:35 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:21:35 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:21:35 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:21:35 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:21:35 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:21:35 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:21:35 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:21:35 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:21:35 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:21:35 : 13
MIG: 12:21:35 :  Valid Param: C_S_AXI_ID_WIDTH ==> 13
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:21:35 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:21:35 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:21:35 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:21:35 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:21:35 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:21:35 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:21:35 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:21:35 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:21:35 : 
MIG: 12:21:35 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:21:35 : 
MIG: 12:21:35 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:21:35 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:21:35 : 
MIG: 12:21:35 : 
MIG: 12:21:35 : 
MIG: 12:21:35 : Same Interface
MIG: 12:21:36 : xml_input_file: board.prj
MIG: 12:21:36 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:21:49 : xml_input_file: board.prj
MIG: 12:21:49 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:21:49 : In updateAllModelParams
MIG: 12:21:49 : XGUI hdlLanguage: Verilog
MIG: 12:21:49 : xgui vivado_mode: xpg_bd
MIG: 12:21:49 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:21:49 : Reading /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 12:21:50 : 
MIG: 12:21:50 : Inside fn mem: DDR3
MIG: 12:21:50 : QDRII+ Inside fn ui: 100000000
MIG: 12:21:50 : 
MIG: 12:21:50 : 
MIG: 12:21:50 : 
MIG: 12:21:50 : 
MIG: 12:21:50 :  polarity_value: 0
MIG: 12:21:50 : 
MIG: 12:21:50 : 
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:21:50 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:21:50 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:21:50 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:21:50 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:21:50 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: ECC ==> OFF
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:21:50 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:21:50 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:21:50 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:21:50 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:21:50 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:21:50 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:21:50 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:21:50 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:21:50 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:21:50 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:21:50 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:21:50 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:21:50 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:21:50 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:21:50 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:21:50 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:21:50 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:21:50 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:21:50 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:21:50 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:21:50 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:21:50 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:21:50 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:21:50 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:21:50 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:21:50 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:21:50 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:21:50 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:21:50 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:21:50 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:21:50 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:21:50 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:21:50 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:21:50 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:21:50 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:21:50 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:21:50 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:21:50 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:21:50 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:21:50 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:21:50 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:21:50 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:21:50 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:21:50 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 12:21:50 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 12:21:50 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:21:50 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:21:50 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 12:21:50 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 12:21:50 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:21:50 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:21:50 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 12:21:50 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 12:21:50 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 12:21:50 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 12:21:50 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 12:21:50 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 12:21:50 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 12:21:50 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:21:50 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 12:21:50 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 12:21:50 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 12:21:50 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:21:50 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 12:21:50 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 12:21:50 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 12:21:50 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 12:21:50 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 12:21:50 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 12:21:50 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 12:21:50 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 12:21:50 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 12:21:50 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 12:21:50 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 12:21:50 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 12:21:50 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:21:50 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:21:50 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:21:50 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:21:50 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:21:50 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:21:50 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:21:50 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:21:50 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:21:50 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:21:50 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:21:50 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:21:50 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:21:50 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:21:50 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:21:50 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:21:50 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:21:50 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:21:50 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:21:50 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:21:50 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:21:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:21:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:21:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:21:50 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:21:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:21:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:21:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:21:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:21:50 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:21:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:21:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:21:50 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:21:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:21:50 : 1
MIG: 12:21:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:21:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:21:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:21:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:21:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:21:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:21:50 : 
MIG: 12:21:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:21:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:21:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:21:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:21:51 : 
MIG: 12:21:51 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:21:51 : 
MIG: 12:21:51 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:21:51 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:21:51 : 
MIG: 12:21:51 : 
MIG: 12:21:51 : 
MIG: 12:21:51 : Same Interface
MIG: 12:21:52 : xml_input_file: board.prj
MIG: 12:21:52 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:21:53 : xml_input_file: board.prj
MIG: 12:21:53 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:21:53 : In updateAllModelParams
MIG: 12:21:53 : XGUI hdlLanguage: Verilog
MIG: 12:21:53 : xgui vivado_mode: xpg_bd
MIG: 12:21:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:21:53 : Reading /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 12:21:54 : 
MIG: 12:21:54 : Inside fn mem: DDR3
MIG: 12:21:54 : QDRII+ Inside fn ui: 100000000
MIG: 12:21:54 : 
MIG: 12:21:54 : 
MIG: 12:21:54 : 
MIG: 12:21:54 : 
MIG: 12:21:54 :  polarity_value: 0
MIG: 12:21:54 : 
MIG: 12:21:54 : 
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:21:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:21:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:21:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:21:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:21:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: ECC ==> OFF
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:21:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:21:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:21:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:21:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:21:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:21:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:21:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:21:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:21:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:21:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:21:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:21:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:21:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:21:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:21:54 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:21:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:21:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:21:54 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:21:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:21:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:21:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:21:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:21:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:21:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:21:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:21:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:21:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:21:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:21:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:21:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:21:54 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:21:54 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:21:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:21:54 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:21:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:21:54 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:21:54 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:21:54 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:21:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:21:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:21:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:21:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:21:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:21:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 12:21:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 12:21:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:21:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:21:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 12:21:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 12:21:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:21:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:21:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 12:21:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 12:21:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 12:21:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 12:21:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 12:21:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 12:21:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 12:21:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:21:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 12:21:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 12:21:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 12:21:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:21:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 12:21:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 12:21:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 12:21:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 12:21:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 12:21:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 12:21:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 12:21:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 12:21:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 12:21:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 12:21:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 12:21:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 12:21:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:21:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:21:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:21:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:21:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:21:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:21:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:21:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:21:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:21:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:21:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:21:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:21:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:21:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:21:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:21:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:21:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:21:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:21:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:21:54 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:21:54 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:21:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:21:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:21:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:21:54 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:21:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:21:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:21:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:21:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:21:54 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:21:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:21:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:21:54 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:21:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:21:54 : 13
MIG: 12:21:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 13
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:21:54 : 
MIG: 12:21:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:21:55 : 
MIG: 12:21:55 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:21:55 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:21:55 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:21:55 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:21:55 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:21:55 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:21:55 : 
MIG: 12:21:55 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:21:55 : 
MIG: 12:21:55 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:21:55 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:21:55 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:21:55 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:21:55 : 
MIG: 12:21:55 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:21:55 : 
MIG: 12:21:55 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:21:55 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:21:55 : 
MIG: 12:21:55 : 
MIG: 12:21:55 : 
MIG: 12:21:55 : Same Interface
MIG: 12:21:56 : xml_input_file: board.prj
MIG: 12:21:56 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:22:12 : xml_input_file: board.prj
MIG: 12:22:12 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:22:12 : In updateAllModelParams
MIG: 12:22:12 : XGUI hdlLanguage: Verilog
MIG: 12:22:12 : xgui vivado_mode: xpg_bd
MIG: 12:22:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:22:12 : Reading /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 12:22:13 : 
MIG: 12:22:13 : Inside fn mem: DDR3
MIG: 12:22:13 : QDRII+ Inside fn ui: 100000000
MIG: 12:22:13 : 
MIG: 12:22:13 : 
MIG: 12:22:13 : 
MIG: 12:22:13 : 
MIG: 12:22:13 :  polarity_value: 0
MIG: 12:22:13 : 
MIG: 12:22:13 : 
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:22:13 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:22:13 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:22:13 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:22:13 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:22:13 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: ECC ==> OFF
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:22:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:22:13 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:22:13 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:22:13 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:22:13 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:22:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:22:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:22:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:22:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:22:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:22:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:22:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:22:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:22:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:22:13 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:22:13 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:22:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:22:13 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:22:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:22:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:22:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:22:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:22:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:22:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:22:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:22:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:22:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:22:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:22:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:22:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:22:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:22:13 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:22:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:22:13 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:22:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:22:13 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:22:13 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:22:13 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:22:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:22:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:22:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:22:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:22:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:22:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 12:22:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 12:22:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:22:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:22:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 12:22:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 12:22:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:22:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:22:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 12:22:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 12:22:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 12:22:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 12:22:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 12:22:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 12:22:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 12:22:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:22:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 12:22:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 12:22:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 12:22:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:22:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 12:22:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 12:22:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 12:22:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 12:22:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 12:22:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 12:22:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 12:22:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 12:22:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 12:22:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 12:22:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 12:22:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 12:22:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:22:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:22:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:22:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:22:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:22:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:22:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:22:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:22:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:22:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:22:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:22:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:22:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:22:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:22:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:22:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:22:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:22:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:22:13 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:22:13 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:22:13 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:22:13 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:22:13 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:22:13 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:22:13 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:22:13 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:22:13 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:22:13 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:22:13 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:22:13 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:22:13 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:22:13 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:22:13 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:22:13 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:22:13 : 1
MIG: 12:22:13 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:22:13 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:22:13 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:22:13 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:22:13 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:22:13 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:22:13 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:22:13 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:22:13 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:22:13 : 
MIG: 12:22:13 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:22:13 : 
MIG: 12:22:13 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:22:13 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:22:13 : 
MIG: 12:22:13 : 
MIG: 12:22:13 : 
MIG: 12:22:13 : Same Interface
MIG: 12:22:14 : xml_input_file: board.prj
MIG: 12:22:14 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:22:16 : xml_input_file: board.prj
MIG: 12:22:16 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:22:16 : In updateAllModelParams
MIG: 12:22:16 : XGUI hdlLanguage: Verilog
MIG: 12:22:16 : xgui vivado_mode: xpg_bd
MIG: 12:22:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:22:16 : Reading /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 12:22:17 : 
MIG: 12:22:17 : Inside fn mem: DDR3
MIG: 12:22:17 : QDRII+ Inside fn ui: 100000000
MIG: 12:22:17 : 
MIG: 12:22:17 : 
MIG: 12:22:17 : 
MIG: 12:22:17 : 
MIG: 12:22:17 :  polarity_value: 0
MIG: 12:22:17 : 
MIG: 12:22:17 : 
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:22:17 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:22:17 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:22:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:22:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:22:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: ECC ==> OFF
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:22:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:22:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:22:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:22:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:22:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:22:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:22:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:22:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:22:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:22:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:22:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:22:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:22:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:22:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:22:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:22:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:22:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:22:17 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:22:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:22:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:22:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:22:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:22:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:22:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:22:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:22:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:22:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:22:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:22:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:22:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:22:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:22:17 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:22:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:22:17 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:22:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:22:17 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:22:17 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:22:17 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:22:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:22:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:22:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:22:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:22:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:22:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b0111
MIG: 12:22:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 12:22:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:22:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:22:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0111
MIG: 12:22:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0001
MIG: 12:22:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:22:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:22:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h000_1FF_3FE_2FF
MIG: 12:22:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h7D4_BF0_8FF_2FF
MIG: 12:22:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 12:22:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 12:22:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_138_12B_134_112_11B_139_116_117_132_126_136_127_137_125
MIG: 12:22:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h13A_111_115
MIG: 12:22:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h113
MIG: 12:22:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:22:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_124
MIG: 12:22:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_110
MIG: 12:22:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_129
MIG: 12:22:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:22:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h128
MIG: 12:22:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h114
MIG: 12:22:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_01_02_10_20_21_22_23
MIG: 12:22:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h231_232_235_236_239_233_234_237
MIG: 12:22:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h220_221_225_224_222_227_223_226
MIG: 12:22:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h214_210_216_217_218_215_213_212
MIG: 12:22:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h209_204_202_201_207_206_203_200
MIG: 12:22:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h109_107_103_105_106_100_102_104
MIG: 12:22:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h023_022_024_027_028_025_021_020
MIG: 12:22:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h011_016_012_013_019_015_018_017
MIG: 12:22:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h003_009_004_001_002_000_007_006
MIG: 12:22:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_005_014_026_101_205_211_228_238
MIG: 12:22:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:22:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:22:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:22:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:22:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:22:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:22:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:22:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:22:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:22:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:22:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:22:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:22:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:22:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:22:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:22:17 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:22:17 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:22:17 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:22:17 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:22:17 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:22:17 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:22:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:22:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:22:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:22:17 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:22:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:22:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:22:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:22:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:22:17 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:22:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:22:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:22:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:22:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:22:17 : 13
MIG: 12:22:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 13
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:22:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:22:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:22:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:22:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:22:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:22:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:22:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:22:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:22:17 : 
MIG: 12:22:17 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:22:17 : 
MIG: 12:22:17 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:22:17 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:22:17 : 
MIG: 12:22:17 : 
MIG: 12:22:17 : 
MIG: 12:22:17 : Same Interface
MIG: 12:22:19 : xml_input_file: board.prj
MIG: 12:22:19 : Absolute path of xml_input_file: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:22:47 : Running synthesis.xit
MIG: 12:22:47 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:22:47 : ERR:     <Version>1.9</Version> <==>     <Version>2.1</Version> 
MIG: 12:22:47 : ################# RUNNING MIG BATCH ###################
MIG: 12:22:47 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /nfs/opt/xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:22:47 : synp_flow:  -- synthesis_mode: Other
MIG: 12:22:47 : outputDirectory: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:22:47 : vivado_mode: xpg_bd
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:47 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 1
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 : isPortInterface: 0
MIG: 12:22:48 :  locked false  
MIG: 12:22:48 : HDL Language: Verilog
MIG: 12:22:48 : compInfo: false
MIG: 12:22:48 : Vivado Options xc7z045 ffg900 -2
MIG: 12:22:48 : 1: xc7z045 2: ffg900 3: -2
MIG: 12:22:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig
MIG: 12:22:48 : xilinx_path: /nfs/opt/xilinx/Vivado/2014.2/ids_lite/ISE
MIG: 12:22:48 : I am in catch area
MIG: 12:22:48 : Running /nfs/opt/xilinx/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig -cg_exc_inp /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:23:00 : XML_INPUT_FILE: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:23:00 : Component_Name: system_mig_7series_0_0
MIG: 12:23:00 : Moving system_mig_7series_0_0.veo ...
MIG: 12:23:00 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:23:00 : Moving system_mig_7series_0_0 ...
MIG: 12:23:01 : Running implementation.xit
MIG: 12:23:01 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:23:01 : ERR:     <Version>1.9</Version> <==>     <Version>2.1</Version> 
MIG: 12:23:01 : ################# RUNNING MIG BATCH ###################
MIG: 12:23:01 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /nfs/opt/xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:23:01 : synp_flow:  -- synthesis_mode: Other
MIG: 12:23:01 : outputDirectory: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:23:01 : vivado_mode: xpg_bd
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 1
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 : isPortInterface: 0
MIG: 12:23:01 :  locked false  
MIG: 12:23:01 : HDL Language: Verilog
MIG: 12:23:01 : compInfo: false
MIG: 12:23:01 : Vivado Options xc7z045 ffg900 -2
MIG: 12:23:01 : 1: xc7z045 2: ffg900 3: -2
MIG: 12:23:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig
MIG: 12:23:01 : xilinx_path: /nfs/opt/xilinx/Vivado/2014.2/ids_lite/ISE
MIG: 12:23:01 : I am in catch area
MIG: 12:23:01 : Running /nfs/opt/xilinx/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig -cg_exc_inp /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:23:13 : XML_INPUT_FILE: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:23:13 : Component_Name: system_mig_7series_0_0
MIG: 12:23:13 : Moving system_mig_7series_0_0.veo ...
MIG: 12:23:13 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:23:13 : Moving system_mig_7series_0_0 ...
MIG: 12:23:14 : Running vhdl_synth_rpr.xit
MIG: 12:23:14 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:23:14 : ERR:     <Version>1.9</Version> <==>     <Version>2.1</Version> 
MIG: 12:23:14 : ################# RUNNING MIG BATCH ###################
MIG: 12:23:14 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /nfs/opt/xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:23:14 : synp_flow:  -- synthesis_mode: Other
MIG: 12:23:14 : outputDirectory: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:23:14 : vivado_mode: xpg_bd
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 1
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 : isPortInterface: 0
MIG: 12:23:14 :  locked false  
MIG: 12:23:14 : HDL Language: Verilog
MIG: 12:23:14 : compInfo: false
MIG: 12:23:14 : Vivado Options xc7z045 ffg900 -2
MIG: 12:23:14 : 1: xc7z045 2: ffg900 3: -2
MIG: 12:23:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig
MIG: 12:23:14 : xilinx_path: /nfs/opt/xilinx/Vivado/2014.2/ids_lite/ISE
MIG: 12:23:14 : I am in catch area
MIG: 12:23:14 : Running /nfs/opt/xilinx/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig -cg_exc_inp /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:23:26 : XML_INPUT_FILE: /nfs/home/joel/Documents/vblox.release/outdir1/vectorblox/examples/boards/zc706_arm_viv/src/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:23:26 : Component_Name: system_mig_7series_0_0
MIG: 12:23:26 : Moving system_mig_7series_0_0.veo ...
MIG: 12:23:26 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:23:26 : Moving system_mig_7series_0_0 ...
