
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.66

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.22 source latency counter_reg[0]$_DFFE_PN0P_/CLK ^
  -0.23 target latency counter_reg[3]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net18 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.20    0.92 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.13    0.00    0.92 ^ counter_reg[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.01    0.04    0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.23 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.23   clock reconvergence pessimism
                          0.34    0.57   library removal time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: data_in[2] (input port clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ data_in[2] (in)
                                         data_in[2] (net)
                  0.00    0.00    0.20 ^ input3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.07    0.27 ^ input3/X (sky130_fd_sc_hd__clkbuf_1)
                                         net4 (net)
                  0.05    0.00    0.27 ^ _53_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.02    0.04    0.31 v _53_/Y (sky130_fd_sc_hd__nand2_1)
                                         _17_ (net)
                  0.02    0.00    0.31 v _54_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.06    0.36 ^ _54_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _02_ (net)
                  0.06    0.00    0.36 ^ counter_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.36   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.22 ^ counter_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net18 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.20    0.92 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.13    0.00    0.92 ^ counter_reg[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.92   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.01    0.04    0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.23 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.23   clock reconvergence pessimism
                          0.19    5.42   library recovery time
                                  5.42   data required time
-----------------------------------------------------------------------------
                                  5.42   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  4.50   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.22 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.17    0.41    0.64 ^ counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net10 (net)
                  0.17    0.00    0.64 ^ _82_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.10    0.21    0.85 ^ _82_/COUT (sky130_fd_sc_hd__ha_1)
                                         _40_ (net)
                  0.10    0.00    0.85 ^ _70_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.08    0.10    0.95 v _70_/Y (sky130_fd_sc_hd__nand3_1)
                                         _30_ (net)
                  0.08    0.00    0.95 v _74_/C (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.47    1.42 v _74_/X (sky130_fd_sc_hd__or4_1)
                                         _34_ (net)
                  0.08    0.00    1.42 v _75_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.06    0.09    1.51 ^ _75_/Y (sky130_fd_sc_hd__nand3_1)
                                         _06_ (net)
                  0.06    0.00    1.51 ^ counter_reg[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.51   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.01    0.04    0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.23 ^ counter_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.23   clock reconvergence pessimism
                         -0.06    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  3.66   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net18 (net)
                  0.05    0.00    0.72 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.13    0.20    0.92 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.13    0.00    0.92 ^ counter_reg[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.92   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.01    0.04    0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.23 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.23   clock reconvergence pessimism
                          0.19    5.42   library recovery time
                                  5.42   data required time
-----------------------------------------------------------------------------
                                  5.42   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  4.50   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.22 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.17    0.41    0.64 ^ counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net10 (net)
                  0.17    0.00    0.64 ^ _82_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.10    0.21    0.85 ^ _82_/COUT (sky130_fd_sc_hd__ha_1)
                                         _40_ (net)
                  0.10    0.00    0.85 ^ _70_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.08    0.10    0.95 v _70_/Y (sky130_fd_sc_hd__nand3_1)
                                         _30_ (net)
                  0.08    0.00    0.95 v _74_/C (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.47    1.42 v _74_/X (sky130_fd_sc_hd__or4_1)
                                         _34_ (net)
                  0.08    0.00    1.42 v _75_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.06    0.09    1.51 ^ _75_/Y (sky130_fd_sc_hd__nand3_1)
                                         _06_ (net)
                  0.06    0.00    1.51 ^ counter_reg[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.51   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.01    0.04    0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.23 ^ counter_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.23   clock reconvergence pessimism
                         -0.06    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  3.66   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.3100489377975464

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8734

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.0469965934753418

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9331

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.22 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.41    0.64 ^ counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.21    0.85 ^ _82_/COUT (sky130_fd_sc_hd__ha_1)
   0.10    0.95 v _70_/Y (sky130_fd_sc_hd__nand3_1)
   0.47    1.42 v _74_/X (sky130_fd_sc_hd__or4_1)
   0.09    1.51 ^ _75_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    1.51 ^ counter_reg[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.51   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.23 ^ counter_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.23   clock reconvergence pessimism
  -0.06    5.16   library setup time
           5.16   data required time
---------------------------------------------------------
           5.16   data required time
          -1.51   data arrival time
---------------------------------------------------------
           3.66   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ counter_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.58 ^ counter_reg[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.70 ^ _79_/X (sky130_fd_sc_hd__or4_1)
   0.06    0.77 v _81_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    0.77 v counter_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.77   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ counter_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.23   clock reconvergence pessimism
  -0.05    0.18   library hold time
           0.18   data required time
---------------------------------------------------------
           0.18   data required time
          -0.77   data arrival time
---------------------------------------------------------
           0.58   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2270

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2270

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.5061

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.6578

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
242.865680

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.26e-05   9.63e-06   9.58e-11   8.22e-05  43.2%
Combinational          1.48e-05   1.26e-05   1.24e-10   2.75e-05  14.4%
Clock                  5.52e-05   2.53e-05   2.28e-11   8.06e-05  42.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.43e-04   4.76e-05   2.43e-10   1.90e-04 100.0%
                          75.0%      25.0%       0.0%
