// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "05/26/2022 18:59:48"

// 
// Device: Altera EP4CGX15BF14C6 Package FBGA169
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Processor (
	DIN,
	Clock,
	Run,
	resetn,
	Done,
	BusWires);
input 	[15:0] DIN;
input 	Clock;
input 	Run;
inout 	resetn;
output 	Done;
output 	[15:0] BusWires;

// Design Ports Information
// Done	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[2]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[5]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[7]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[8]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[9]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[10]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[11]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[12]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[13]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[14]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[15]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[5]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[6]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[7]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[8]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[10]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[11]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[12]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[13]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[14]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[15]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \resetn~input_o ;
wire \resetn~output_o ;
wire \Done~output_o ;
wire \BusWires[0]~output_o ;
wire \BusWires[1]~output_o ;
wire \BusWires[2]~output_o ;
wire \BusWires[3]~output_o ;
wire \BusWires[4]~output_o ;
wire \BusWires[5]~output_o ;
wire \BusWires[6]~output_o ;
wire \BusWires[7]~output_o ;
wire \BusWires[8]~output_o ;
wire \BusWires[9]~output_o ;
wire \BusWires[10]~output_o ;
wire \BusWires[11]~output_o ;
wire \BusWires[12]~output_o ;
wire \BusWires[13]~output_o ;
wire \BusWires[14]~output_o ;
wire \BusWires[15]~output_o ;
wire \Clock~input_o ;
wire \Clock~inputclkctrl_outclk ;
wire \DIN[15]~input_o ;
wire \Tstep|Count~1_combout ;
wire \DIN[14]~input_o ;
wire \Mux31~0_combout ;
wire \Run~input_o ;
wire \Clear~0_combout ;
wire \Tstep|Count~0_combout ;
wire \Clear~1_combout ;
wire \DIN[13]~input_o ;
wire \Mux50~0_combout ;
wire \ALU_Unit|operation[1]~2_combout ;
wire \ALU_Unit|Binvert~0_combout ;
wire \ALU_Unit|Ainvert~0_combout ;
wire \Mux40~0_combout ;
wire \Mux40~1_combout ;
wire \DIN[7]~input_o ;
wire \DIN[9]~input_o ;
wire \DIN[8]~input_o ;
wire \Mux46~2_combout ;
wire \DIN[11]~input_o ;
wire \DIN[10]~input_o ;
wire \Mux40~2_combout ;
wire \DIN[12]~input_o ;
wire \Mux46~3_combout ;
wire \Mux46~4_combout ;
wire \Mux45~2_combout ;
wire \Mux46~5_combout ;
wire \Mux32~2_combout ;
wire \Mux44~0_combout ;
wire \Mux44~1_combout ;
wire \Mux35~2_combout ;
wire \Mux45~4_combout ;
wire \Mux47~0_combout ;
wire \Mux33~2_combout ;
wire \Mux45~3_combout ;
wire \Mux48~0_combout ;
wire \Equal0~0_combout ;
wire \Mux41~0_combout ;
wire \Mux40~3_combout ;
wire \Mux40~4_combout ;
wire \Mux41~1_combout ;
wire \Mux43~0_combout ;
wire \Mux42~0_combout ;
wire \Mux42~1_combout ;
wire \Equal0~2_combout ;
wire \Mux43~1_combout ;
wire \Equal3~0_combout ;
wire \Equal3~1_combout ;
wire \Mux36~2_combout ;
wire \Mux38~0_combout ;
wire \Equal1~0_combout ;
wire \Selector0~2_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~9_combout ;
wire \Equal0~1_combout ;
wire \Equal7~0_combout ;
wire \Equal7~1_combout ;
wire \reg_7|Q[15]~feeder_combout ;
wire \Mux32~3_combout ;
wire \Mux34~0_combout ;
wire \Equal5~0_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Equal0~3_combout ;
wire \reg_6|Q[15]~feeder_combout ;
wire \Mux33~3_combout ;
wire \Equal6~0_combout ;
wire \Equal6~1_combout ;
wire \Mux37~2_combout ;
wire \Equal2~0_combout ;
wire \Equal2~1_combout ;
wire \Selector0~3_combout ;
wire \Mux39~2_combout ;
wire \Equal8~2_combout ;
wire \ALU_Unit|Equal0~0_combout ;
wire \ALU_Unit|lastALU|mux2|f~0_combout ;
wire \ALU_Unit|operation[0]~3_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \reg_3|Q[14]~feeder_combout ;
wire \Selector1~2_combout ;
wire \reg_6|Q[14]~feeder_combout ;
wire \Selector1~3_combout ;
wire \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout ;
wire \reg_6|Q[13]~feeder_combout ;
wire \Selector2~3_combout ;
wire \reg_3|Q[13]~feeder_combout ;
wire \Selector2~2_combout ;
wire \reg_7|Q[13]~feeder_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ;
wire \reg_7|Q[12]~feeder_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \reg_3|Q[12]~feeder_combout ;
wire \Selector3~2_combout ;
wire \reg_6|Q[12]~feeder_combout ;
wire \Selector3~3_combout ;
wire \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \reg_6|Q[11]~feeder_combout ;
wire \Selector4~3_combout ;
wire \Mux40~5_combout ;
wire \reg_7|Q[10]~feeder_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \reg_3|Q[10]~feeder_combout ;
wire \Selector5~2_combout ;
wire \reg_6|Q[10]~feeder_combout ;
wire \Selector5~3_combout ;
wire \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ;
wire \reg_7|Q[9]~feeder_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \reg_6|Q[9]~feeder_combout ;
wire \Selector6~3_combout ;
wire \reg_3|Q[8]~feeder_combout ;
wire \Selector7~2_combout ;
wire \reg_6|Q[8]~feeder_combout ;
wire \Selector7~3_combout ;
wire \reg_7|Q[8]~feeder_combout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout ;
wire \reg_7|Q[7]~feeder_combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \reg_3|Q[7]~feeder_combout ;
wire \Selector8~2_combout ;
wire \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout ;
wire \DIN[6]~input_o ;
wire \Selector9~0_combout ;
wire \Equal4~0_combout ;
wire \Equal4~1_combout ;
wire \reg_3|Q[5]~feeder_combout ;
wire \Selector10~2_combout ;
wire \DIN[5]~input_o ;
wire \Selector10~0_combout ;
wire \reg_7|Q[5]~feeder_combout ;
wire \Selector10~1_combout ;
wire \reg_6|Q[5]~feeder_combout ;
wire \Selector10~3_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout ;
wire \DIN[4]~input_o ;
wire \Selector11~0_combout ;
wire \reg_3|Q[4]~feeder_combout ;
wire \Selector11~2_combout ;
wire \reg_7|Q[4]~feeder_combout ;
wire \Selector11~1_combout ;
wire \reg_6|Q[4]~feeder_combout ;
wire \Selector11~3_combout ;
wire \DIN[3]~input_o ;
wire \reg_7|Q[3]~feeder_combout ;
wire \Selector12~0_combout ;
wire \Selector12~1_combout ;
wire \reg_3|Q[3]~feeder_combout ;
wire \Selector12~2_combout ;
wire \Selector12~3_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout ;
wire \DIN[2]~input_o ;
wire \reg_7|Q[2]~feeder_combout ;
wire \Selector13~0_combout ;
wire \Selector13~1_combout ;
wire \reg_3|Q[2]~feeder_combout ;
wire \Selector13~2_combout ;
wire \reg_6|Q[2]~feeder_combout ;
wire \Selector13~3_combout ;
wire \DIN[1]~input_o ;
wire \reg_7|Q[1]~feeder_combout ;
wire \Selector14~0_combout ;
wire \Selector14~1_combout ;
wire \reg_6|Q[1]~feeder_combout ;
wire \Selector14~3_combout ;
wire \ALU_Unit|Equal0~1_combout ;
wire \reg_7|Q[0]~feeder_combout ;
wire \Selector15~0_combout ;
wire \DIN[0]~input_o ;
wire \Selector15~1_combout ;
wire \reg_3|Q[0]~feeder_combout ;
wire \Selector15~2_combout ;
wire \reg_6|Q[0]~feeder_combout ;
wire \Selector15~3_combout ;
wire \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \Mux35~3_combout ;
wire \Selector15~4_combout ;
wire \Selector15~5_combout ;
wire \Selector15~6_combout ;
wire \ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout ;
wire \ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector14~4_combout ;
wire \Selector14~5_combout ;
wire \Selector14~6_combout ;
wire \reg_3|Q[1]~feeder_combout ;
wire \Selector14~2_combout ;
wire \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector13~4_combout ;
wire \Selector13~5_combout ;
wire \Selector13~6_combout ;
wire \reg_A|Q[2]~feeder_combout ;
wire \ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector12~4_combout ;
wire \Selector12~5_combout ;
wire \Selector12~6_combout ;
wire \ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \Selector11~4_combout ;
wire \Selector11~5_combout ;
wire \Selector11~6_combout ;
wire \ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5_combout ;
wire \Selector10~4_combout ;
wire \Selector10~5_combout ;
wire \Selector10~6_combout ;
wire \reg_A|Q[5]~feeder_combout ;
wire \ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \Selector9~4_combout ;
wire \reg_6|Q[6]~feeder_combout ;
wire \Selector9~3_combout ;
wire \Selector9~5_combout ;
wire \reg_7|Q[6]~feeder_combout ;
wire \Selector9~1_combout ;
wire \Selector9~2_combout ;
wire \Selector9~6_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector8~4_combout ;
wire \reg_6|Q[7]~feeder_combout ;
wire \Selector8~3_combout ;
wire \Selector8~5_combout ;
wire \Selector8~6_combout ;
wire \ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector7~4_combout ;
wire \Selector7~5_combout ;
wire \Selector7~6_combout ;
wire \ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \reg_3|Q[9]~feeder_combout ;
wire \Selector6~2_combout ;
wire \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector6~4_combout ;
wire \Selector6~5_combout ;
wire \Selector6~6_combout ;
wire \ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector5~4_combout ;
wire \Selector5~5_combout ;
wire \Selector5~6_combout ;
wire \reg_A|Q[10]~feeder_combout ;
wire \ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector4~4_combout ;
wire \Selector4~5_combout ;
wire \Selector4~6_combout ;
wire \reg_3|Q[11]~feeder_combout ;
wire \Selector4~2_combout ;
wire \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ;
wire \ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector3~4_combout ;
wire \Selector3~5_combout ;
wire \Selector3~6_combout ;
wire \ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector2~4_combout ;
wire \Selector2~5_combout ;
wire \Selector2~6_combout ;
wire \ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Selector1~4_combout ;
wire \Selector1~5_combout ;
wire \Selector1~6_combout ;
wire \ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALU_Unit|lastALU|mux5to1|Mux0~2_combout ;
wire \ALU_Unit|lastALU|mux5to1|Mux0~3_combout ;
wire \ALU_Unit|lastALU|mux5to1|Mux0~4_combout ;
wire \Selector0~4_combout ;
wire \Selector0~5_combout ;
wire \Selector0~6_combout ;
wire \ALU_Unit|lastALU|fadder|carryOut~0_combout ;
wire \ALU_Unit|Mux0~0_combout ;
wire [1:0] \Tstep|Count ;
wire [15:0] \reg_7|Q ;
wire [15:0] \reg_2|Q ;
wire [8:0] \In_reg|Q ;
wire [15:0] \reg_5|Q ;
wire [15:0] \reg_3|Q ;
wire [15:0] \reg_1|Q ;
wire [15:0] \reg_G|Q ;
wire [15:0] \reg_6|Q ;
wire [15:0] \reg_4|Q ;
wire [15:0] \reg_A|Q ;
wire [15:0] \reg_0|Q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X33_Y28_N2
cycloneiv_io_obuf \resetn~output (
	.i(\ALU_Unit|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\resetn~output_o ),
	.obar());
// synopsys translate_off
defparam \resetn~output .bus_hold = "false";
defparam \resetn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y14_N2
cycloneiv_io_obuf \Done~output (
	.i(\Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y31_N2
cycloneiv_io_obuf \BusWires[0]~output (
	.i(\Selector15~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y31_N2
cycloneiv_io_obuf \BusWires[1]~output (
	.i(\Selector14~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y15_N9
cycloneiv_io_obuf \BusWires[2]~output (
	.i(\Selector13~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y31_N9
cycloneiv_io_obuf \BusWires[3]~output (
	.i(\Selector12~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y31_N9
cycloneiv_io_obuf \BusWires[4]~output (
	.i(\Selector11~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y22_N2
cycloneiv_io_obuf \BusWires[5]~output (
	.i(\Selector10~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y31_N2
cycloneiv_io_obuf \BusWires[6]~output (
	.i(\Selector9~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y31_N9
cycloneiv_io_obuf \BusWires[7]~output (
	.i(\Selector8~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y15_N2
cycloneiv_io_obuf \BusWires[8]~output (
	.i(\Selector7~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y25_N9
cycloneiv_io_obuf \BusWires[9]~output (
	.i(\Selector6~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[9]~output .bus_hold = "false";
defparam \BusWires[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y25_N2
cycloneiv_io_obuf \BusWires[10]~output (
	.i(\Selector5~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[10]~output .bus_hold = "false";
defparam \BusWires[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y22_N9
cycloneiv_io_obuf \BusWires[11]~output (
	.i(\Selector4~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[11]~output .bus_hold = "false";
defparam \BusWires[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y27_N9
cycloneiv_io_obuf \BusWires[12]~output (
	.i(\Selector3~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[12]~output .bus_hold = "false";
defparam \BusWires[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y31_N9
cycloneiv_io_obuf \BusWires[13]~output (
	.i(\Selector2~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[13]~output .bus_hold = "false";
defparam \BusWires[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y31_N2
cycloneiv_io_obuf \BusWires[14]~output (
	.i(\Selector1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[14]~output .bus_hold = "false";
defparam \BusWires[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y31_N9
cycloneiv_io_obuf \BusWires[15]~output (
	.i(\Selector0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[15]~output .bus_hold = "false";
defparam \BusWires[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneiv_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \Clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock~inputclkctrl .clock_type = "global clock";
defparam \Clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X31_Y31_N8
cycloneiv_io_ibuf \DIN[15]~input (
	.i(DIN[15]),
	.ibar(gnd),
	.o(\DIN[15]~input_o ));
// synopsys translate_off
defparam \DIN[15]~input .bus_hold = "false";
defparam \DIN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
cycloneiv_lcell_comb \Tstep|Count~1 (
// Equation(s):
// \Tstep|Count~1_combout  = (!\Clear~0_combout  & (!\ALU_Unit|Mux0~0_combout  & (\Tstep|Count [0] $ (\Tstep|Count [1]))))

	.dataa(\Clear~0_combout ),
	.datab(\Tstep|Count [0]),
	.datac(\Tstep|Count [1]),
	.datad(\ALU_Unit|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Tstep|Count~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep|Count~1 .lut_mask = 16'h0014;
defparam \Tstep|Count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N3
dffeas \Tstep|Count[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Tstep|Count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep|Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep|Count[1] .is_wysiwyg = "true";
defparam \Tstep|Count[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y31_N1
cycloneiv_io_ibuf \DIN[14]~input (
	.i(DIN[14]),
	.ibar(gnd),
	.o(\DIN[14]~input_o ));
// synopsys translate_off
defparam \DIN[14]~input .bus_hold = "false";
defparam \DIN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y24_N5
dffeas \In_reg|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\In_reg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \In_reg|Q[7] .is_wysiwyg = "true";
defparam \In_reg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneiv_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\Tstep|Count [0] & ((\Tstep|Count [1]) # ((!\In_reg|Q [8] & !\In_reg|Q [7]))))

	.dataa(\In_reg|Q [8]),
	.datab(\Tstep|Count [1]),
	.datac(\In_reg|Q [7]),
	.datad(\Tstep|Count [0]),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hCD00;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y28_N8
cycloneiv_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneiv_lcell_comb \Clear~0 (
// Equation(s):
// \Clear~0_combout  = (\Mux31~0_combout ) # ((!\Tstep|Count [0] & (!\Tstep|Count [1] & !\Run~input_o )))

	.dataa(\Tstep|Count [0]),
	.datab(\Mux31~0_combout ),
	.datac(\Tstep|Count [1]),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Clear~0_combout ),
	.cout());
// synopsys translate_off
defparam \Clear~0 .lut_mask = 16'hCCCD;
defparam \Clear~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cycloneiv_lcell_comb \Tstep|Count~0 (
// Equation(s):
// \Tstep|Count~0_combout  = (!\Clear~0_combout  & (!\Tstep|Count [0] & !\ALU_Unit|Mux0~0_combout ))

	.dataa(\Clear~0_combout ),
	.datab(gnd),
	.datac(\Tstep|Count [0]),
	.datad(\ALU_Unit|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Tstep|Count~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep|Count~0 .lut_mask = 16'h0005;
defparam \Tstep|Count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N25
dffeas \Tstep|Count[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Tstep|Count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep|Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep|Count[0] .is_wysiwyg = "true";
defparam \Tstep|Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneiv_lcell_comb \Clear~1 (
// Equation(s):
// \Clear~1_combout  = (!\Tstep|Count [0] & !\Tstep|Count [1])

	.dataa(\Tstep|Count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\Clear~1_combout ),
	.cout());
// synopsys translate_off
defparam \Clear~1 .lut_mask = 16'h0055;
defparam \Clear~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N27
dffeas \In_reg|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\In_reg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \In_reg|Q[8] .is_wysiwyg = "true";
defparam \In_reg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y11_N8
cycloneiv_io_ibuf \DIN[13]~input (
	.i(DIN[13]),
	.ibar(gnd),
	.o(\DIN[13]~input_o ));
// synopsys translate_off
defparam \DIN[13]~input .bus_hold = "false";
defparam \DIN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \In_reg|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\In_reg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \In_reg|Q[6] .is_wysiwyg = "true";
defparam \In_reg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneiv_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = (!\Tstep|Count [0] & \Tstep|Count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tstep|Count [0]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~0 .lut_mask = 16'h0F00;
defparam \Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneiv_lcell_comb \ALU_Unit|operation[1]~2 (
// Equation(s):
// \ALU_Unit|operation[1]~2_combout  = (\In_reg|Q [8] & (\Mux50~0_combout  & ((!\In_reg|Q [7]) # (!\In_reg|Q [6]))))

	.dataa(\In_reg|Q [8]),
	.datab(\In_reg|Q [6]),
	.datac(\In_reg|Q [7]),
	.datad(\Mux50~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|operation[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|operation[1]~2 .lut_mask = 16'h2A00;
defparam \ALU_Unit|operation[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneiv_lcell_comb \ALU_Unit|Binvert~0 (
// Equation(s):
// \ALU_Unit|Binvert~0_combout  = ((\In_reg|Q [8] & ((\In_reg|Q [7]))) # (!\In_reg|Q [8] & ((!\In_reg|Q [7]) # (!\In_reg|Q [6])))) # (!\Mux50~0_combout )

	.dataa(\In_reg|Q [8]),
	.datab(\In_reg|Q [6]),
	.datac(\In_reg|Q [7]),
	.datad(\Mux50~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Binvert~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Binvert~0 .lut_mask = 16'hB5FF;
defparam \ALU_Unit|Binvert~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneiv_lcell_comb \ALU_Unit|Ainvert~0 (
// Equation(s):
// \ALU_Unit|Ainvert~0_combout  = (\Mux50~0_combout  & ((\In_reg|Q [8] & (\In_reg|Q [7] & \In_reg|Q [6])) # (!\In_reg|Q [8] & (!\In_reg|Q [7]))))

	.dataa(\In_reg|Q [8]),
	.datab(\Mux50~0_combout ),
	.datac(\In_reg|Q [7]),
	.datad(\In_reg|Q [6]),
	.cin(gnd),
	.combout(\ALU_Unit|Ainvert~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Ainvert~0 .lut_mask = 16'h8404;
defparam \ALU_Unit|Ainvert~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cycloneiv_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = (\In_reg|Q [8] & (\Tstep|Count [1] $ (((\In_reg|Q [7] & \In_reg|Q [6]))))) # (!\In_reg|Q [8] & ((\Tstep|Count [1] & (\In_reg|Q [7])) # (!\Tstep|Count [1] & (!\In_reg|Q [7] & !\In_reg|Q [6]))))

	.dataa(\In_reg|Q [8]),
	.datab(\Tstep|Count [1]),
	.datac(\In_reg|Q [7]),
	.datad(\In_reg|Q [6]),
	.cin(gnd),
	.combout(\Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~0 .lut_mask = 16'h68C9;
defparam \Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
cycloneiv_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = (\Mux40~0_combout  & (\Tstep|Count [1] $ (\Tstep|Count [0])))

	.dataa(gnd),
	.datab(\Tstep|Count [1]),
	.datac(\Tstep|Count [0]),
	.datad(\Mux40~0_combout ),
	.cin(gnd),
	.combout(\Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~1 .lut_mask = 16'h3C00;
defparam \Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneiv_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y24_N15
dffeas \In_reg|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\In_reg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \In_reg|Q[0] .is_wysiwyg = "true";
defparam \In_reg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y24_N1
cycloneiv_io_ibuf \DIN[9]~input (
	.i(DIN[9]),
	.ibar(gnd),
	.o(\DIN[9]~input_o ));
// synopsys translate_off
defparam \DIN[9]~input .bus_hold = "false";
defparam \DIN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y24_N31
dffeas \In_reg|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\In_reg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \In_reg|Q[2] .is_wysiwyg = "true";
defparam \In_reg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y27_N1
cycloneiv_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y24_N21
dffeas \In_reg|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\In_reg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \In_reg|Q[1] .is_wysiwyg = "true";
defparam \In_reg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneiv_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = (!\In_reg|Q [2] & !\In_reg|Q [1])

	.dataa(\In_reg|Q [2]),
	.datab(gnd),
	.datac(\In_reg|Q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~2 .lut_mask = 16'h0505;
defparam \Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y12_N8
cycloneiv_io_ibuf \DIN[11]~input (
	.i(DIN[11]),
	.ibar(gnd),
	.o(\DIN[11]~input_o ));
// synopsys translate_off
defparam \DIN[11]~input .bus_hold = "false";
defparam \DIN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y24_N23
dffeas \In_reg|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\In_reg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \In_reg|Q[4] .is_wysiwyg = "true";
defparam \In_reg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y24_N8
cycloneiv_io_ibuf \DIN[10]~input (
	.i(DIN[10]),
	.ibar(gnd),
	.o(\DIN[10]~input_o ));
// synopsys translate_off
defparam \DIN[10]~input .bus_hold = "false";
defparam \DIN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y24_N5
dffeas \In_reg|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\In_reg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \In_reg|Q[3] .is_wysiwyg = "true";
defparam \In_reg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cycloneiv_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = (\Tstep|Count [1] & (((!\Tstep|Count [0])))) # (!\Tstep|Count [1] & (\Tstep|Count [0] & ((\In_reg|Q [7]) # (\In_reg|Q [8]))))

	.dataa(\Tstep|Count [1]),
	.datab(\In_reg|Q [7]),
	.datac(\In_reg|Q [8]),
	.datad(\Tstep|Count [0]),
	.cin(gnd),
	.combout(\Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~2 .lut_mask = 16'h54AA;
defparam \Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y31_N1
cycloneiv_io_ibuf \DIN[12]~input (
	.i(DIN[12]),
	.ibar(gnd),
	.o(\DIN[12]~input_o ));
// synopsys translate_off
defparam \DIN[12]~input .bus_hold = "false";
defparam \DIN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y24_N29
dffeas \In_reg|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Clear~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\In_reg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \In_reg|Q[5] .is_wysiwyg = "true";
defparam \In_reg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cycloneiv_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = (!\In_reg|Q [4] & (\In_reg|Q [3] & (\Mux40~2_combout  & !\In_reg|Q [5])))

	.dataa(\In_reg|Q [4]),
	.datab(\In_reg|Q [3]),
	.datac(\Mux40~2_combout ),
	.datad(\In_reg|Q [5]),
	.cin(gnd),
	.combout(\Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~3 .lut_mask = 16'h0040;
defparam \Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cycloneiv_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = (\Mux40~1_combout  & (\In_reg|Q [0] & (\Mux46~2_combout ))) # (!\Mux40~1_combout  & (((\Mux46~3_combout ))))

	.dataa(\Mux40~1_combout ),
	.datab(\In_reg|Q [0]),
	.datac(\Mux46~2_combout ),
	.datad(\Mux46~3_combout ),
	.cin(gnd),
	.combout(\Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~4 .lut_mask = 16'hD580;
defparam \Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneiv_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = (!\In_reg|Q [2] & \In_reg|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\In_reg|Q [2]),
	.datad(\In_reg|Q [1]),
	.cin(gnd),
	.combout(\Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~2 .lut_mask = 16'h0F00;
defparam \Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N14
cycloneiv_lcell_comb \Mux46~5 (
// Equation(s):
// \Mux46~5_combout  = (\In_reg|Q [0] & (\Mux40~0_combout  & (\Tstep|Count [0] $ (\Tstep|Count [1]))))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\In_reg|Q [0]),
	.datad(\Mux40~0_combout ),
	.cin(gnd),
	.combout(\Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~5 .lut_mask = 16'h6000;
defparam \Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
cycloneiv_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = (\In_reg|Q [4] & \In_reg|Q [3])

	.dataa(gnd),
	.datab(\In_reg|Q [4]),
	.datac(gnd),
	.datad(\In_reg|Q [3]),
	.cin(gnd),
	.combout(\Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~2 .lut_mask = 16'hCC00;
defparam \Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cycloneiv_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = (\Mux40~2_combout  & (!\In_reg|Q [5] & !\Mux40~1_combout ))

	.dataa(gnd),
	.datab(\Mux40~2_combout ),
	.datac(\In_reg|Q [5]),
	.datad(\Mux40~1_combout ),
	.cin(gnd),
	.combout(\Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~0 .lut_mask = 16'h000C;
defparam \Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cycloneiv_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = (\Mux45~2_combout  & ((\Mux46~5_combout ) # ((\Mux32~2_combout  & \Mux44~0_combout )))) # (!\Mux45~2_combout  & (((\Mux32~2_combout  & \Mux44~0_combout ))))

	.dataa(\Mux45~2_combout ),
	.datab(\Mux46~5_combout ),
	.datac(\Mux32~2_combout ),
	.datad(\Mux44~0_combout ),
	.cin(gnd),
	.combout(\Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~1 .lut_mask = 16'hF888;
defparam \Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cycloneiv_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = (!\In_reg|Q [3] & !\In_reg|Q [4])

	.dataa(gnd),
	.datab(\In_reg|Q [3]),
	.datac(gnd),
	.datad(\In_reg|Q [4]),
	.cin(gnd),
	.combout(\Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~2 .lut_mask = 16'h0033;
defparam \Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
cycloneiv_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = (!\In_reg|Q [0] & (\Mux40~0_combout  & (\Tstep|Count [1] $ (\Tstep|Count [0]))))

	.dataa(\In_reg|Q [0]),
	.datab(\Tstep|Count [1]),
	.datac(\Tstep|Count [0]),
	.datad(\Mux40~0_combout ),
	.cin(gnd),
	.combout(\Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~4 .lut_mask = 16'h1400;
defparam \Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cycloneiv_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = (\Mux35~2_combout  & ((\Mux44~0_combout ) # ((\Mux45~4_combout  & \Mux46~2_combout )))) # (!\Mux35~2_combout  & (\Mux45~4_combout  & (\Mux46~2_combout )))

	.dataa(\Mux35~2_combout ),
	.datab(\Mux45~4_combout ),
	.datac(\Mux46~2_combout ),
	.datad(\Mux44~0_combout ),
	.cin(gnd),
	.combout(\Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~0 .lut_mask = 16'hEAC0;
defparam \Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneiv_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = (!\In_reg|Q [3] & \In_reg|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\In_reg|Q [3]),
	.datad(\In_reg|Q [4]),
	.cin(gnd),
	.combout(\Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~2 .lut_mask = 16'h0F00;
defparam \Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cycloneiv_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = (\Mux33~2_combout  & ((\Mux44~0_combout ) # ((\Mux45~2_combout  & \Mux45~4_combout )))) # (!\Mux33~2_combout  & (\Mux45~2_combout  & (\Mux45~4_combout )))

	.dataa(\Mux33~2_combout ),
	.datab(\Mux45~2_combout ),
	.datac(\Mux45~4_combout ),
	.datad(\Mux44~0_combout ),
	.cin(gnd),
	.combout(\Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~3 .lut_mask = 16'hEAC0;
defparam \Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneiv_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = (\In_reg|Q [6] & (!\Tstep|Count [1] & (\Tstep|Count [0] & !\In_reg|Q [8])))

	.dataa(\In_reg|Q [6]),
	.datab(\Tstep|Count [1]),
	.datac(\Tstep|Count [0]),
	.datad(\In_reg|Q [8]),
	.cin(gnd),
	.combout(\Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~0 .lut_mask = 16'h0020;
defparam \Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneiv_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\In_reg|Q [7] & (((!\Tstep|Count [0])) # (!\Tstep|Count [1]))) # (!\In_reg|Q [7] & (!\Mux48~0_combout  & ((!\Tstep|Count [0]) # (!\Tstep|Count [1]))))

	.dataa(\In_reg|Q [7]),
	.datab(\Tstep|Count [1]),
	.datac(\Tstep|Count [0]),
	.datad(\Mux48~0_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h2A3F;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneiv_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = (\In_reg|Q [2] & \In_reg|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\In_reg|Q [2]),
	.datad(\In_reg|Q [1]),
	.cin(gnd),
	.combout(\Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~0 .lut_mask = 16'hF000;
defparam \Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cycloneiv_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = (\Mux40~2_combout  & (\In_reg|Q [5] & !\Mux40~1_combout ))

	.dataa(gnd),
	.datab(\Mux40~2_combout ),
	.datac(\In_reg|Q [5]),
	.datad(\Mux40~1_combout ),
	.cin(gnd),
	.combout(\Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~3 .lut_mask = 16'h00C0;
defparam \Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneiv_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = (\Mux32~2_combout  & ((\Mux40~3_combout ) # ((\Mux41~0_combout  & \Mux46~5_combout )))) # (!\Mux32~2_combout  & (\Mux41~0_combout  & (\Mux46~5_combout )))

	.dataa(\Mux32~2_combout ),
	.datab(\Mux41~0_combout ),
	.datac(\Mux46~5_combout ),
	.datad(\Mux40~3_combout ),
	.cin(gnd),
	.combout(\Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~4 .lut_mask = 16'hEAC0;
defparam \Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneiv_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = (\Mux45~4_combout  & ((\Mux41~0_combout ) # ((\Mux33~2_combout  & \Mux40~3_combout )))) # (!\Mux45~4_combout  & (((\Mux33~2_combout  & \Mux40~3_combout ))))

	.dataa(\Mux45~4_combout ),
	.datab(\Mux41~0_combout ),
	.datac(\Mux33~2_combout ),
	.datad(\Mux40~3_combout ),
	.cin(gnd),
	.combout(\Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~1 .lut_mask = 16'hF888;
defparam \Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneiv_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = (\In_reg|Q [2] & !\In_reg|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\In_reg|Q [2]),
	.datad(\In_reg|Q [1]),
	.cin(gnd),
	.combout(\Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~0 .lut_mask = 16'h00F0;
defparam \Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneiv_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (!\In_reg|Q [4] & (\In_reg|Q [3] & (\Mux40~2_combout  & !\Mux40~1_combout )))

	.dataa(\In_reg|Q [4]),
	.datab(\In_reg|Q [3]),
	.datac(\Mux40~2_combout ),
	.datad(\Mux40~1_combout ),
	.cin(gnd),
	.combout(\Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~0 .lut_mask = 16'h0040;
defparam \Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneiv_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = (\In_reg|Q [5] & ((\Mux42~0_combout ) # ((\Mux43~0_combout  & \Mux46~5_combout )))) # (!\In_reg|Q [5] & (\Mux43~0_combout  & (\Mux46~5_combout )))

	.dataa(\In_reg|Q [5]),
	.datab(\Mux43~0_combout ),
	.datac(\Mux46~5_combout ),
	.datad(\Mux42~0_combout ),
	.cin(gnd),
	.combout(\Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~1 .lut_mask = 16'hEAC0;
defparam \Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneiv_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Equal0~0_combout  & (!\Mux40~4_combout  & (!\Mux41~1_combout  & !\Mux42~1_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Mux40~4_combout ),
	.datac(\Mux41~1_combout ),
	.datad(\Mux42~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0002;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cycloneiv_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = (\Mux35~2_combout  & ((\Mux40~3_combout ) # ((\Mux43~0_combout  & \Mux45~4_combout )))) # (!\Mux35~2_combout  & (\Mux43~0_combout  & (\Mux45~4_combout )))

	.dataa(\Mux35~2_combout ),
	.datab(\Mux43~0_combout ),
	.datac(\Mux45~4_combout ),
	.datad(\Mux40~3_combout ),
	.cin(gnd),
	.combout(\Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~1 .lut_mask = 16'hEAC0;
defparam \Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneiv_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!\Mux47~0_combout  & (!\Mux45~3_combout  & (\Equal0~2_combout  & !\Mux43~1_combout )))

	.dataa(\Mux47~0_combout ),
	.datab(\Mux45~3_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Mux43~1_combout ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0010;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneiv_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (!\Mux46~4_combout  & (\Mux44~1_combout  & \Equal3~0_combout ))

	.dataa(\Mux46~4_combout ),
	.datab(\Mux44~1_combout ),
	.datac(gnd),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h4400;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneiv_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = (!\In_reg|Q [5] & (\In_reg|Q [4] & (\Mux31~0_combout  & \In_reg|Q [3])))

	.dataa(\In_reg|Q [5]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [3]),
	.cin(gnd),
	.combout(\Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~2 .lut_mask = 16'h4000;
defparam \Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N13
dffeas \reg_3|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[15] .is_wysiwyg = "true";
defparam \reg_3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cycloneiv_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = (!\In_reg|Q [5] & (\Mux31~0_combout  & (\In_reg|Q [3] & !\In_reg|Q [4])))

	.dataa(\In_reg|Q [5]),
	.datab(\Mux31~0_combout ),
	.datac(\In_reg|Q [3]),
	.datad(\In_reg|Q [4]),
	.cin(gnd),
	.combout(\Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~0 .lut_mask = 16'h0040;
defparam \Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N31
dffeas \reg_1|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[15] .is_wysiwyg = "true";
defparam \reg_1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneiv_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\Mux46~4_combout  & (!\Mux44~1_combout  & \Equal3~0_combout ))

	.dataa(\Mux46~4_combout ),
	.datab(\Mux44~1_combout ),
	.datac(gnd),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h2200;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cycloneiv_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\Equal3~1_combout  & ((\reg_3|Q [15]) # ((\reg_1|Q [15] & \Equal1~0_combout )))) # (!\Equal3~1_combout  & (((\reg_1|Q [15] & \Equal1~0_combout ))))

	.dataa(\Equal3~1_combout ),
	.datab(\reg_3|Q [15]),
	.datac(\reg_1|Q [15]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hF888;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneiv_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = (\In_reg|Q [8]) # (!\In_reg|Q [6])

	.dataa(\In_reg|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\In_reg|Q [8]),
	.cin(gnd),
	.combout(\WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~3 .lut_mask = 16'hFF55;
defparam \WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneiv_lcell_comb \WideNor0~9 (
// Equation(s):
// \WideNor0~9_combout  = (\Tstep|Count [1]) # ((\Tstep|Count [0] & ((\WideNor0~3_combout ) # (\In_reg|Q [7]))))

	.dataa(\Tstep|Count [0]),
	.datab(\WideNor0~3_combout ),
	.datac(\In_reg|Q [7]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\WideNor0~9_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~9 .lut_mask = 16'hFFA8;
defparam \WideNor0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneiv_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\Mux44~1_combout  & (!\Mux46~4_combout  & (!\Mux43~1_combout  & !\Mux45~3_combout )))

	.dataa(\Mux44~1_combout ),
	.datab(\Mux46~4_combout ),
	.datac(\Mux43~1_combout ),
	.datad(\Mux45~3_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneiv_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (!\Mux47~0_combout  & (\Equal0~0_combout  & (!\Mux41~1_combout  & \Equal0~1_combout )))

	.dataa(\Mux47~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Mux41~1_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'h0400;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneiv_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = (\Mux40~4_combout  & (\Equal7~0_combout  & !\Mux42~1_combout ))

	.dataa(gnd),
	.datab(\Mux40~4_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\Mux42~1_combout ),
	.cin(gnd),
	.combout(\Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~1 .lut_mask = 16'h00C0;
defparam \Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneiv_lcell_comb \reg_7|Q[15]~feeder (
// Equation(s):
// \reg_7|Q[15]~feeder_combout  = \Selector0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneiv_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = (\In_reg|Q [5] & (\In_reg|Q [4] & (\Mux31~0_combout  & \In_reg|Q [3])))

	.dataa(\In_reg|Q [5]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [3]),
	.cin(gnd),
	.combout(\Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~3 .lut_mask = 16'h8000;
defparam \Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N19
dffeas \reg_7|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[15] .is_wysiwyg = "true";
defparam \reg_7|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneiv_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = (\In_reg|Q [3] & (!\In_reg|Q [4] & (\In_reg|Q [5] & \Mux31~0_combout )))

	.dataa(\In_reg|Q [3]),
	.datab(\In_reg|Q [4]),
	.datac(\In_reg|Q [5]),
	.datad(\Mux31~0_combout ),
	.cin(gnd),
	.combout(\Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~0 .lut_mask = 16'h2000;
defparam \Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \reg_5|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[15] .is_wysiwyg = "true";
defparam \reg_5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneiv_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!\Mux40~4_combout  & (\Equal7~0_combout  & \Mux42~1_combout ))

	.dataa(gnd),
	.datab(\Mux40~4_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\Mux42~1_combout ),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h3000;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneiv_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\Equal7~1_combout  & ((\reg_7|Q [15]) # ((\reg_5|Q [15] & \Equal5~0_combout )))) # (!\Equal7~1_combout  & (((\reg_5|Q [15] & \Equal5~0_combout ))))

	.dataa(\Equal7~1_combout ),
	.datab(\reg_7|Q [15]),
	.datac(\reg_5|Q [15]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hF888;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneiv_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout ) # ((!\WideNor0~9_combout  & \DIN[15]~input_o ))

	.dataa(gnd),
	.datab(\WideNor0~9_combout ),
	.datac(\DIN[15]~input_o ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFF30;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cycloneiv_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\Mux47~0_combout  & (\Equal0~2_combout  & \Equal0~1_combout ))

	.dataa(\Mux47~0_combout ),
	.datab(gnd),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'hA000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneiv_lcell_comb \reg_6|Q[15]~feeder (
// Equation(s):
// \reg_6|Q[15]~feeder_combout  = \Selector0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneiv_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = (\In_reg|Q [5] & (\Mux31~0_combout  & (\In_reg|Q [4] & !\In_reg|Q [3])))

	.dataa(\In_reg|Q [5]),
	.datab(\Mux31~0_combout ),
	.datac(\In_reg|Q [4]),
	.datad(\In_reg|Q [3]),
	.cin(gnd),
	.combout(\Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~3 .lut_mask = 16'h0080;
defparam \Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \reg_6|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[15] .is_wysiwyg = "true";
defparam \reg_6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneiv_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (\Mux41~1_combout  & (!\Mux40~4_combout  & !\Mux42~1_combout ))

	.dataa(\Mux41~1_combout ),
	.datab(\Mux40~4_combout ),
	.datac(gnd),
	.datad(\Mux42~1_combout ),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0022;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneiv_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (!\Mux47~0_combout  & (\Equal0~0_combout  & (\Equal0~1_combout  & \Equal6~0_combout )))

	.dataa(\Mux47~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h4000;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneiv_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = (!\In_reg|Q [5] & (\In_reg|Q [4] & (\Mux31~0_combout  & !\In_reg|Q [3])))

	.dataa(\In_reg|Q [5]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [3]),
	.cin(gnd),
	.combout(\Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~2 .lut_mask = 16'h0040;
defparam \Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N7
dffeas \reg_2|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[15] .is_wysiwyg = "true";
defparam \reg_2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneiv_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\Mux46~4_combout  & (\Mux45~3_combout  & !\Mux44~1_combout ))

	.dataa(gnd),
	.datab(\Mux46~4_combout ),
	.datac(\Mux45~3_combout ),
	.datad(\Mux44~1_combout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0030;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneiv_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!\Mux47~0_combout  & (!\Mux43~1_combout  & (\Equal0~2_combout  & \Equal2~0_combout )))

	.dataa(\Mux47~0_combout ),
	.datab(\Mux43~1_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h1000;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneiv_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\reg_6|Q [15] & ((\Equal6~1_combout ) # ((\reg_2|Q [15] & \Equal2~1_combout )))) # (!\reg_6|Q [15] & (((\reg_2|Q [15] & \Equal2~1_combout ))))

	.dataa(\reg_6|Q [15]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [15]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hF888;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cycloneiv_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = (!\In_reg|Q [5] & (!\In_reg|Q [4] & (\Mux31~0_combout  & !\In_reg|Q [3])))

	.dataa(\In_reg|Q [5]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [3]),
	.cin(gnd),
	.combout(\Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~2 .lut_mask = 16'h0010;
defparam \Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \reg_0|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[15] .is_wysiwyg = "true";
defparam \reg_0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneiv_lcell_comb \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = (\Tstep|Count [0] & \Tstep|Count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tstep|Count [0]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~2 .lut_mask = 16'hF000;
defparam \Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneiv_lcell_comb \ALU_Unit|Equal0~0 (
// Equation(s):
// \ALU_Unit|Equal0~0_combout  = (\In_reg|Q [8] & (\In_reg|Q [6] & (!\In_reg|Q [7] & \Mux50~0_combout )))

	.dataa(\In_reg|Q [8]),
	.datab(\In_reg|Q [6]),
	.datac(\In_reg|Q [7]),
	.datad(\Mux50~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Equal0~0 .lut_mask = 16'h0800;
defparam \ALU_Unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneiv_lcell_comb \ALU_Unit|lastALU|mux2|f~0 (
// Equation(s):
// \ALU_Unit|lastALU|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector0~1_combout ) # ((\Selector0~2_combout ) # (\Selector0~5_combout ))))

	.dataa(\Selector0~1_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\Selector0~2_combout ),
	.datad(\Selector0~5_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|lastALU|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|lastALU|mux2|f~0 .lut_mask = 16'h3336;
defparam \ALU_Unit|lastALU|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneiv_lcell_comb \ALU_Unit|operation[0]~3 (
// Equation(s):
// \ALU_Unit|operation[0]~3_combout  = (!\Tstep|Count [0] & (\Tstep|Count [1] & ((\In_reg|Q [6]) # (!\In_reg|Q [7]))))

	.dataa(\Tstep|Count [0]),
	.datab(\In_reg|Q [6]),
	.datac(\In_reg|Q [7]),
	.datad(\Tstep|Count [1]),
	.cin(gnd),
	.combout(\ALU_Unit|operation[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|operation[0]~3 .lut_mask = 16'h4500;
defparam \ALU_Unit|operation[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \reg_7|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[14] .is_wysiwyg = "true";
defparam \reg_7|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \reg_5|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[14] .is_wysiwyg = "true";
defparam \reg_5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneiv_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\reg_7|Q [14] & ((\Equal7~1_combout ) # ((\reg_5|Q [14] & \Equal5~0_combout )))) # (!\reg_7|Q [14] & (((\reg_5|Q [14] & \Equal5~0_combout ))))

	.dataa(\reg_7|Q [14]),
	.datab(\Equal7~1_combout ),
	.datac(\reg_5|Q [14]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hF888;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneiv_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((\DIN[14]~input_o  & !\WideNor0~9_combout ))

	.dataa(gnd),
	.datab(\DIN[14]~input_o ),
	.datac(\Selector1~0_combout ),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hF0FC;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneiv_lcell_comb \reg_3|Q[14]~feeder (
// Equation(s):
// \reg_3|Q[14]~feeder_combout  = \Selector1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N13
dffeas \reg_3|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[14] .is_wysiwyg = "true";
defparam \reg_3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N11
dffeas \reg_1|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[14] .is_wysiwyg = "true";
defparam \reg_1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneiv_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [14]) # ((\reg_3|Q [14] & \Equal3~1_combout )))) # (!\Equal1~0_combout  & (\reg_3|Q [14] & ((\Equal3~1_combout ))))

	.dataa(\Equal1~0_combout ),
	.datab(\reg_3|Q [14]),
	.datac(\reg_1|Q [14]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hECA0;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneiv_lcell_comb \reg_6|Q[14]~feeder (
// Equation(s):
// \reg_6|Q[14]~feeder_combout  = \Selector1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \reg_6|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[14] .is_wysiwyg = "true";
defparam \reg_6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N3
dffeas \reg_2|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[14] .is_wysiwyg = "true";
defparam \reg_2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneiv_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (\reg_6|Q [14] & ((\Equal6~1_combout ) # ((\Equal2~1_combout  & \reg_2|Q [14])))) # (!\reg_6|Q [14] & (\Equal2~1_combout  & (\reg_2|Q [14])))

	.dataa(\reg_6|Q [14]),
	.datab(\Equal2~1_combout ),
	.datac(\reg_2|Q [14]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'hEAC0;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \reg_0|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[14] .is_wysiwyg = "true";
defparam \reg_0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneiv_lcell_comb \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector1~2_combout ) # ((\Selector1~1_combout ) # (\Selector1~5_combout ))))

	.dataa(\Selector1~2_combout ),
	.datab(\Selector1~1_combout ),
	.datac(\ALU_Unit|Equal0~0_combout ),
	.datad(\Selector1~5_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0 .lut_mask = 16'h0F1E;
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneiv_lcell_comb \reg_6|Q[13]~feeder (
// Equation(s):
// \reg_6|Q[13]~feeder_combout  = \Selector2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector2~6_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \reg_6|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[13] .is_wysiwyg = "true";
defparam \reg_6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \reg_2|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[13] .is_wysiwyg = "true";
defparam \reg_2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneiv_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (\reg_6|Q [13] & ((\Equal6~1_combout ) # ((\reg_2|Q [13] & \Equal2~1_combout )))) # (!\reg_6|Q [13] & (((\reg_2|Q [13] & \Equal2~1_combout ))))

	.dataa(\reg_6|Q [13]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [13]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'hF888;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \reg_0|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[13] .is_wysiwyg = "true";
defparam \reg_0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneiv_lcell_comb \reg_3|Q[13]~feeder (
// Equation(s):
// \reg_3|Q[13]~feeder_combout  = \Selector2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N21
dffeas \reg_3|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[13] .is_wysiwyg = "true";
defparam \reg_3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N7
dffeas \reg_1|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[13] .is_wysiwyg = "true";
defparam \reg_1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cycloneiv_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [13]) # ((\reg_3|Q [13] & \Equal3~1_combout )))) # (!\Equal1~0_combout  & (\reg_3|Q [13] & ((\Equal3~1_combout ))))

	.dataa(\Equal1~0_combout ),
	.datab(\reg_3|Q [13]),
	.datac(\reg_1|Q [13]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hECA0;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneiv_lcell_comb \reg_7|Q[13]~feeder (
// Equation(s):
// \reg_7|Q[13]~feeder_combout  = \Selector2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector2~6_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N29
dffeas \reg_7|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[13] .is_wysiwyg = "true";
defparam \reg_7|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N21
dffeas \reg_5|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[13] .is_wysiwyg = "true";
defparam \reg_5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneiv_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\reg_7|Q [13] & ((\Equal7~1_combout ) # ((\reg_5|Q [13] & \Equal5~0_combout )))) # (!\reg_7|Q [13] & (((\reg_5|Q [13] & \Equal5~0_combout ))))

	.dataa(\reg_7|Q [13]),
	.datab(\Equal7~1_combout ),
	.datac(\reg_5|Q [13]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hF888;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneiv_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout ) # ((!\WideNor0~9_combout  & \DIN[13]~input_o ))

	.dataa(gnd),
	.datab(\WideNor0~9_combout ),
	.datac(\DIN[13]~input_o ),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hFF30;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneiv_lcell_comb \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector2~5_combout ) # ((\Selector2~2_combout ) # (\Selector2~1_combout ))))

	.dataa(\Selector2~5_combout ),
	.datab(\Selector2~2_combout ),
	.datac(\ALU_Unit|Equal0~0_combout ),
	.datad(\Selector2~1_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0 .lut_mask = 16'h0F1E;
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneiv_lcell_comb \reg_7|Q[12]~feeder (
// Equation(s):
// \reg_7|Q[12]~feeder_combout  = \Selector3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N31
dffeas \reg_7|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[12] .is_wysiwyg = "true";
defparam \reg_7|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \reg_5|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[12] .is_wysiwyg = "true";
defparam \reg_5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneiv_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Equal7~1_combout  & ((\reg_7|Q [12]) # ((\reg_5|Q [12] & \Equal5~0_combout )))) # (!\Equal7~1_combout  & (((\reg_5|Q [12] & \Equal5~0_combout ))))

	.dataa(\Equal7~1_combout ),
	.datab(\reg_7|Q [12]),
	.datac(\reg_5|Q [12]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hF888;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneiv_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout ) # ((\DIN[12]~input_o  & !\WideNor0~9_combout ))

	.dataa(\DIN[12]~input_o ),
	.datab(gnd),
	.datac(\WideNor0~9_combout ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFF0A;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneiv_lcell_comb \reg_3|Q[12]~feeder (
// Equation(s):
// \reg_3|Q[12]~feeder_combout  = \Selector3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N25
dffeas \reg_3|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[12] .is_wysiwyg = "true";
defparam \reg_3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N23
dffeas \reg_1|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[12] .is_wysiwyg = "true";
defparam \reg_1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneiv_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [12]) # ((\reg_3|Q [12] & \Equal3~1_combout )))) # (!\Equal1~0_combout  & (\reg_3|Q [12] & ((\Equal3~1_combout ))))

	.dataa(\Equal1~0_combout ),
	.datab(\reg_3|Q [12]),
	.datac(\reg_1|Q [12]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hECA0;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneiv_lcell_comb \reg_6|Q[12]~feeder (
// Equation(s):
// \reg_6|Q[12]~feeder_combout  = \Selector3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector3~6_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \reg_6|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[12] .is_wysiwyg = "true";
defparam \reg_6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \reg_2|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[12] .is_wysiwyg = "true";
defparam \reg_2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneiv_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\reg_6|Q [12] & ((\Equal6~1_combout ) # ((\reg_2|Q [12] & \Equal2~1_combout )))) # (!\reg_6|Q [12] & (((\reg_2|Q [12] & \Equal2~1_combout ))))

	.dataa(\reg_6|Q [12]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [12]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hF888;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \reg_0|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[12] .is_wysiwyg = "true";
defparam \reg_0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneiv_lcell_comb \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector3~2_combout ) # ((\Selector3~1_combout ) # (\Selector3~5_combout ))))

	.dataa(\Selector3~2_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\Selector3~1_combout ),
	.datad(\Selector3~5_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0 .lut_mask = 16'h3336;
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N3
dffeas \reg_7|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[11] .is_wysiwyg = "true";
defparam \reg_7|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \reg_5|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[11] .is_wysiwyg = "true";
defparam \reg_5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneiv_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\Equal7~1_combout  & ((\reg_7|Q [11]) # ((\reg_5|Q [11] & \Equal5~0_combout )))) # (!\Equal7~1_combout  & (((\reg_5|Q [11] & \Equal5~0_combout ))))

	.dataa(\Equal7~1_combout ),
	.datab(\reg_7|Q [11]),
	.datac(\reg_5|Q [11]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hF888;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneiv_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector4~0_combout ) # ((!\WideNor0~9_combout  & \DIN[11]~input_o ))

	.dataa(gnd),
	.datab(\WideNor0~9_combout ),
	.datac(\DIN[11]~input_o ),
	.datad(\Selector4~0_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hFF30;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneiv_lcell_comb \reg_6|Q[11]~feeder (
// Equation(s):
// \reg_6|Q[11]~feeder_combout  = \Selector4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \reg_6|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[11] .is_wysiwyg = "true";
defparam \reg_6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \reg_2|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[11] .is_wysiwyg = "true";
defparam \reg_2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneiv_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\reg_6|Q [11] & ((\Equal6~1_combout ) # ((\reg_2|Q [11] & \Equal2~1_combout )))) # (!\reg_6|Q [11] & (((\reg_2|Q [11] & \Equal2~1_combout ))))

	.dataa(\reg_6|Q [11]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [11]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'hF888;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \reg_0|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[11] .is_wysiwyg = "true";
defparam \reg_0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneiv_lcell_comb \Mux40~5 (
// Equation(s):
// \Mux40~5_combout  = (\Tstep|Count [0] & (!\Tstep|Count [1] & ((\In_reg|Q [7]) # (\In_reg|Q [8]))))

	.dataa(\Tstep|Count [0]),
	.datab(\Tstep|Count [1]),
	.datac(\In_reg|Q [7]),
	.datad(\In_reg|Q [8]),
	.cin(gnd),
	.combout(\Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~5 .lut_mask = 16'h2220;
defparam \Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N15
dffeas \reg_A|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[11] .is_wysiwyg = "true";
defparam \reg_A|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneiv_lcell_comb \reg_7|Q[10]~feeder (
// Equation(s):
// \reg_7|Q[10]~feeder_combout  = \Selector5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector5~6_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N1
dffeas \reg_7|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[10] .is_wysiwyg = "true";
defparam \reg_7|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N1
dffeas \reg_5|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[10] .is_wysiwyg = "true";
defparam \reg_5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneiv_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [10]) # ((\reg_7|Q [10] & \Equal7~1_combout )))) # (!\Equal5~0_combout  & (\reg_7|Q [10] & ((\Equal7~1_combout ))))

	.dataa(\Equal5~0_combout ),
	.datab(\reg_7|Q [10]),
	.datac(\reg_5|Q [10]),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hECA0;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneiv_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\Selector5~0_combout ) # ((!\WideNor0~9_combout  & \DIN[10]~input_o ))

	.dataa(gnd),
	.datab(\WideNor0~9_combout ),
	.datac(\DIN[10]~input_o ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hFF30;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneiv_lcell_comb \reg_3|Q[10]~feeder (
// Equation(s):
// \reg_3|Q[10]~feeder_combout  = \Selector5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector5~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N29
dffeas \reg_3|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[10] .is_wysiwyg = "true";
defparam \reg_3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N19
dffeas \reg_1|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[10] .is_wysiwyg = "true";
defparam \reg_1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cycloneiv_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [10]) # ((\reg_3|Q [10] & \Equal3~1_combout )))) # (!\Equal1~0_combout  & (\reg_3|Q [10] & ((\Equal3~1_combout ))))

	.dataa(\Equal1~0_combout ),
	.datab(\reg_3|Q [10]),
	.datac(\reg_1|Q [10]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hECA0;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneiv_lcell_comb \reg_6|Q[10]~feeder (
// Equation(s):
// \reg_6|Q[10]~feeder_combout  = \Selector5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector5~6_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \reg_6|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[10] .is_wysiwyg = "true";
defparam \reg_6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \reg_2|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[10] .is_wysiwyg = "true";
defparam \reg_2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneiv_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (\reg_6|Q [10] & ((\Equal6~1_combout ) # ((\reg_2|Q [10] & \Equal2~1_combout )))) # (!\reg_6|Q [10] & (((\reg_2|Q [10] & \Equal2~1_combout ))))

	.dataa(\reg_6|Q [10]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [10]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'hF888;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N31
dffeas \reg_0|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[10] .is_wysiwyg = "true";
defparam \reg_0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneiv_lcell_comb \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector5~1_combout ) # ((\Selector5~2_combout ) # (\Selector5~5_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\Selector5~2_combout ),
	.datad(\Selector5~5_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0 .lut_mask = 16'h3336;
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneiv_lcell_comb \reg_7|Q[9]~feeder (
// Equation(s):
// \reg_7|Q[9]~feeder_combout  = \Selector6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector6~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \reg_7|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[9] .is_wysiwyg = "true";
defparam \reg_7|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \reg_5|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[9] .is_wysiwyg = "true";
defparam \reg_5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneiv_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\reg_7|Q [9] & ((\Equal7~1_combout ) # ((\reg_5|Q [9] & \Equal5~0_combout )))) # (!\reg_7|Q [9] & (((\reg_5|Q [9] & \Equal5~0_combout ))))

	.dataa(\reg_7|Q [9]),
	.datab(\Equal7~1_combout ),
	.datac(\reg_5|Q [9]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hF888;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneiv_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\Selector6~0_combout ) # ((!\WideNor0~9_combout  & \DIN[9]~input_o ))

	.dataa(gnd),
	.datab(\WideNor0~9_combout ),
	.datac(\DIN[9]~input_o ),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hFF30;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneiv_lcell_comb \reg_6|Q[9]~feeder (
// Equation(s):
// \reg_6|Q[9]~feeder_combout  = \Selector6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector6~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \reg_6|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[9] .is_wysiwyg = "true";
defparam \reg_6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \reg_2|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[9] .is_wysiwyg = "true";
defparam \reg_2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneiv_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (\reg_6|Q [9] & ((\Equal6~1_combout ) # ((\reg_2|Q [9] & \Equal2~1_combout )))) # (!\reg_6|Q [9] & (((\reg_2|Q [9] & \Equal2~1_combout ))))

	.dataa(\reg_6|Q [9]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [9]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'hF888;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N23
dffeas \reg_0|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[9] .is_wysiwyg = "true";
defparam \reg_0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cycloneiv_lcell_comb \reg_3|Q[8]~feeder (
// Equation(s):
// \reg_3|Q[8]~feeder_combout  = \Selector7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector7~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N5
dffeas \reg_3|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[8] .is_wysiwyg = "true";
defparam \reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N27
dffeas \reg_1|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[8] .is_wysiwyg = "true";
defparam \reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneiv_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [8]) # ((\reg_3|Q [8] & \Equal3~1_combout )))) # (!\Equal1~0_combout  & (\reg_3|Q [8] & ((\Equal3~1_combout ))))

	.dataa(\Equal1~0_combout ),
	.datab(\reg_3|Q [8]),
	.datac(\reg_1|Q [8]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'hECA0;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneiv_lcell_comb \reg_6|Q[8]~feeder (
// Equation(s):
// \reg_6|Q[8]~feeder_combout  = \Selector7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector7~6_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \reg_6|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[8] .is_wysiwyg = "true";
defparam \reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \reg_2|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[8] .is_wysiwyg = "true";
defparam \reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneiv_lcell_comb \Selector7~3 (
// Equation(s):
// \Selector7~3_combout  = (\reg_6|Q [8] & ((\Equal6~1_combout ) # ((\reg_2|Q [8] & \Equal2~1_combout )))) # (!\reg_6|Q [8] & (((\reg_2|Q [8] & \Equal2~1_combout ))))

	.dataa(\reg_6|Q [8]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [8]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~3 .lut_mask = 16'hF888;
defparam \Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N7
dffeas \reg_0|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[8] .is_wysiwyg = "true";
defparam \reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneiv_lcell_comb \reg_7|Q[8]~feeder (
// Equation(s):
// \reg_7|Q[8]~feeder_combout  = \Selector7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector7~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \reg_7|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[8] .is_wysiwyg = "true";
defparam \reg_7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \reg_5|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[8] .is_wysiwyg = "true";
defparam \reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneiv_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\reg_7|Q [8] & ((\Equal7~1_combout ) # ((\Equal5~0_combout  & \reg_5|Q [8])))) # (!\reg_7|Q [8] & (\Equal5~0_combout  & (\reg_5|Q [8])))

	.dataa(\reg_7|Q [8]),
	.datab(\Equal5~0_combout ),
	.datac(\reg_5|Q [8]),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hEAC0;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneiv_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector7~0_combout ) # ((\DIN[8]~input_o  & !\WideNor0~9_combout ))

	.dataa(\DIN[8]~input_o ),
	.datab(\WideNor0~9_combout ),
	.datac(gnd),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hFF22;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneiv_lcell_comb \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector7~5_combout ) # ((\Selector7~2_combout ) # (\Selector7~1_combout ))))

	.dataa(\Selector7~5_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\Selector7~2_combout ),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0 .lut_mask = 16'h3336;
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneiv_lcell_comb \reg_7|Q[7]~feeder (
// Equation(s):
// \reg_7|Q[7]~feeder_combout  = \Selector8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector8~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N9
dffeas \reg_7|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[7] .is_wysiwyg = "true";
defparam \reg_7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N11
dffeas \reg_5|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[7] .is_wysiwyg = "true";
defparam \reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneiv_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\Equal7~1_combout  & ((\reg_7|Q [7]) # ((\reg_5|Q [7] & \Equal5~0_combout )))) # (!\Equal7~1_combout  & (((\reg_5|Q [7] & \Equal5~0_combout ))))

	.dataa(\Equal7~1_combout ),
	.datab(\reg_7|Q [7]),
	.datac(\reg_5|Q [7]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hF888;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneiv_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\Selector8~0_combout ) # ((\DIN[7]~input_o  & !\WideNor0~9_combout ))

	.dataa(gnd),
	.datab(\DIN[7]~input_o ),
	.datac(\WideNor0~9_combout ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hFF0C;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneiv_lcell_comb \reg_3|Q[7]~feeder (
// Equation(s):
// \reg_3|Q[7]~feeder_combout  = \Selector8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector8~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N9
dffeas \reg_3|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[7] .is_wysiwyg = "true";
defparam \reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N15
dffeas \reg_1|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[7] .is_wysiwyg = "true";
defparam \reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cycloneiv_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [7]) # ((\reg_3|Q [7] & \Equal3~1_combout )))) # (!\Equal1~0_combout  & (\reg_3|Q [7] & ((\Equal3~1_combout ))))

	.dataa(\Equal1~0_combout ),
	.datab(\reg_3|Q [7]),
	.datac(\reg_1|Q [7]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'hECA0;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneiv_lcell_comb \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector8~1_combout ) # ((\Selector8~2_combout ) # (\Selector8~5_combout ))))

	.dataa(\ALU_Unit|Equal0~0_combout ),
	.datab(\Selector8~1_combout ),
	.datac(\Selector8~2_combout ),
	.datad(\Selector8~5_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0 .lut_mask = 16'h5556;
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneiv_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneiv_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\DIN[6]~input_o  & !\WideNor0~9_combout )

	.dataa(gnd),
	.datab(\DIN[6]~input_o ),
	.datac(gnd),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h00CC;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cycloneiv_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!\Mux46~4_combout  & (\Mux43~1_combout  & (!\Mux45~3_combout  & !\Mux44~1_combout )))

	.dataa(\Mux46~4_combout ),
	.datab(\Mux43~1_combout ),
	.datac(\Mux45~3_combout ),
	.datad(\Mux44~1_combout ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0004;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneiv_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (!\Mux47~0_combout  & (\Equal4~0_combout  & \Equal0~2_combout ))

	.dataa(\Mux47~0_combout ),
	.datab(gnd),
	.datac(\Equal4~0_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'h5000;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N19
dffeas \reg_A|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector9~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[6] .is_wysiwyg = "true";
defparam \reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cycloneiv_lcell_comb \reg_3|Q[5]~feeder (
// Equation(s):
// \reg_3|Q[5]~feeder_combout  = \Selector10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector10~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N5
dffeas \reg_3|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[5] .is_wysiwyg = "true";
defparam \reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N19
dffeas \reg_1|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[5] .is_wysiwyg = "true";
defparam \reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneiv_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = (\Equal3~1_combout  & ((\reg_3|Q [5]) # ((\reg_1|Q [5] & \Equal1~0_combout )))) # (!\Equal3~1_combout  & (((\reg_1|Q [5] & \Equal1~0_combout ))))

	.dataa(\Equal3~1_combout ),
	.datab(\reg_3|Q [5]),
	.datac(\reg_1|Q [5]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~2 .lut_mask = 16'hF888;
defparam \Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y14_N8
cycloneiv_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneiv_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\DIN[5]~input_o  & !\WideNor0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DIN[5]~input_o ),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h00F0;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneiv_lcell_comb \reg_7|Q[5]~feeder (
// Equation(s):
// \reg_7|Q[5]~feeder_combout  = \Selector10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector10~6_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \reg_7|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[5] .is_wysiwyg = "true";
defparam \reg_7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N15
dffeas \reg_5|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[5] .is_wysiwyg = "true";
defparam \reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneiv_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\reg_7|Q [5] & ((\Equal7~1_combout ) # ((\reg_5|Q [5] & \Equal5~0_combout )))) # (!\reg_7|Q [5] & (((\reg_5|Q [5] & \Equal5~0_combout ))))

	.dataa(\reg_7|Q [5]),
	.datab(\Equal7~1_combout ),
	.datac(\reg_5|Q [5]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'hF888;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneiv_lcell_comb \reg_6|Q[5]~feeder (
// Equation(s):
// \reg_6|Q[5]~feeder_combout  = \Selector10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector10~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \reg_6|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[5] .is_wysiwyg = "true";
defparam \reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N1
dffeas \reg_2|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[5] .is_wysiwyg = "true";
defparam \reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneiv_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = (\reg_6|Q [5] & ((\Equal6~1_combout ) # ((\reg_2|Q [5] & \Equal2~1_combout )))) # (!\reg_6|Q [5] & (((\reg_2|Q [5] & \Equal2~1_combout ))))

	.dataa(\reg_6|Q [5]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [5]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~3 .lut_mask = 16'hF888;
defparam \Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \reg_0|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[5] .is_wysiwyg = "true";
defparam \reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneiv_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|operation[1]~2_combout ) # (\ALU_Unit|Equal0~0_combout  $ (\Selector10~6_combout  $ (\ALU_Unit|operation[0]~3_combout )))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\Selector10~6_combout ),
	.datad(\ALU_Unit|operation[0]~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'hEBBE;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneiv_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (\Selector10~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_Unit|Equal0~0_combout ),
	.datad(\Selector10~6_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0 .lut_mask = 16'h0FF0;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cycloneiv_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cycloneiv_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\DIN[4]~input_o  & !\WideNor0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DIN[4]~input_o ),
	.datad(\WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h00F0;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N12
cycloneiv_lcell_comb \reg_3|Q[4]~feeder (
// Equation(s):
// \reg_3|Q[4]~feeder_combout  = \Selector11~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector11~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N13
dffeas \reg_3|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[4] .is_wysiwyg = "true";
defparam \reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N27
dffeas \reg_1|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[4] .is_wysiwyg = "true";
defparam \reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneiv_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (\Equal3~1_combout  & ((\reg_3|Q [4]) # ((\reg_1|Q [4] & \Equal1~0_combout )))) # (!\Equal3~1_combout  & (((\reg_1|Q [4] & \Equal1~0_combout ))))

	.dataa(\Equal3~1_combout ),
	.datab(\reg_3|Q [4]),
	.datac(\reg_1|Q [4]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'hF888;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneiv_lcell_comb \reg_7|Q[4]~feeder (
// Equation(s):
// \reg_7|Q[4]~feeder_combout  = \Selector11~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector11~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \reg_7|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[4] .is_wysiwyg = "true";
defparam \reg_7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \reg_5|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[4] .is_wysiwyg = "true";
defparam \reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneiv_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\reg_7|Q [4] & ((\Equal7~1_combout ) # ((\reg_5|Q [4] & \Equal5~0_combout )))) # (!\reg_7|Q [4] & (((\reg_5|Q [4] & \Equal5~0_combout ))))

	.dataa(\reg_7|Q [4]),
	.datab(\Equal7~1_combout ),
	.datac(\reg_5|Q [4]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hF888;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneiv_lcell_comb \reg_6|Q[4]~feeder (
// Equation(s):
// \reg_6|Q[4]~feeder_combout  = \Selector11~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector11~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \reg_6|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[4] .is_wysiwyg = "true";
defparam \reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N31
dffeas \reg_2|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[4] .is_wysiwyg = "true";
defparam \reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
cycloneiv_lcell_comb \Selector11~3 (
// Equation(s):
// \Selector11~3_combout  = (\reg_6|Q [4] & ((\Equal6~1_combout ) # ((\Equal2~1_combout  & \reg_2|Q [4])))) # (!\reg_6|Q [4] & (\Equal2~1_combout  & (\reg_2|Q [4])))

	.dataa(\reg_6|Q [4]),
	.datab(\Equal2~1_combout ),
	.datac(\reg_2|Q [4]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~3 .lut_mask = 16'hEAC0;
defparam \Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \reg_0|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[4] .is_wysiwyg = "true";
defparam \reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y31_N1
cycloneiv_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneiv_lcell_comb \reg_7|Q[3]~feeder (
// Equation(s):
// \reg_7|Q[3]~feeder_combout  = \Selector12~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector12~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \reg_7|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[3] .is_wysiwyg = "true";
defparam \reg_7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \reg_5|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[3] .is_wysiwyg = "true";
defparam \reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneiv_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\reg_7|Q [3] & ((\Equal7~1_combout ) # ((\reg_5|Q [3] & \Equal5~0_combout )))) # (!\reg_7|Q [3] & (((\reg_5|Q [3] & \Equal5~0_combout ))))

	.dataa(\reg_7|Q [3]),
	.datab(\Equal7~1_combout ),
	.datac(\reg_5|Q [3]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hF888;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cycloneiv_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (\Selector12~0_combout ) # ((!\WideNor0~9_combout  & \DIN[3]~input_o ))

	.dataa(gnd),
	.datab(\WideNor0~9_combout ),
	.datac(\DIN[3]~input_o ),
	.datad(\Selector12~0_combout ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'hFF30;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneiv_lcell_comb \reg_3|Q[3]~feeder (
// Equation(s):
// \reg_3|Q[3]~feeder_combout  = \Selector12~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector12~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N15
dffeas \reg_3|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[3] .is_wysiwyg = "true";
defparam \reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \reg_1|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[3] .is_wysiwyg = "true";
defparam \reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneiv_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\Equal3~1_combout  & ((\reg_3|Q [3]) # ((\reg_1|Q [3] & \Equal1~0_combout )))) # (!\Equal3~1_combout  & (((\reg_1|Q [3] & \Equal1~0_combout ))))

	.dataa(\Equal3~1_combout ),
	.datab(\reg_3|Q [3]),
	.datac(\reg_1|Q [3]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'hF888;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N5
dffeas \reg_6|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[3] .is_wysiwyg = "true";
defparam \reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N27
dffeas \reg_2|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[3] .is_wysiwyg = "true";
defparam \reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cycloneiv_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (\reg_6|Q [3] & ((\Equal6~1_combout ) # ((\Equal2~1_combout  & \reg_2|Q [3])))) # (!\reg_6|Q [3] & (\Equal2~1_combout  & (\reg_2|Q [3])))

	.dataa(\reg_6|Q [3]),
	.datab(\Equal2~1_combout ),
	.datac(\reg_2|Q [3]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'hEAC0;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N5
dffeas \reg_0|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[3] .is_wysiwyg = "true";
defparam \reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneiv_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector12~2_combout ) # ((\Selector12~5_combout ) # (\Selector12~1_combout ))))

	.dataa(\Selector12~2_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\Selector12~5_combout ),
	.datad(\Selector12~1_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0 .lut_mask = 16'h3336;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y12_N1
cycloneiv_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneiv_lcell_comb \reg_7|Q[2]~feeder (
// Equation(s):
// \reg_7|Q[2]~feeder_combout  = \Selector13~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector13~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \reg_7|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[2] .is_wysiwyg = "true";
defparam \reg_7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \reg_5|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[2] .is_wysiwyg = "true";
defparam \reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneiv_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\reg_7|Q [2] & ((\Equal7~1_combout ) # ((\reg_5|Q [2] & \Equal5~0_combout )))) # (!\reg_7|Q [2] & (((\reg_5|Q [2] & \Equal5~0_combout ))))

	.dataa(\reg_7|Q [2]),
	.datab(\Equal7~1_combout ),
	.datac(\reg_5|Q [2]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hF888;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cycloneiv_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (\Selector13~0_combout ) # ((\DIN[2]~input_o  & !\WideNor0~9_combout ))

	.dataa(\DIN[2]~input_o ),
	.datab(gnd),
	.datac(\WideNor0~9_combout ),
	.datad(\Selector13~0_combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'hFF0A;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cycloneiv_lcell_comb \reg_3|Q[2]~feeder (
// Equation(s):
// \reg_3|Q[2]~feeder_combout  = \Selector13~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector13~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N23
dffeas \reg_3|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[2] .is_wysiwyg = "true";
defparam \reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N29
dffeas \reg_1|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[2] .is_wysiwyg = "true";
defparam \reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneiv_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\Equal3~1_combout  & ((\reg_3|Q [2]) # ((\reg_1|Q [2] & \Equal1~0_combout )))) # (!\Equal3~1_combout  & (((\reg_1|Q [2] & \Equal1~0_combout ))))

	.dataa(\Equal3~1_combout ),
	.datab(\reg_3|Q [2]),
	.datac(\reg_1|Q [2]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'hF888;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneiv_lcell_comb \reg_6|Q[2]~feeder (
// Equation(s):
// \reg_6|Q[2]~feeder_combout  = \Selector13~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector13~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \reg_6|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[2] .is_wysiwyg = "true";
defparam \reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N13
dffeas \reg_2|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[2] .is_wysiwyg = "true";
defparam \reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cycloneiv_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = (\reg_6|Q [2] & ((\Equal6~1_combout ) # ((\Equal2~1_combout  & \reg_2|Q [2])))) # (!\reg_6|Q [2] & (\Equal2~1_combout  & (\reg_2|Q [2])))

	.dataa(\reg_6|Q [2]),
	.datab(\Equal2~1_combout ),
	.datac(\reg_2|Q [2]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~3 .lut_mask = 16'hEAC0;
defparam \Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N7
dffeas \reg_0|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[2] .is_wysiwyg = "true";
defparam \reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y31_N1
cycloneiv_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneiv_lcell_comb \reg_7|Q[1]~feeder (
// Equation(s):
// \reg_7|Q[1]~feeder_combout  = \Selector14~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector14~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N3
dffeas \reg_7|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[1] .is_wysiwyg = "true";
defparam \reg_7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \reg_5|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[1] .is_wysiwyg = "true";
defparam \reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneiv_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\Equal5~0_combout  & ((\reg_5|Q [1]) # ((\reg_7|Q [1] & \Equal7~1_combout )))) # (!\Equal5~0_combout  & (\reg_7|Q [1] & ((\Equal7~1_combout ))))

	.dataa(\Equal5~0_combout ),
	.datab(\reg_7|Q [1]),
	.datac(\reg_5|Q [1]),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hECA0;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneiv_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (\Selector14~0_combout ) # ((\DIN[1]~input_o  & !\WideNor0~9_combout ))

	.dataa(\DIN[1]~input_o ),
	.datab(gnd),
	.datac(\WideNor0~9_combout ),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'hFF0A;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneiv_lcell_comb \reg_6|Q[1]~feeder (
// Equation(s):
// \reg_6|Q[1]~feeder_combout  = \Selector14~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector14~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N29
dffeas \reg_6|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[1] .is_wysiwyg = "true";
defparam \reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N11
dffeas \reg_2|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[1] .is_wysiwyg = "true";
defparam \reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneiv_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = (\reg_6|Q [1] & ((\Equal6~1_combout ) # ((\Equal2~1_combout  & \reg_2|Q [1])))) # (!\reg_6|Q [1] & (\Equal2~1_combout  & (\reg_2|Q [1])))

	.dataa(\reg_6|Q [1]),
	.datab(\Equal2~1_combout ),
	.datac(\reg_2|Q [1]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~3 .lut_mask = 16'hEAC0;
defparam \Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N9
dffeas \reg_0|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[1] .is_wysiwyg = "true";
defparam \reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N23
dffeas \reg_A|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[1] .is_wysiwyg = "true";
defparam \reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneiv_lcell_comb \ALU_Unit|Equal0~1 (
// Equation(s):
// \ALU_Unit|Equal0~1_combout  = (!\In_reg|Q [8] & (\Mux50~0_combout  & (\In_reg|Q [7] & \In_reg|Q [6])))

	.dataa(\In_reg|Q [8]),
	.datab(\Mux50~0_combout ),
	.datac(\In_reg|Q [7]),
	.datad(\In_reg|Q [6]),
	.cin(gnd),
	.combout(\ALU_Unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Equal0~1 .lut_mask = 16'h4000;
defparam \ALU_Unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneiv_lcell_comb \reg_7|Q[0]~feeder (
// Equation(s):
// \reg_7|Q[0]~feeder_combout  = \Selector15~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector15~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \reg_7|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[0] .is_wysiwyg = "true";
defparam \reg_7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N19
dffeas \reg_5|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[0] .is_wysiwyg = "true";
defparam \reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneiv_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\reg_7|Q [0] & ((\Equal7~1_combout ) # ((\reg_5|Q [0] & \Equal5~0_combout )))) # (!\reg_7|Q [0] & (((\reg_5|Q [0] & \Equal5~0_combout ))))

	.dataa(\reg_7|Q [0]),
	.datab(\Equal7~1_combout ),
	.datac(\reg_5|Q [0]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hF888;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y31_N8
cycloneiv_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cycloneiv_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Selector15~0_combout ) # ((!\WideNor0~9_combout  & \DIN[0]~input_o ))

	.dataa(\WideNor0~9_combout ),
	.datab(\Selector15~0_combout ),
	.datac(gnd),
	.datad(\DIN[0]~input_o ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hDDCC;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneiv_lcell_comb \reg_3|Q[0]~feeder (
// Equation(s):
// \reg_3|Q[0]~feeder_combout  = \Selector15~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector15~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N7
dffeas \reg_3|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[0] .is_wysiwyg = "true";
defparam \reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N21
dffeas \reg_1|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[0] .is_wysiwyg = "true";
defparam \reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneiv_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (\Equal3~1_combout  & ((\reg_3|Q [0]) # ((\reg_1|Q [0] & \Equal1~0_combout )))) # (!\Equal3~1_combout  & (((\reg_1|Q [0] & \Equal1~0_combout ))))

	.dataa(\Equal3~1_combout ),
	.datab(\reg_3|Q [0]),
	.datac(\reg_1|Q [0]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'hF888;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneiv_lcell_comb \reg_6|Q[0]~feeder (
// Equation(s):
// \reg_6|Q[0]~feeder_combout  = \Selector15~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector15~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \reg_6|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[0] .is_wysiwyg = "true";
defparam \reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N23
dffeas \reg_2|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[0] .is_wysiwyg = "true";
defparam \reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cycloneiv_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = (\reg_6|Q [0] & ((\Equal6~1_combout ) # ((\Equal2~1_combout  & \reg_2|Q [0])))) # (!\reg_6|Q [0] & (\Equal2~1_combout  & (\reg_2|Q [0])))

	.dataa(\reg_6|Q [0]),
	.datab(\Equal2~1_combout ),
	.datac(\reg_2|Q [0]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~3 .lut_mask = 16'hEAC0;
defparam \Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N29
dffeas \reg_0|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[0] .is_wysiwyg = "true";
defparam \reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneiv_lcell_comb \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0_combout  = (\ALU_Unit|operation[0]~3_combout  & (((!\Selector15~6_combout ) # (!\ALU_Unit|operation[1]~2_combout )))) # (!\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|Equal0~0_combout  $ 
// (\ALU_Unit|operation[1]~2_combout  $ (\Selector15~6_combout ))))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\Selector15~6_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'h4BBE;
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneiv_lcell_comb \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1_combout  = (\ALU_Unit|operation[0]~3_combout  & (\Selector15~6_combout  $ (((\ALU_Unit|Equal0~0_combout  & !\ALU_Unit|operation[1]~2_combout ))))) # (!\ALU_Unit|operation[0]~3_combout  & 
// (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|Equal0~0_combout  $ (\Selector15~6_combout ))))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\Selector15~6_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hB248;
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneiv_lcell_comb \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout  & ((\ALU_Unit|Ainvert~0_combout ) # ((\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0_combout )))) # 
// (!\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout  & (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1_combout ))))

	.dataa(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout ),
	.datab(\ALU_Unit|Ainvert~0_combout ),
	.datac(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datad(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hB9A8;
defparam \ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \reg_G|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[0] .is_wysiwyg = "true";
defparam \reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneiv_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = (\In_reg|Q [5] & (!\In_reg|Q [4] & (\Mux31~0_combout  & !\In_reg|Q [3])))

	.dataa(\In_reg|Q [5]),
	.datab(\In_reg|Q [4]),
	.datac(\Mux31~0_combout ),
	.datad(\In_reg|Q [3]),
	.cin(gnd),
	.combout(\Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~3 .lut_mask = 16'h0020;
defparam \Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \reg_4|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[0] .is_wysiwyg = "true";
defparam \reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneiv_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = (\reg_G|Q [0] & ((\Equal8~2_combout ) # ((\reg_4|Q [0] & \Equal4~1_combout )))) # (!\reg_G|Q [0] & (((\reg_4|Q [0] & \Equal4~1_combout ))))

	.dataa(\reg_G|Q [0]),
	.datab(\Equal8~2_combout ),
	.datac(\reg_4|Q [0]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~4 .lut_mask = 16'hF888;
defparam \Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
cycloneiv_lcell_comb \Selector15~5 (
// Equation(s):
// \Selector15~5_combout  = (\Selector15~3_combout ) # ((\Selector15~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [0])))

	.dataa(\Selector15~3_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [0]),
	.datad(\Selector15~4_combout ),
	.cin(gnd),
	.combout(\Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~5 .lut_mask = 16'hFFEA;
defparam \Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneiv_lcell_comb \Selector15~6 (
// Equation(s):
// \Selector15~6_combout  = (\Selector15~1_combout ) # ((\Selector15~2_combout ) # (\Selector15~5_combout ))

	.dataa(gnd),
	.datab(\Selector15~1_combout ),
	.datac(\Selector15~2_combout ),
	.datad(\Selector15~5_combout ),
	.cin(gnd),
	.combout(\Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~6 .lut_mask = 16'hFFFC;
defparam \Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N13
dffeas \reg_A|Q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector15~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[0] .is_wysiwyg = "true";
defparam \reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneiv_lcell_comb \ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout  = \ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\reg_A|Q [0]),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0 .lut_mask = 16'h0FF0;
defparam \ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneiv_lcell_comb \ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|Equal0~1_combout  & (\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout  & (\ALU_Unit|Equal0~0_combout  $ (\Selector15~6_combout )))) # (!\ALU_Unit|Equal0~1_combout  & 
// ((\Selector15~6_combout  & ((\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout ))) # (!\Selector15~6_combout  & (\ALU_Unit|Equal0~0_combout ))))

	.dataa(\ALU_Unit|Equal0~1_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|sum~0_combout ),
	.datad(\Selector15~6_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'h70C4;
defparam \ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneiv_lcell_comb \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(gnd),
	.datac(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\ALU_Unit|operation[0]~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hF500;
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneiv_lcell_comb \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\reg_A|Q [1] $ (\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout  $ (\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\reg_A|Q [1] & ((\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout ) # (\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout ))) # (!\reg_A|Q [1] & (\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout  & \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout 
// ))))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\reg_A|Q [1]),
	.datac(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datad(\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'hD668;
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneiv_lcell_comb \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [1])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\reg_A|Q [1]),
	.datac(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h33F0;
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N7
dffeas \reg_G|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:1:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[1] .is_wysiwyg = "true";
defparam \reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N13
dffeas \reg_4|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[1] .is_wysiwyg = "true";
defparam \reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneiv_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = (\reg_G|Q [1] & ((\Equal8~2_combout ) # ((\reg_4|Q [1] & \Equal4~1_combout )))) # (!\reg_G|Q [1] & (((\reg_4|Q [1] & \Equal4~1_combout ))))

	.dataa(\reg_G|Q [1]),
	.datab(\Equal8~2_combout ),
	.datac(\reg_4|Q [1]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~4 .lut_mask = 16'hF888;
defparam \Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneiv_lcell_comb \Selector14~5 (
// Equation(s):
// \Selector14~5_combout  = (\Selector14~3_combout ) # ((\Selector14~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [1])))

	.dataa(\Selector14~3_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [1]),
	.datad(\Selector14~4_combout ),
	.cin(gnd),
	.combout(\Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~5 .lut_mask = 16'hFFEA;
defparam \Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneiv_lcell_comb \Selector14~6 (
// Equation(s):
// \Selector14~6_combout  = (\Selector14~1_combout ) # ((\Selector14~2_combout ) # (\Selector14~5_combout ))

	.dataa(\Selector14~1_combout ),
	.datab(gnd),
	.datac(\Selector14~2_combout ),
	.datad(\Selector14~5_combout ),
	.cin(gnd),
	.combout(\Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~6 .lut_mask = 16'hFFFA;
defparam \Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cycloneiv_lcell_comb \reg_3|Q[1]~feeder (
// Equation(s):
// \reg_3|Q[1]~feeder_combout  = \Selector14~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector14~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N3
dffeas \reg_3|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[1] .is_wysiwyg = "true";
defparam \reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N1
dffeas \reg_1|Q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[1] .is_wysiwyg = "true";
defparam \reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cycloneiv_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = (\Equal3~1_combout  & ((\reg_3|Q [1]) # ((\reg_1|Q [1] & \Equal1~0_combout )))) # (!\Equal3~1_combout  & (((\reg_1|Q [1] & \Equal1~0_combout ))))

	.dataa(\Equal3~1_combout ),
	.datab(\reg_3|Q [1]),
	.datac(\reg_1|Q [1]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~2 .lut_mask = 16'hF888;
defparam \Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneiv_lcell_comb \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector14~2_combout ) # ((\Selector14~1_combout ) # (\Selector14~5_combout ))))

	.dataa(\ALU_Unit|Equal0~0_combout ),
	.datab(\Selector14~2_combout ),
	.datac(\Selector14~1_combout ),
	.datad(\Selector14~5_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0 .lut_mask = 16'h5556;
defparam \ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneiv_lcell_comb \ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [1])))) # 
// (!\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [1]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\ALU_Unit|ALULoop:1:alu_1_bit|mux2|f~0_combout ),
	.datac(\reg_A|Q [1]),
	.datad(\ALU_Unit|ALULoop:0:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hDE48;
defparam \ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneiv_lcell_comb \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\ALU_Unit|operation[0]~3_combout ),
	.datac(gnd),
	.datad(\ALU_Unit|operation[1]~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h88CC;
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cycloneiv_lcell_comb \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector13~2_combout ) # ((\Selector13~1_combout ) # (\Selector13~5_combout ))))

	.dataa(\ALU_Unit|Equal0~0_combout ),
	.datab(\Selector13~2_combout ),
	.datac(\Selector13~1_combout ),
	.datad(\Selector13~5_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0 .lut_mask = 16'h5556;
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneiv_lcell_comb \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\reg_A|Q [2] $ (\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout  $ (\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\reg_A|Q [2] & ((\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout ) # (\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout ))) # (!\reg_A|Q [2] & (\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout  & \ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout 
// ))))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\reg_A|Q [2]),
	.datac(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datad(\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'hD668;
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneiv_lcell_comb \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [2])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\ALU_Unit|Ainvert~0_combout ),
	.datac(\reg_A|Q [2]),
	.datad(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h3F0C;
defparam \ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N27
dffeas \reg_G|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:2:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[2] .is_wysiwyg = "true";
defparam \reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \reg_4|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[2] .is_wysiwyg = "true";
defparam \reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneiv_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = (\reg_G|Q [2] & ((\Equal8~2_combout ) # ((\reg_4|Q [2] & \Equal4~1_combout )))) # (!\reg_G|Q [2] & (((\reg_4|Q [2] & \Equal4~1_combout ))))

	.dataa(\reg_G|Q [2]),
	.datab(\Equal8~2_combout ),
	.datac(\reg_4|Q [2]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~4 .lut_mask = 16'hF888;
defparam \Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
cycloneiv_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = (\Selector13~3_combout ) # ((\Selector13~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [2])))

	.dataa(\Selector13~3_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [2]),
	.datad(\Selector13~4_combout ),
	.cin(gnd),
	.combout(\Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~5 .lut_mask = 16'hFFEA;
defparam \Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneiv_lcell_comb \Selector13~6 (
// Equation(s):
// \Selector13~6_combout  = (\Selector13~1_combout ) # ((\Selector13~2_combout ) # (\Selector13~5_combout ))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector13~2_combout ),
	.datac(gnd),
	.datad(\Selector13~5_combout ),
	.cin(gnd),
	.combout(\Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~6 .lut_mask = 16'hFFEE;
defparam \Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneiv_lcell_comb \reg_A|Q[2]~feeder (
// Equation(s):
// \reg_A|Q[2]~feeder_combout  = \Selector13~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector13~6_combout ),
	.cin(gnd),
	.combout(\reg_A|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \reg_A|Q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[2] .is_wysiwyg = "true";
defparam \reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cycloneiv_lcell_comb \ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [2])))) # 
// (!\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [2]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [2]),
	.datac(\ALU_Unit|ALULoop:2:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneiv_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\ALU_Unit|operation[0]~3_combout ),
	.datac(gnd),
	.datad(\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hCC44;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneiv_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\reg_A|Q [3] $ (\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout  $ (\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\reg_A|Q [3] & ((\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout ) # (\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ))) # (!\reg_A|Q [3] & (\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout  & \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout 
// ))))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\reg_A|Q [3]),
	.datac(\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'hD668;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneiv_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [3])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\reg_A|Q [3]),
	.datac(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h33F0;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \reg_G|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:3:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[3] .is_wysiwyg = "true";
defparam \reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N5
dffeas \reg_4|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[3] .is_wysiwyg = "true";
defparam \reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneiv_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = (\reg_G|Q [3] & ((\Equal8~2_combout ) # ((\reg_4|Q [3] & \Equal4~1_combout )))) # (!\reg_G|Q [3] & (((\reg_4|Q [3] & \Equal4~1_combout ))))

	.dataa(\reg_G|Q [3]),
	.datab(\Equal8~2_combout ),
	.datac(\reg_4|Q [3]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~4 .lut_mask = 16'hF888;
defparam \Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cycloneiv_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = (\Selector12~3_combout ) # ((\Selector12~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [3])))

	.dataa(\Selector12~3_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [3]),
	.datad(\Selector12~4_combout ),
	.cin(gnd),
	.combout(\Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~5 .lut_mask = 16'hFFEA;
defparam \Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneiv_lcell_comb \Selector12~6 (
// Equation(s):
// \Selector12~6_combout  = (\Selector12~1_combout ) # ((\Selector12~2_combout ) # (\Selector12~5_combout ))

	.dataa(\Selector12~1_combout ),
	.datab(\Selector12~2_combout ),
	.datac(gnd),
	.datad(\Selector12~5_combout ),
	.cin(gnd),
	.combout(\Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~6 .lut_mask = 16'hFFEE;
defparam \Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N17
dffeas \reg_A|Q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[3] .is_wysiwyg = "true";
defparam \reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneiv_lcell_comb \ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ) # (\reg_A|Q [3] $ (\ALU_Unit|Ainvert~0_combout )))) # 
// (!\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout  & (\reg_A|Q [3] $ (\ALU_Unit|Ainvert~0_combout ))))

	.dataa(\reg_A|Q [3]),
	.datab(\ALU_Unit|Ainvert~0_combout ),
	.datac(\ALU_Unit|ALULoop:3:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneiv_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout  = (\ALU_Unit|operation[1]~2_combout  & (((\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|Equal0~0_combout  $ ((\Selector11~6_combout 
// ))))

	.dataa(\ALU_Unit|Equal0~0_combout ),
	.datab(\Selector11~6_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hF606;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneiv_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (\Selector11~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_Unit|Equal0~0_combout ),
	.datad(\Selector11~6_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0 .lut_mask = 16'h0FF0;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneiv_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout  $ (((\ALU_Unit|operation[1]~2_combout  & \ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ))))) # 
// (!\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datad(\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h6CA0;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneiv_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout  $ (!\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout )) # (!\ALU_Unit|operation[1]~2_combout ))) # 
// (!\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|operation[1]~2_combout  $ (((\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout )))))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datad(\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hB36E;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneiv_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [4])) # (!\ALU_Unit|Ainvert~0_combout  & ((\reg_A|Q [4] & ((\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ))) # (!\reg_A|Q [4] & 
// (\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [4]),
	.datac(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datad(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h7632;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N9
dffeas \reg_G|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:4:alu_1_bit|mux5to1|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[4] .is_wysiwyg = "true";
defparam \reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N3
dffeas \reg_4|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[4] .is_wysiwyg = "true";
defparam \reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneiv_lcell_comb \Selector11~4 (
// Equation(s):
// \Selector11~4_combout  = (\reg_G|Q [4] & ((\Equal8~2_combout ) # ((\reg_4|Q [4] & \Equal4~1_combout )))) # (!\reg_G|Q [4] & (((\reg_4|Q [4] & \Equal4~1_combout ))))

	.dataa(\reg_G|Q [4]),
	.datab(\Equal8~2_combout ),
	.datac(\reg_4|Q [4]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~4 .lut_mask = 16'hF888;
defparam \Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneiv_lcell_comb \Selector11~5 (
// Equation(s):
// \Selector11~5_combout  = (\Selector11~3_combout ) # ((\Selector11~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [4])))

	.dataa(\Selector11~3_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [4]),
	.datad(\Selector11~4_combout ),
	.cin(gnd),
	.combout(\Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~5 .lut_mask = 16'hFFEA;
defparam \Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneiv_lcell_comb \Selector11~6 (
// Equation(s):
// \Selector11~6_combout  = (\Selector11~0_combout ) # ((\Selector11~2_combout ) # ((\Selector11~1_combout ) # (\Selector11~5_combout )))

	.dataa(\Selector11~0_combout ),
	.datab(\Selector11~2_combout ),
	.datac(\Selector11~1_combout ),
	.datad(\Selector11~5_combout ),
	.cin(gnd),
	.combout(\Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~6 .lut_mask = 16'hFFFE;
defparam \Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N19
dffeas \reg_A|Q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector11~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[4] .is_wysiwyg = "true";
defparam \reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneiv_lcell_comb \ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [4])))) # 
// (!\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [4]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [4]),
	.datac(\ALU_Unit|ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneiv_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & (((\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout )))) # (!\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|Equal0~0_combout  $ ((\Selector10~6_combout 
// ))))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\Selector10~6_combout ),
	.datad(\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hBE14;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneiv_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout  $ (((\ALU_Unit|operation[1]~2_combout  & \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ))))) # 
// (!\ALU_Unit|operation[0]~3_combout  & (((\ALU_Unit|operation[1]~2_combout  & \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ))))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h7888;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneiv_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [5])) # (!\ALU_Unit|Ainvert~0_combout  & (\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3_combout  $ (((\reg_A|Q [5] & 
// \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4_combout )))))

	.dataa(\reg_A|Q [5]),
	.datab(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~4_combout ),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5 .lut_mask = 16'h5758;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N23
dffeas \reg_G|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:5:alu_1_bit|mux5to1|Mux0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[5] .is_wysiwyg = "true";
defparam \reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N1
dffeas \reg_4|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[5] .is_wysiwyg = "true";
defparam \reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneiv_lcell_comb \Selector10~4 (
// Equation(s):
// \Selector10~4_combout  = (\reg_G|Q [5] & ((\Equal8~2_combout ) # ((\reg_4|Q [5] & \Equal4~1_combout )))) # (!\reg_G|Q [5] & (((\reg_4|Q [5] & \Equal4~1_combout ))))

	.dataa(\reg_G|Q [5]),
	.datab(\Equal8~2_combout ),
	.datac(\reg_4|Q [5]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~4 .lut_mask = 16'hF888;
defparam \Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneiv_lcell_comb \Selector10~5 (
// Equation(s):
// \Selector10~5_combout  = (\Selector10~3_combout ) # ((\Selector10~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [5])))

	.dataa(\Selector10~3_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [5]),
	.datad(\Selector10~4_combout ),
	.cin(gnd),
	.combout(\Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~5 .lut_mask = 16'hFFEA;
defparam \Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneiv_lcell_comb \Selector10~6 (
// Equation(s):
// \Selector10~6_combout  = (\Selector10~2_combout ) # ((\Selector10~0_combout ) # ((\Selector10~1_combout ) # (\Selector10~5_combout )))

	.dataa(\Selector10~2_combout ),
	.datab(\Selector10~0_combout ),
	.datac(\Selector10~1_combout ),
	.datad(\Selector10~5_combout ),
	.cin(gnd),
	.combout(\Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~6 .lut_mask = 16'hFFFE;
defparam \Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneiv_lcell_comb \reg_A|Q[5]~feeder (
// Equation(s):
// \reg_A|Q[5]~feeder_combout  = \Selector10~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector10~6_combout ),
	.cin(gnd),
	.combout(\reg_A|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \reg_A|Q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[5] .is_wysiwyg = "true";
defparam \reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneiv_lcell_comb \ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [5])))) # 
// (!\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [5]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [5]),
	.datac(\ALU_Unit|ALULoop:5:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cycloneiv_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout  = (\ALU_Unit|operation[1]~2_combout  & (((\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|Equal0~0_combout  $ (((\Selector9~6_combout 
// )))))

	.dataa(\ALU_Unit|Equal0~0_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\Selector9~6_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hD1E2;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cycloneiv_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout  $ (!\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout )) # (!\ALU_Unit|operation[1]~2_combout ))) # 
// (!\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|operation[1]~2_combout  $ (((\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout )))))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datad(\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hB36E;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneiv_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout  $ (((\ALU_Unit|operation[1]~2_combout  & \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ))))) # 
// (!\ALU_Unit|operation[0]~3_combout  & (\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datad(\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h6CA0;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cycloneiv_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [6])) # (!\ALU_Unit|Ainvert~0_combout  & ((\reg_A|Q [6] & (\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout )) # (!\reg_A|Q [6] & 
// ((\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout )))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [6]),
	.datac(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datad(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h7362;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N21
dffeas \reg_G|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:6:alu_1_bit|mux5to1|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[6] .is_wysiwyg = "true";
defparam \reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N31
dffeas \reg_4|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[6] .is_wysiwyg = "true";
defparam \reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneiv_lcell_comb \Selector9~4 (
// Equation(s):
// \Selector9~4_combout  = (\Equal8~2_combout  & ((\reg_G|Q [6]) # ((\Equal4~1_combout  & \reg_4|Q [6])))) # (!\Equal8~2_combout  & (\Equal4~1_combout  & ((\reg_4|Q [6]))))

	.dataa(\Equal8~2_combout ),
	.datab(\Equal4~1_combout ),
	.datac(\reg_G|Q [6]),
	.datad(\reg_4|Q [6]),
	.cin(gnd),
	.combout(\Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~4 .lut_mask = 16'hECA0;
defparam \Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \reg_0|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[6] .is_wysiwyg = "true";
defparam \reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneiv_lcell_comb \reg_6|Q[6]~feeder (
// Equation(s):
// \reg_6|Q[6]~feeder_combout  = \Selector9~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector9~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \reg_6|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[6] .is_wysiwyg = "true";
defparam \reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \reg_2|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[6] .is_wysiwyg = "true";
defparam \reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneiv_lcell_comb \Selector9~3 (
// Equation(s):
// \Selector9~3_combout  = (\reg_6|Q [6] & ((\Equal6~1_combout ) # ((\reg_2|Q [6] & \Equal2~1_combout )))) # (!\reg_6|Q [6] & (((\reg_2|Q [6] & \Equal2~1_combout ))))

	.dataa(\reg_6|Q [6]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [6]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~3 .lut_mask = 16'hF888;
defparam \Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneiv_lcell_comb \Selector9~5 (
// Equation(s):
// \Selector9~5_combout  = (\Selector9~4_combout ) # ((\Selector9~3_combout ) # ((\Equal0~3_combout  & \reg_0|Q [6])))

	.dataa(\Selector9~4_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [6]),
	.datad(\Selector9~3_combout ),
	.cin(gnd),
	.combout(\Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~5 .lut_mask = 16'hFFEA;
defparam \Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneiv_lcell_comb \reg_7|Q[6]~feeder (
// Equation(s):
// \reg_7|Q[6]~feeder_combout  = \Selector9~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector9~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \reg_7|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_7|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[6] .is_wysiwyg = "true";
defparam \reg_7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \reg_5|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[6] .is_wysiwyg = "true";
defparam \reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneiv_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\reg_7|Q [6] & ((\Equal7~1_combout ) # ((\reg_5|Q [6] & \Equal5~0_combout )))) # (!\reg_7|Q [6] & (((\reg_5|Q [6] & \Equal5~0_combout ))))

	.dataa(\reg_7|Q [6]),
	.datab(\Equal7~1_combout ),
	.datac(\reg_5|Q [6]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hF888;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N11
dffeas \reg_3|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[6] .is_wysiwyg = "true";
defparam \reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N9
dffeas \reg_1|Q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[6] .is_wysiwyg = "true";
defparam \reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneiv_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = (\Equal3~1_combout  & ((\reg_3|Q [6]) # ((\reg_1|Q [6] & \Equal1~0_combout )))) # (!\Equal3~1_combout  & (((\reg_1|Q [6] & \Equal1~0_combout ))))

	.dataa(\Equal3~1_combout ),
	.datab(\reg_3|Q [6]),
	.datac(\reg_1|Q [6]),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~2 .lut_mask = 16'hF888;
defparam \Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cycloneiv_lcell_comb \Selector9~6 (
// Equation(s):
// \Selector9~6_combout  = (\Selector9~0_combout ) # ((\Selector9~5_combout ) # ((\Selector9~1_combout ) # (\Selector9~2_combout )))

	.dataa(\Selector9~0_combout ),
	.datab(\Selector9~5_combout ),
	.datac(\Selector9~1_combout ),
	.datad(\Selector9~2_combout ),
	.cin(gnd),
	.combout(\Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~6 .lut_mask = 16'hFFFE;
defparam \Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneiv_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (\Selector9~6_combout )

	.dataa(\ALU_Unit|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector9~6_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0 .lut_mask = 16'h55AA;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneiv_lcell_comb \ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [6])))) # 
// (!\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [6]))))

	.dataa(\ALU_Unit|ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALU_Unit|Ainvert~0_combout ),
	.datac(\ALU_Unit|ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\reg_A|Q [6]),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hB2E8;
defparam \ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneiv_lcell_comb \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(gnd),
	.datad(\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hAA22;
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneiv_lcell_comb \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\reg_A|Q [7] $ (\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout  $ (\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\reg_A|Q [7] & ((\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout ) # (\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout ))) # (!\reg_A|Q [7] & (\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout  & \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout 
// ))))

	.dataa(\reg_A|Q [7]),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'hB668;
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneiv_lcell_comb \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [7])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(\reg_A|Q [7]),
	.datab(gnd),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h5F50;
defparam \ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N5
dffeas \reg_G|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:7:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[7] .is_wysiwyg = "true";
defparam \reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \reg_4|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[7] .is_wysiwyg = "true";
defparam \reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneiv_lcell_comb \Selector8~4 (
// Equation(s):
// \Selector8~4_combout  = (\Equal8~2_combout  & ((\reg_G|Q [7]) # ((\reg_4|Q [7] & \Equal4~1_combout )))) # (!\Equal8~2_combout  & (((\reg_4|Q [7] & \Equal4~1_combout ))))

	.dataa(\Equal8~2_combout ),
	.datab(\reg_G|Q [7]),
	.datac(\reg_4|Q [7]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~4 .lut_mask = 16'hF888;
defparam \Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N27
dffeas \reg_0|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux39~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[7] .is_wysiwyg = "true";
defparam \reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneiv_lcell_comb \reg_6|Q[7]~feeder (
// Equation(s):
// \reg_6|Q[7]~feeder_combout  = \Selector8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector8~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N21
dffeas \reg_6|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_6|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux33~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[7] .is_wysiwyg = "true";
defparam \reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N19
dffeas \reg_2|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux37~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[7] .is_wysiwyg = "true";
defparam \reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneiv_lcell_comb \Selector8~3 (
// Equation(s):
// \Selector8~3_combout  = (\reg_6|Q [7] & ((\Equal6~1_combout ) # ((\reg_2|Q [7] & \Equal2~1_combout )))) # (!\reg_6|Q [7] & (((\reg_2|Q [7] & \Equal2~1_combout ))))

	.dataa(\reg_6|Q [7]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [7]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~3 .lut_mask = 16'hF888;
defparam \Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneiv_lcell_comb \Selector8~5 (
// Equation(s):
// \Selector8~5_combout  = (\Selector8~4_combout ) # ((\Selector8~3_combout ) # ((\Equal0~3_combout  & \reg_0|Q [7])))

	.dataa(\Equal0~3_combout ),
	.datab(\Selector8~4_combout ),
	.datac(\reg_0|Q [7]),
	.datad(\Selector8~3_combout ),
	.cin(gnd),
	.combout(\Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~5 .lut_mask = 16'hFFEC;
defparam \Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneiv_lcell_comb \Selector8~6 (
// Equation(s):
// \Selector8~6_combout  = (\Selector8~5_combout ) # ((\Selector8~2_combout ) # (\Selector8~1_combout ))

	.dataa(gnd),
	.datab(\Selector8~5_combout ),
	.datac(\Selector8~2_combout ),
	.datad(\Selector8~1_combout ),
	.cin(gnd),
	.combout(\Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~6 .lut_mask = 16'hFFFC;
defparam \Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \reg_A|Q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector8~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[7] .is_wysiwyg = "true";
defparam \reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneiv_lcell_comb \ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ) # (\reg_A|Q [7] $ (\ALU_Unit|Ainvert~0_combout )))) # 
// (!\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout  & (\reg_A|Q [7] $ (\ALU_Unit|Ainvert~0_combout ))))

	.dataa(\reg_A|Q [7]),
	.datab(\ALU_Unit|ALULoop:7:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALU_Unit|ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\ALU_Unit|Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hD4E8;
defparam \ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneiv_lcell_comb \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(gnd),
	.datab(\ALU_Unit|operation[0]~3_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hCC0C;
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneiv_lcell_comb \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\reg_A|Q [8] $ (\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout  $ (\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\reg_A|Q [8] & ((\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout ) # (\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout ))) # (!\reg_A|Q [8] & (\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout  & \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout 
// ))))

	.dataa(\reg_A|Q [8]),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'hB668;
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneiv_lcell_comb \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [8])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(\reg_A|Q [8]),
	.datab(gnd),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h5F50;
defparam \ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \reg_G|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:8:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[8] .is_wysiwyg = "true";
defparam \reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N21
dffeas \reg_4|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[8] .is_wysiwyg = "true";
defparam \reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneiv_lcell_comb \Selector7~4 (
// Equation(s):
// \Selector7~4_combout  = (\Equal8~2_combout  & ((\reg_G|Q [8]) # ((\reg_4|Q [8] & \Equal4~1_combout )))) # (!\Equal8~2_combout  & (((\reg_4|Q [8] & \Equal4~1_combout ))))

	.dataa(\Equal8~2_combout ),
	.datab(\reg_G|Q [8]),
	.datac(\reg_4|Q [8]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~4 .lut_mask = 16'hF888;
defparam \Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneiv_lcell_comb \Selector7~5 (
// Equation(s):
// \Selector7~5_combout  = (\Selector7~3_combout ) # ((\Selector7~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [8])))

	.dataa(\Selector7~3_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [8]),
	.datad(\Selector7~4_combout ),
	.cin(gnd),
	.combout(\Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~5 .lut_mask = 16'hFFEA;
defparam \Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneiv_lcell_comb \Selector7~6 (
// Equation(s):
// \Selector7~6_combout  = (\Selector7~2_combout ) # ((\Selector7~5_combout ) # (\Selector7~1_combout ))

	.dataa(gnd),
	.datab(\Selector7~2_combout ),
	.datac(\Selector7~5_combout ),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~6 .lut_mask = 16'hFFFC;
defparam \Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N11
dffeas \reg_A|Q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[8] .is_wysiwyg = "true";
defparam \reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneiv_lcell_comb \ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ) # (\reg_A|Q [8] $ (\ALU_Unit|Ainvert~0_combout )))) # 
// (!\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout  & (\reg_A|Q [8] $ (\ALU_Unit|Ainvert~0_combout ))))

	.dataa(\reg_A|Q [8]),
	.datab(\ALU_Unit|Ainvert~0_combout ),
	.datac(\ALU_Unit|ALULoop:8:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneiv_lcell_comb \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\ALU_Unit|operation[0]~3_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h8C8C;
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneiv_lcell_comb \reg_3|Q[9]~feeder (
// Equation(s):
// \reg_3|Q[9]~feeder_combout  = \Selector6~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector6~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N17
dffeas \reg_3|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[9] .is_wysiwyg = "true";
defparam \reg_3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N31
dffeas \reg_1|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[9] .is_wysiwyg = "true";
defparam \reg_1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cycloneiv_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [9]) # ((\reg_3|Q [9] & \Equal3~1_combout )))) # (!\Equal1~0_combout  & (\reg_3|Q [9] & ((\Equal3~1_combout ))))

	.dataa(\Equal1~0_combout ),
	.datab(\reg_3|Q [9]),
	.datac(\reg_1|Q [9]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hECA0;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneiv_lcell_comb \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector6~1_combout ) # ((\Selector6~2_combout ) # (\Selector6~5_combout ))))

	.dataa(\Selector6~1_combout ),
	.datab(\ALU_Unit|Equal0~0_combout ),
	.datac(\Selector6~2_combout ),
	.datad(\Selector6~5_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0 .lut_mask = 16'h3336;
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneiv_lcell_comb \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\reg_A|Q [9] $ (\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout  $ (\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout )))) # (!\ALU_Unit|operation[1]~2_combout 
//  & ((\reg_A|Q [9] & ((\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout ) # (\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ))) # (!\reg_A|Q [9] & (\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout  & \ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout 
// ))))

	.dataa(\reg_A|Q [9]),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datad(\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'hB668;
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneiv_lcell_comb \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [9])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(\reg_A|Q [9]),
	.datab(gnd),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h5F50;
defparam \ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N21
dffeas \reg_G|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:9:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[9] .is_wysiwyg = "true";
defparam \reg_G|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \reg_4|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[9] .is_wysiwyg = "true";
defparam \reg_4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneiv_lcell_comb \Selector6~4 (
// Equation(s):
// \Selector6~4_combout  = (\Equal8~2_combout  & ((\reg_G|Q [9]) # ((\reg_4|Q [9] & \Equal4~1_combout )))) # (!\Equal8~2_combout  & (((\reg_4|Q [9] & \Equal4~1_combout ))))

	.dataa(\Equal8~2_combout ),
	.datab(\reg_G|Q [9]),
	.datac(\reg_4|Q [9]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~4 .lut_mask = 16'hF888;
defparam \Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneiv_lcell_comb \Selector6~5 (
// Equation(s):
// \Selector6~5_combout  = (\Selector6~3_combout ) # ((\Selector6~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [9])))

	.dataa(\Equal0~3_combout ),
	.datab(\Selector6~3_combout ),
	.datac(\reg_0|Q [9]),
	.datad(\Selector6~4_combout ),
	.cin(gnd),
	.combout(\Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~5 .lut_mask = 16'hFFEC;
defparam \Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneiv_lcell_comb \Selector6~6 (
// Equation(s):
// \Selector6~6_combout  = (\Selector6~1_combout ) # ((\Selector6~5_combout ) # (\Selector6~2_combout ))

	.dataa(\Selector6~1_combout ),
	.datab(\Selector6~5_combout ),
	.datac(gnd),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~6 .lut_mask = 16'hFFEE;
defparam \Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \reg_A|Q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector6~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[9] .is_wysiwyg = "true";
defparam \reg_A|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneiv_lcell_comb \ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout  & ((\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ) # (\reg_A|Q [9] $ (\ALU_Unit|Ainvert~0_combout )))) # 
// (!\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout  & (\reg_A|Q [9] $ (\ALU_Unit|Ainvert~0_combout ))))

	.dataa(\reg_A|Q [9]),
	.datab(\ALU_Unit|Ainvert~0_combout ),
	.datac(\ALU_Unit|ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\ALU_Unit|ALULoop:9:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneiv_lcell_comb \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(gnd),
	.datab(\ALU_Unit|operation[0]~3_combout ),
	.datac(\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\ALU_Unit|operation[1]~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hC0CC;
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneiv_lcell_comb \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\reg_A|Q [10] $ (\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout  $ (\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout )))) # 
// (!\ALU_Unit|operation[1]~2_combout  & ((\reg_A|Q [10] & ((\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ) # (\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ))) # (!\reg_A|Q [10] & (\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout  & 
// \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ))))

	.dataa(\reg_A|Q [10]),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'hB668;
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneiv_lcell_comb \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [10])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(\reg_A|Q [10]),
	.datab(gnd),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h5F50;
defparam \ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \reg_G|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:10:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[10] .is_wysiwyg = "true";
defparam \reg_G|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N29
dffeas \reg_4|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[10] .is_wysiwyg = "true";
defparam \reg_4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneiv_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\Equal8~2_combout  & ((\reg_G|Q [10]) # ((\reg_4|Q [10] & \Equal4~1_combout )))) # (!\Equal8~2_combout  & (((\reg_4|Q [10] & \Equal4~1_combout ))))

	.dataa(\Equal8~2_combout ),
	.datab(\reg_G|Q [10]),
	.datac(\reg_4|Q [10]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'hF888;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneiv_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\Selector5~3_combout ) # ((\Selector5~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [10])))

	.dataa(\Equal0~3_combout ),
	.datab(\Selector5~3_combout ),
	.datac(\reg_0|Q [10]),
	.datad(\Selector5~4_combout ),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'hFFEC;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneiv_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = (\Selector5~1_combout ) # ((\Selector5~2_combout ) # (\Selector5~5_combout ))

	.dataa(\Selector5~1_combout ),
	.datab(gnd),
	.datac(\Selector5~2_combout ),
	.datad(\Selector5~5_combout ),
	.cin(gnd),
	.combout(\Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~6 .lut_mask = 16'hFFFA;
defparam \Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneiv_lcell_comb \reg_A|Q[10]~feeder (
// Equation(s):
// \reg_A|Q[10]~feeder_combout  = \Selector5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector5~6_combout ),
	.cin(gnd),
	.combout(\reg_A|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \reg_A|Q[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_A|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[10] .is_wysiwyg = "true";
defparam \reg_A|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cycloneiv_lcell_comb \ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [10])))) # 
// (!\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [10]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [10]),
	.datac(\ALU_Unit|ALULoop:10:alu_1_bit|mux2|f~0_combout ),
	.datad(\ALU_Unit|ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cycloneiv_lcell_comb \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(gnd),
	.datad(\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hAA22;
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneiv_lcell_comb \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\reg_A|Q [11] $ (\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout  $ (\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout )))) # 
// (!\ALU_Unit|operation[1]~2_combout  & ((\reg_A|Q [11] & ((\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ) # (\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ))) # (!\reg_A|Q [11] & (\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout  & 
// \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ))))

	.dataa(\reg_A|Q [11]),
	.datab(\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneiv_lcell_comb \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [11])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(gnd),
	.datac(\reg_A|Q [11]),
	.datad(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h5F0A;
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \reg_G|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:11:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[11] .is_wysiwyg = "true";
defparam \reg_G|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \reg_4|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[11] .is_wysiwyg = "true";
defparam \reg_4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneiv_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (\reg_G|Q [11] & ((\Equal8~2_combout ) # ((\reg_4|Q [11] & \Equal4~1_combout )))) # (!\reg_G|Q [11] & (((\reg_4|Q [11] & \Equal4~1_combout ))))

	.dataa(\reg_G|Q [11]),
	.datab(\Equal8~2_combout ),
	.datac(\reg_4|Q [11]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'hF888;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneiv_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = (\Selector4~3_combout ) # ((\Selector4~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [11])))

	.dataa(\Selector4~3_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [11]),
	.datad(\Selector4~4_combout ),
	.cin(gnd),
	.combout(\Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~5 .lut_mask = 16'hFFEA;
defparam \Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneiv_lcell_comb \Selector4~6 (
// Equation(s):
// \Selector4~6_combout  = (\Selector4~2_combout ) # ((\Selector4~1_combout ) # (\Selector4~5_combout ))

	.dataa(gnd),
	.datab(\Selector4~2_combout ),
	.datac(\Selector4~1_combout ),
	.datad(\Selector4~5_combout ),
	.cin(gnd),
	.combout(\Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~6 .lut_mask = 16'hFFFC;
defparam \Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneiv_lcell_comb \reg_3|Q[11]~feeder (
// Equation(s):
// \reg_3|Q[11]~feeder_combout  = \Selector4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N1
dffeas \reg_3|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\reg_3|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux36~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[11] .is_wysiwyg = "true";
defparam \reg_3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N3
dffeas \reg_1|Q[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux38~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[11] .is_wysiwyg = "true";
defparam \reg_1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneiv_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\Equal1~0_combout  & ((\reg_1|Q [11]) # ((\reg_3|Q [11] & \Equal3~1_combout )))) # (!\Equal1~0_combout  & (\reg_3|Q [11] & ((\Equal3~1_combout ))))

	.dataa(\Equal1~0_combout ),
	.datab(\reg_3|Q [11]),
	.datac(\reg_1|Q [11]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hECA0;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneiv_lcell_comb \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout  = \ALU_Unit|Equal0~0_combout  $ (((\Selector4~2_combout ) # ((\Selector4~1_combout ) # (\Selector4~5_combout ))))

	.dataa(\ALU_Unit|Equal0~0_combout ),
	.datab(\Selector4~2_combout ),
	.datac(\Selector4~1_combout ),
	.datad(\Selector4~5_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0 .lut_mask = 16'h5556;
defparam \ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cycloneiv_lcell_comb \ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [11])))) # 
// (!\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [11]))))

	.dataa(\ALU_Unit|ALULoop:11:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALU_Unit|Ainvert~0_combout ),
	.datac(\reg_A|Q [11]),
	.datad(\ALU_Unit|ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hBE28;
defparam \ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneiv_lcell_comb \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(gnd),
	.datab(\ALU_Unit|operation[0]~3_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hCC0C;
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneiv_lcell_comb \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout  $ (\reg_A|Q [12] $ (\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout )))) # 
// (!\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout  & ((\reg_A|Q [12]) # (\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ))) # (!\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout  & (\reg_A|Q [12] & 
// \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ))))

	.dataa(\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout ),
	.datab(\reg_A|Q [12]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneiv_lcell_comb \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [12])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\reg_A|Q [12]),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h3F30;
defparam \ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N15
dffeas \reg_G|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:12:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[12] .is_wysiwyg = "true";
defparam \reg_G|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N1
dffeas \reg_4|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[12] .is_wysiwyg = "true";
defparam \reg_4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneiv_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (\reg_G|Q [12] & ((\Equal8~2_combout ) # ((\reg_4|Q [12] & \Equal4~1_combout )))) # (!\reg_G|Q [12] & (((\reg_4|Q [12] & \Equal4~1_combout ))))

	.dataa(\reg_G|Q [12]),
	.datab(\Equal8~2_combout ),
	.datac(\reg_4|Q [12]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'hF888;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneiv_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (\Selector3~3_combout ) # ((\Selector3~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [12])))

	.dataa(\Selector3~3_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [12]),
	.datad(\Selector3~4_combout ),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'hFFEA;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneiv_lcell_comb \Selector3~6 (
// Equation(s):
// \Selector3~6_combout  = (\Selector3~1_combout ) # ((\Selector3~2_combout ) # (\Selector3~5_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(gnd),
	.datac(\Selector3~2_combout ),
	.datad(\Selector3~5_combout ),
	.cin(gnd),
	.combout(\Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~6 .lut_mask = 16'hFFFA;
defparam \Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N9
dffeas \reg_A|Q[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[12] .is_wysiwyg = "true";
defparam \reg_A|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneiv_lcell_comb \ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ) # (\reg_A|Q [12] $ (\ALU_Unit|Ainvert~0_combout )))) # 
// (!\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout  & (\reg_A|Q [12] $ (\ALU_Unit|Ainvert~0_combout ))))

	.dataa(\reg_A|Q [12]),
	.datab(\ALU_Unit|ALULoop:12:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hDE48;
defparam \ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneiv_lcell_comb \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(gnd),
	.datad(\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hAA22;
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneiv_lcell_comb \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\reg_A|Q [13] $ (\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout  $ (\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout )))) # 
// (!\ALU_Unit|operation[1]~2_combout  & ((\reg_A|Q [13] & ((\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ) # (\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ))) # (!\reg_A|Q [13] & (\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout  & 
// \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ))))

	.dataa(\reg_A|Q [13]),
	.datab(\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneiv_lcell_comb \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [13])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(\reg_A|Q [13]),
	.datab(gnd),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h5F50;
defparam \ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \reg_G|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:13:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[13] .is_wysiwyg = "true";
defparam \reg_G|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \reg_4|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[13] .is_wysiwyg = "true";
defparam \reg_4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneiv_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (\Equal8~2_combout  & ((\reg_G|Q [13]) # ((\reg_4|Q [13] & \Equal4~1_combout )))) # (!\Equal8~2_combout  & (((\reg_4|Q [13] & \Equal4~1_combout ))))

	.dataa(\Equal8~2_combout ),
	.datab(\reg_G|Q [13]),
	.datac(\reg_4|Q [13]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'hF888;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneiv_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = (\Selector2~3_combout ) # ((\Selector2~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [13])))

	.dataa(\Equal0~3_combout ),
	.datab(\Selector2~3_combout ),
	.datac(\reg_0|Q [13]),
	.datad(\Selector2~4_combout ),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~5 .lut_mask = 16'hFFEC;
defparam \Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneiv_lcell_comb \Selector2~6 (
// Equation(s):
// \Selector2~6_combout  = (\Selector2~5_combout ) # ((\Selector2~2_combout ) # (\Selector2~1_combout ))

	.dataa(\Selector2~5_combout ),
	.datab(gnd),
	.datac(\Selector2~2_combout ),
	.datad(\Selector2~1_combout ),
	.cin(gnd),
	.combout(\Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~6 .lut_mask = 16'hFFFA;
defparam \Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N7
dffeas \reg_A|Q[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[13] .is_wysiwyg = "true";
defparam \reg_A|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneiv_lcell_comb \ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ) # (\reg_A|Q [13] $ (\ALU_Unit|Ainvert~0_combout )))) # 
// (!\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout  & (\reg_A|Q [13] $ (\ALU_Unit|Ainvert~0_combout ))))

	.dataa(\reg_A|Q [13]),
	.datab(\ALU_Unit|ALULoop:13:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hDE48;
defparam \ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cycloneiv_lcell_comb \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(gnd),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hAA0A;
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cycloneiv_lcell_comb \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout  $ (\reg_A|Q [14] $ (\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout )))) # 
// (!\ALU_Unit|operation[1]~2_combout  & ((\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout  & ((\reg_A|Q [14]) # (\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ))) # (!\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout  & (\reg_A|Q [14] & 
// \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ))))

	.dataa(\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout ),
	.datab(\reg_A|Q [14]),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h9E68;
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
cycloneiv_lcell_comb \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [14])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\reg_A|Q [14]),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'h3F30;
defparam \ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N31
dffeas \reg_G|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|ALULoop:14:alu_1_bit|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[14] .is_wysiwyg = "true";
defparam \reg_G|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N5
dffeas \reg_4|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[14] .is_wysiwyg = "true";
defparam \reg_4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneiv_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (\Equal8~2_combout  & ((\reg_G|Q [14]) # ((\reg_4|Q [14] & \Equal4~1_combout )))) # (!\Equal8~2_combout  & (((\reg_4|Q [14] & \Equal4~1_combout ))))

	.dataa(\Equal8~2_combout ),
	.datab(\reg_G|Q [14]),
	.datac(\reg_4|Q [14]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'hF888;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneiv_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (\Selector1~3_combout ) # ((\Selector1~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [14])))

	.dataa(\Selector1~3_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\reg_0|Q [14]),
	.datad(\Selector1~4_combout ),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'hFFEA;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneiv_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = (\Selector1~1_combout ) # ((\Selector1~2_combout ) # (\Selector1~5_combout ))

	.dataa(gnd),
	.datab(\Selector1~1_combout ),
	.datac(\Selector1~2_combout ),
	.datad(\Selector1~5_combout ),
	.cin(gnd),
	.combout(\Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~6 .lut_mask = 16'hFFFC;
defparam \Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N13
dffeas \reg_A|Q[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[14] .is_wysiwyg = "true";
defparam \reg_A|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cycloneiv_lcell_comb \ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout  & ((\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ) # (\reg_A|Q [14] $ (\ALU_Unit|Ainvert~0_combout )))) # 
// (!\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout  & (\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout  & (\reg_A|Q [14] $ (\ALU_Unit|Ainvert~0_combout ))))

	.dataa(\reg_A|Q [14]),
	.datab(\ALU_Unit|ALULoop:14:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hDE48;
defparam \ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneiv_lcell_comb \ALU_Unit|lastALU|mux5to1|Mux0~2 (
// Equation(s):
// \ALU_Unit|lastALU|mux5to1|Mux0~2_combout  = (\ALU_Unit|operation[0]~3_combout  & ((\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ) # (!\ALU_Unit|operation[1]~2_combout )))

	.dataa(\ALU_Unit|operation[0]~3_combout ),
	.datab(gnd),
	.datac(\ALU_Unit|operation[1]~2_combout ),
	.datad(\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|lastALU|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|lastALU|mux5to1|Mux0~2 .lut_mask = 16'hAA0A;
defparam \ALU_Unit|lastALU|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneiv_lcell_comb \ALU_Unit|lastALU|mux5to1|Mux0~3 (
// Equation(s):
// \ALU_Unit|lastALU|mux5to1|Mux0~3_combout  = (\ALU_Unit|operation[1]~2_combout  & (\ALU_Unit|lastALU|mux2|f~0_combout  $ (\reg_A|Q [15] $ (\ALU_Unit|lastALU|mux5to1|Mux0~2_combout )))) # (!\ALU_Unit|operation[1]~2_combout  & 
// ((\ALU_Unit|lastALU|mux2|f~0_combout  & ((\reg_A|Q [15]) # (\ALU_Unit|lastALU|mux5to1|Mux0~2_combout ))) # (!\ALU_Unit|lastALU|mux2|f~0_combout  & (\reg_A|Q [15] & \ALU_Unit|lastALU|mux5to1|Mux0~2_combout ))))

	.dataa(\ALU_Unit|operation[1]~2_combout ),
	.datab(\ALU_Unit|lastALU|mux2|f~0_combout ),
	.datac(\reg_A|Q [15]),
	.datad(\ALU_Unit|lastALU|mux5to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|lastALU|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|lastALU|mux5to1|Mux0~3 .lut_mask = 16'hD668;
defparam \ALU_Unit|lastALU|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneiv_lcell_comb \ALU_Unit|lastALU|mux5to1|Mux0~4 (
// Equation(s):
// \ALU_Unit|lastALU|mux5to1|Mux0~4_combout  = (\ALU_Unit|Ainvert~0_combout  & (!\reg_A|Q [15])) # (!\ALU_Unit|Ainvert~0_combout  & ((\ALU_Unit|lastALU|mux5to1|Mux0~3_combout )))

	.dataa(\reg_A|Q [15]),
	.datab(gnd),
	.datac(\ALU_Unit|Ainvert~0_combout ),
	.datad(\ALU_Unit|lastALU|mux5to1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|lastALU|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|lastALU|mux5to1|Mux0~4 .lut_mask = 16'h5F50;
defparam \ALU_Unit|lastALU|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N29
dffeas \reg_G|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ALU_Unit|lastALU|mux5to1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux50~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[15] .is_wysiwyg = "true";
defparam \reg_G|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N19
dffeas \reg_4|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux35~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[15] .is_wysiwyg = "true";
defparam \reg_4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneiv_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\Equal8~2_combout  & ((\reg_G|Q [15]) # ((\reg_4|Q [15] & \Equal4~1_combout )))) # (!\Equal8~2_combout  & (((\reg_4|Q [15] & \Equal4~1_combout ))))

	.dataa(\Equal8~2_combout ),
	.datab(\reg_G|Q [15]),
	.datac(\reg_4|Q [15]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'hF888;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneiv_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = (\Selector0~3_combout ) # ((\Selector0~4_combout ) # ((\Equal0~3_combout  & \reg_0|Q [15])))

	.dataa(\Equal0~3_combout ),
	.datab(\Selector0~3_combout ),
	.datac(\reg_0|Q [15]),
	.datad(\Selector0~4_combout ),
	.cin(gnd),
	.combout(\Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~5 .lut_mask = 16'hFFEC;
defparam \Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneiv_lcell_comb \Selector0~6 (
// Equation(s):
// \Selector0~6_combout  = (\Selector0~2_combout ) # ((\Selector0~1_combout ) # (\Selector0~5_combout ))

	.dataa(gnd),
	.datab(\Selector0~2_combout ),
	.datac(\Selector0~1_combout ),
	.datad(\Selector0~5_combout ),
	.cin(gnd),
	.combout(\Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~6 .lut_mask = 16'hFFFC;
defparam \Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N27
dffeas \reg_A|Q[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\Selector0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[15] .is_wysiwyg = "true";
defparam \reg_A|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneiv_lcell_comb \ALU_Unit|lastALU|fadder|carryOut~0 (
// Equation(s):
// \ALU_Unit|lastALU|fadder|carryOut~0_combout  = (\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout  & ((\ALU_Unit|lastALU|mux2|f~0_combout ) # (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [15])))) # 
// (!\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout  & (\ALU_Unit|lastALU|mux2|f~0_combout  & (\ALU_Unit|Ainvert~0_combout  $ (\reg_A|Q [15]))))

	.dataa(\ALU_Unit|Ainvert~0_combout ),
	.datab(\reg_A|Q [15]),
	.datac(\ALU_Unit|ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\ALU_Unit|lastALU|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|lastALU|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|lastALU|fadder|carryOut~0 .lut_mask = 16'hF660;
defparam \ALU_Unit|lastALU|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cycloneiv_lcell_comb \ALU_Unit|Mux0~0 (
// Equation(s):
// \ALU_Unit|Mux0~0_combout  = (\ALU_Unit|operation[1]~2_combout  & (!\ALU_Unit|Binvert~0_combout  & \ALU_Unit|lastALU|fadder|carryOut~0_combout ))

	.dataa(gnd),
	.datab(\ALU_Unit|operation[1]~2_combout ),
	.datac(\ALU_Unit|Binvert~0_combout ),
	.datad(\ALU_Unit|lastALU|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU_Unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Unit|Mux0~0 .lut_mask = 16'h0C00;
defparam \ALU_Unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y28_N1
cycloneiv_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

assign Done = \Done~output_o ;

assign BusWires[0] = \BusWires[0]~output_o ;

assign BusWires[1] = \BusWires[1]~output_o ;

assign BusWires[2] = \BusWires[2]~output_o ;

assign BusWires[3] = \BusWires[3]~output_o ;

assign BusWires[4] = \BusWires[4]~output_o ;

assign BusWires[5] = \BusWires[5]~output_o ;

assign BusWires[6] = \BusWires[6]~output_o ;

assign BusWires[7] = \BusWires[7]~output_o ;

assign BusWires[8] = \BusWires[8]~output_o ;

assign BusWires[9] = \BusWires[9]~output_o ;

assign BusWires[10] = \BusWires[10]~output_o ;

assign BusWires[11] = \BusWires[11]~output_o ;

assign BusWires[12] = \BusWires[12]~output_o ;

assign BusWires[13] = \BusWires[13]~output_o ;

assign BusWires[14] = \BusWires[14]~output_o ;

assign BusWires[15] = \BusWires[15]~output_o ;

assign resetn = \resetn~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO~	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
