<profile>

<section name = "Vitis HLS Report for 'filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9'" level="0">
<item name = "Date">Wed Feb 26 23:19:24 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">image_kernel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.423 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9">?, ?, 4, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 655, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 18, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 215, -</column>
<column name="Register">-, -, 389, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_7_2_8_1_1_U24">sparsemux_7_2_8_1_1, 0, 0, 0, 9, 0</column>
<column name="sparsemux_7_2_8_1_1_U25">sparsemux_7_2_8_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln101_fu_379_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln102_1_fu_553_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln102_fu_441_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln103_fu_491_p2">+, 0, 0, 10, 2, 1</column>
<column name="indvars_iv_next76_fu_528_p2">+, 0, 0, 10, 2, 1</column>
<column name="cmp253849_fu_337_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="cond_fu_541_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="empty_47_fu_547_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="first_iter_2_fu_485_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="icmp_ln101_fu_374_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln102_fu_385_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln103_1_fu_501_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln103_fu_402_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="select_ln101_1_fu_417_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln101_2_fu_428_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln101_3_fu_435_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln101_4_fu_534_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln101_fu_410_p3">select, 0, 0, 31, 1, 1</column>
<column name="select_ln102_1_fu_459_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln102_2_fu_477_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln102_3_fu_558_p3">select, 0, 0, 64, 1, 1</column>
<column name="select_ln102_fu_447_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln105_fu_610_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_44_phi_fu_285_p8">13, 3, 8, 24</column>
<column name="ap_phi_mux_empty_45_phi_fu_302_p8">13, 3, 8, 24</column>
<column name="ap_phi_mux_empty_46_phi_fu_319_p8">13, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter1_line_buffer_3_load25_reg_255">13, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter1_line_buffer_4_load24_reg_264">13, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter1_line_buffer_5_load23_reg_273">13, 3, 8, 24</column>
<column name="i_fu_76">9, 2, 2, 4</column>
<column name="indvar_flatten75_fu_72">9, 2, 64, 128</column>
<column name="indvar_flatten99_fu_80">9, 2, 64, 128</column>
<column name="j_fu_68">9, 2, 31, 62</column>
<column name="k_fu_64">9, 2, 2, 4</column>
<column name="line_buffer_3_address0_local">13, 3, 11, 33</column>
<column name="line_buffer_4_address0_local">13, 3, 11, 33</column>
<column name="line_buffer_5_address0_local">13, 3, 11, 33</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_line_buffer_3_load25_reg_255">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_line_buffer_4_load24_reg_264">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_line_buffer_5_load23_reg_273">8, 0, 8, 0</column>
<column name="bound67_cast_reg_702">63, 0, 64, 1</column>
<column name="cmp253849_reg_707">1, 0, 1, 0</column>
<column name="cond_reg_815">1, 0, 1, 0</column>
<column name="empty_42_fu_88">8, 0, 8, 0</column>
<column name="empty_43_fu_92">8, 0, 8, 0</column>
<column name="empty_47_reg_819">1, 0, 1, 0</column>
<column name="empty_fu_84">8, 0, 8, 0</column>
<column name="first_iter_2_reg_747">1, 0, 1, 0</column>
<column name="i_fu_76">2, 0, 2, 0</column>
<column name="icmp_ln101_reg_717">1, 0, 1, 0</column>
<column name="icmp_ln102_reg_721">1, 0, 1, 0</column>
<column name="icmp_ln103_1_reg_781">1, 0, 1, 0</column>
<column name="indvar_flatten75_fu_72">64, 0, 64, 0</column>
<column name="indvar_flatten75_load_reg_712">64, 0, 64, 0</column>
<column name="indvar_flatten99_fu_80">64, 0, 64, 0</column>
<column name="j_fu_68">31, 0, 31, 0</column>
<column name="k_fu_64">2, 0, 2, 0</column>
<column name="line_buffer_6_load_reg_824">8, 0, 8, 0</column>
<column name="line_buffer_7_load_reg_829">8, 0, 8, 0</column>
<column name="line_buffer_8_load_reg_834">8, 0, 8, 0</column>
<column name="select_ln102_reg_731">2, 0, 2, 0</column>
<column name="zext_ln102_reg_737">11, 0, 64, 53</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9, return value</column>
<column name="channels">in, 32, ap_none, channels, scalar</column>
<column name="bound81">in, 64, ap_none, bound81, scalar</column>
<column name="line_buffer_6_address0">out, 11, ap_memory, line_buffer_6, array</column>
<column name="line_buffer_6_ce0">out, 1, ap_memory, line_buffer_6, array</column>
<column name="line_buffer_6_q0">in, 8, ap_memory, line_buffer_6, array</column>
<column name="line_buffer_7_address0">out, 11, ap_memory, line_buffer_7, array</column>
<column name="line_buffer_7_ce0">out, 1, ap_memory, line_buffer_7, array</column>
<column name="line_buffer_7_q0">in, 8, ap_memory, line_buffer_7, array</column>
<column name="line_buffer_8_address0">out, 11, ap_memory, line_buffer_8, array</column>
<column name="line_buffer_8_ce0">out, 1, ap_memory, line_buffer_8, array</column>
<column name="line_buffer_8_q0">in, 8, ap_memory, line_buffer_8, array</column>
<column name="line_buffer_address0">out, 11, ap_memory, line_buffer, array</column>
<column name="line_buffer_ce0">out, 1, ap_memory, line_buffer, array</column>
<column name="line_buffer_we0">out, 1, ap_memory, line_buffer, array</column>
<column name="line_buffer_d0">out, 8, ap_memory, line_buffer, array</column>
<column name="line_buffer_1_address0">out, 11, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_ce0">out, 1, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_we0">out, 1, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_d0">out, 8, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_2_address0">out, 11, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_2_ce0">out, 1, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_2_we0">out, 1, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_2_d0">out, 8, ap_memory, line_buffer_2, array</column>
<column name="bound67">in, 63, ap_none, bound67, scalar</column>
<column name="line_buffer_3_address0">out, 11, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_3_ce0">out, 1, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_3_we0">out, 1, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_3_d0">out, 8, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_3_q0">in, 8, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_4_address0">out, 11, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_4_ce0">out, 1, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_4_we0">out, 1, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_4_d0">out, 8, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_4_q0">in, 8, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_5_address0">out, 11, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_5_ce0">out, 1, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_5_we0">out, 1, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_5_d0">out, 8, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_5_q0">in, 8, ap_memory, line_buffer_5, array</column>
</table>
</item>
</section>
</profile>
