--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -a -s
3 -n 3 -fastpaths -xml filter.twx filter.ncd -o filter.twr filter.pcf

Design file:              filter.ncd
Physical constraint file: filter.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 4952 paths analyzed, 313 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.549ns.
--------------------------------------------------------------------------------

Paths for end point Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP48_X0Y4.A0), 373 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.549ns (data path - clock path skew + uncertainty)
  Source:               cur_mod_2 (FF)
  Destination:          Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP)
  Data Path Delay:      9.509ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cur_mod_2 to Maddsub_count[1]_count[1]_MuLt_19_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.BQ       Tcko                  0.447   cur_mod<0>
                                                       cur_mod_2
    SLICE_X4Y23.B6       net (fanout=10)       0.725   cur_mod<2>
    SLICE_X4Y23.B        Tilo                  0.205   count_2_1
                                                       Madd_count[1]_GND_1_o_add_17_OUT_lut<5>1
    SLICE_X2Y30.A5       net (fanout=155)      1.325   Madd_count[1]_GND_1_o_add_17_OUT_lut<5>
    SLICE_X2Y30.A        Tilo                  0.203   Mram_h_in_reg6
                                                       Mram_h_in_reg21
    SLICE_X2Y32.D6       net (fanout=1)        0.997   Mram_h_in_reg2
    SLICE_X2Y32.CMUX     Topdc                 0.368   Mram_h_in_reg4
                                                       Mram_h_in_reg101_7
                                                       Mram_h_in_reg101_5_f7
    SLICE_X7Y23.C6       net (fanout=1)        1.241   Mram_h_in_reg101_5_f7
    SLICE_X7Y23.C        Tilo                  0.259   count[1]_GND_1_o_add_17_OUT<9>101
                                                       count[1]_GND_1_o_add_17_OUT<9>20
    DSP48_X0Y4.A0        net (fanout=1)        0.686   _n0152<0>
    DSP48_X0Y4.CLK       Tdspdck_A_MREG        3.053   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.509ns (4.535ns logic, 4.974ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.297ns (data path - clock path skew + uncertainty)
  Source:               cur_mod_2 (FF)
  Destination:          Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP)
  Data Path Delay:      9.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cur_mod_2 to Maddsub_count[1]_count[1]_MuLt_19_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.BQ       Tcko                  0.447   cur_mod<0>
                                                       cur_mod_2
    SLICE_X4Y23.B6       net (fanout=10)       0.725   cur_mod<2>
    SLICE_X4Y23.B        Tilo                  0.205   count_2_1
                                                       Madd_count[1]_GND_1_o_add_17_OUT_lut<5>1
    SLICE_X0Y32.D6       net (fanout=155)      1.704   Madd_count[1]_GND_1_o_add_17_OUT_lut<5>
    SLICE_X0Y32.D        Tilo                  0.205   Mram_h_in_reg5
                                                       Mram_h_in_reg52
    SLICE_X2Y32.C5       net (fanout=1)        0.371   Mram_h_in_reg5
    SLICE_X2Y32.CMUX     Tilo                  0.361   Mram_h_in_reg4
                                                       Mram_h_in_reg101_6
                                                       Mram_h_in_reg101_5_f7
    SLICE_X7Y23.C6       net (fanout=1)        1.241   Mram_h_in_reg101_5_f7
    SLICE_X7Y23.C        Tilo                  0.259   count[1]_GND_1_o_add_17_OUT<9>101
                                                       count[1]_GND_1_o_add_17_OUT<9>20
    DSP48_X0Y4.A0        net (fanout=1)        0.686   _n0152<0>
    DSP48_X0Y4.CLK       Tdspdck_A_MREG        3.053   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.257ns (4.530ns logic, 4.727ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.292ns (data path - clock path skew + uncertainty)
  Source:               cur_mod_2 (FF)
  Destination:          Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP)
  Data Path Delay:      9.252ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cur_mod_2 to Maddsub_count[1]_count[1]_MuLt_19_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.BQ       Tcko                  0.447   cur_mod<0>
                                                       cur_mod_2
    SLICE_X4Y23.B6       net (fanout=10)       0.725   cur_mod<2>
    SLICE_X4Y23.B        Tilo                  0.205   count_2_1
                                                       Madd_count[1]_GND_1_o_add_17_OUT_lut<5>1
    SLICE_X3Y32.C5       net (fanout=155)      1.564   Madd_count[1]_GND_1_o_add_17_OUT_lut<5>
    SLICE_X3Y32.C        Tilo                  0.259   Mram_h_in_reg7
                                                       Mram_h_in_reg74
    SLICE_X2Y32.C6       net (fanout=1)        0.452   Mram_h_in_reg7
    SLICE_X2Y32.CMUX     Tilo                  0.361   Mram_h_in_reg4
                                                       Mram_h_in_reg101_6
                                                       Mram_h_in_reg101_5_f7
    SLICE_X7Y23.C6       net (fanout=1)        1.241   Mram_h_in_reg101_5_f7
    SLICE_X7Y23.C        Tilo                  0.259   count[1]_GND_1_o_add_17_OUT<9>101
                                                       count[1]_GND_1_o_add_17_OUT<9>20
    DSP48_X0Y4.A0        net (fanout=1)        0.686   _n0152<0>
    DSP48_X0Y4.CLK       Tdspdck_A_MREG        3.053   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.252ns (4.584ns logic, 4.668ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP48_X0Y4.A6), 292 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.118ns (data path - clock path skew + uncertainty)
  Source:               cur_mod_3 (FF)
  Destination:          Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP)
  Data Path Delay:      9.078ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cur_mod_3 to Maddsub_count[1]_count[1]_MuLt_19_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.AQ       Tcko                  0.447   cur_mod<0>
                                                       cur_mod_3
    SLICE_X7Y24.A6       net (fanout=177)      1.105   cur_mod<3>
    SLICE_X7Y24.A        Tilo                  0.259   N146
                                                       SF7010_SW0
    SLICE_X7Y24.B3       net (fanout=1)        0.831   N46
    SLICE_X7Y24.B        Tilo                  0.259   N146
                                                       SF7010
    SLICE_X5Y24.D5       net (fanout=2)        0.401   SF7010
    SLICE_X5Y24.D        Tilo                  0.259   count_1_1
                                                       count[1]_GND_1_o_add_17_OUT<9>68_SW1
    SLICE_X5Y26.B4       net (fanout=1)        1.013   N142
    SLICE_X5Y26.B        Tilo                  0.259   N134
                                                       count[1]_GND_1_o_add_17_OUT<9>68
    SLICE_X5Y26.A5       net (fanout=1)        0.187   count[1]_GND_1_o_add_17_OUT<9>68
    SLICE_X5Y26.A        Tilo                  0.259   N134
                                                       count[1]_GND_1_o_add_17_OUT<9>69
    DSP48_X0Y4.A6        net (fanout=1)        0.746   _n0152<6>
    DSP48_X0Y4.CLK       Tdspdck_A_MREG        3.053   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.078ns (4.795ns logic, 4.283ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.101ns (data path - clock path skew + uncertainty)
  Source:               cur_mod_7 (FF)
  Destination:          Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP)
  Data Path Delay:      9.061ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cur_mod_7 to Maddsub_count[1]_count[1]_MuLt_19_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.AQ       Tcko                  0.447   cur_mod<4>
                                                       cur_mod_7
    SLICE_X7Y24.A5       net (fanout=162)      1.088   cur_mod<7>
    SLICE_X7Y24.A        Tilo                  0.259   N146
                                                       SF7010_SW0
    SLICE_X7Y24.B3       net (fanout=1)        0.831   N46
    SLICE_X7Y24.B        Tilo                  0.259   N146
                                                       SF7010
    SLICE_X5Y24.D5       net (fanout=2)        0.401   SF7010
    SLICE_X5Y24.D        Tilo                  0.259   count_1_1
                                                       count[1]_GND_1_o_add_17_OUT<9>68_SW1
    SLICE_X5Y26.B4       net (fanout=1)        1.013   N142
    SLICE_X5Y26.B        Tilo                  0.259   N134
                                                       count[1]_GND_1_o_add_17_OUT<9>68
    SLICE_X5Y26.A5       net (fanout=1)        0.187   count[1]_GND_1_o_add_17_OUT<9>68
    SLICE_X5Y26.A        Tilo                  0.259   N134
                                                       count[1]_GND_1_o_add_17_OUT<9>69
    DSP48_X0Y4.A6        net (fanout=1)        0.746   _n0152<6>
    DSP48_X0Y4.CLK       Tdspdck_A_MREG        3.053   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.061ns (4.795ns logic, 4.266ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.033ns (data path - clock path skew + uncertainty)
  Source:               cur_mod_5 (FF)
  Destination:          Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP)
  Data Path Delay:      8.993ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cur_mod_5 to Maddsub_count[1]_count[1]_MuLt_19_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.CQ       Tcko                  0.447   cur_mod<4>
                                                       cur_mod_5
    SLICE_X7Y24.A4       net (fanout=185)      1.020   cur_mod<5>
    SLICE_X7Y24.A        Tilo                  0.259   N146
                                                       SF7010_SW0
    SLICE_X7Y24.B3       net (fanout=1)        0.831   N46
    SLICE_X7Y24.B        Tilo                  0.259   N146
                                                       SF7010
    SLICE_X5Y24.D5       net (fanout=2)        0.401   SF7010
    SLICE_X5Y24.D        Tilo                  0.259   count_1_1
                                                       count[1]_GND_1_o_add_17_OUT<9>68_SW1
    SLICE_X5Y26.B4       net (fanout=1)        1.013   N142
    SLICE_X5Y26.B        Tilo                  0.259   N134
                                                       count[1]_GND_1_o_add_17_OUT<9>68
    SLICE_X5Y26.A5       net (fanout=1)        0.187   count[1]_GND_1_o_add_17_OUT<9>68
    SLICE_X5Y26.A        Tilo                  0.259   N134
                                                       count[1]_GND_1_o_add_17_OUT<9>69
    DSP48_X0Y4.A6        net (fanout=1)        0.746   _n0152<6>
    DSP48_X0Y4.CLK       Tdspdck_A_MREG        3.053   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    -------------------------------------------------  ---------------------------
    Total                                      8.993ns (4.795ns logic, 4.198ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP48_X0Y4.A13), 115 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.080ns (data path - clock path skew + uncertainty)
  Source:               cur_mod_2 (FF)
  Destination:          Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP)
  Data Path Delay:      9.040ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cur_mod_2 to Maddsub_count[1]_count[1]_MuLt_19_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.BQ       Tcko                  0.447   cur_mod<0>
                                                       cur_mod_2
    SLICE_X4Y24.D4       net (fanout=10)       0.628   cur_mod<2>
    SLICE_X4Y24.D        Tilo                  0.205   count[1]_GND_1_o_add_17_OUT<6>
                                                       Madd_count[1]_GND_1_o_add_17_OUT_xor<6>11
    SLICE_X9Y11.C1       net (fanout=96)       1.879   count[1]_GND_1_o_add_17_OUT<6>
    SLICE_X9Y11.C        Tilo                  0.259   N245
                                                       SF1246_SW1
    SLICE_X10Y11.B3      net (fanout=1)        0.551   N245
    SLICE_X10Y11.B       Tilo                  0.203   SF124
                                                       SF1246
    SLICE_X10Y11.D1      net (fanout=1)        0.482   SF124
    SLICE_X10Y11.CMUX    Topdc                 0.368   SF124
                                                       Mram_h_in_reg1511214_F
                                                       Mram_h_in_reg1511214
    DSP48_X0Y4.A13       net (fanout=1)        0.965   _n0152<13>
    DSP48_X0Y4.CLK       Tdspdck_A_MREG        3.053   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.040ns (4.535ns logic, 4.505ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.064ns (data path - clock path skew + uncertainty)
  Source:               count_2_1 (FF)
  Destination:          Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP)
  Data Path Delay:      9.025ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.241 - 0.245)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2_1 to Maddsub_count[1]_count[1]_MuLt_19_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y23.DQ       Tcko                  0.408   count_2_1
                                                       count_2_1
    SLICE_X4Y24.D1       net (fanout=4)        0.652   count_2_1
    SLICE_X4Y24.D        Tilo                  0.205   count[1]_GND_1_o_add_17_OUT<6>
                                                       Madd_count[1]_GND_1_o_add_17_OUT_xor<6>11
    SLICE_X9Y11.C1       net (fanout=96)       1.879   count[1]_GND_1_o_add_17_OUT<6>
    SLICE_X9Y11.C        Tilo                  0.259   N245
                                                       SF1246_SW1
    SLICE_X10Y11.B3      net (fanout=1)        0.551   N245
    SLICE_X10Y11.B       Tilo                  0.203   SF124
                                                       SF1246
    SLICE_X10Y11.D1      net (fanout=1)        0.482   SF124
    SLICE_X10Y11.CMUX    Topdc                 0.368   SF124
                                                       Mram_h_in_reg1511214_F
                                                       Mram_h_in_reg1511214
    DSP48_X0Y4.A13       net (fanout=1)        0.965   _n0152<13>
    DSP48_X0Y4.CLK       Tdspdck_A_MREG        3.053   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.025ns (4.496ns logic, 4.529ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.055ns (data path - clock path skew + uncertainty)
  Source:               cur_mod_1 (FF)
  Destination:          Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP)
  Data Path Delay:      9.015ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cur_mod_1 to Maddsub_count[1]_count[1]_MuLt_19_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.CQ       Tcko                  0.447   cur_mod<0>
                                                       cur_mod_1
    SLICE_X4Y24.D5       net (fanout=9)        0.603   cur_mod<1>
    SLICE_X4Y24.D        Tilo                  0.205   count[1]_GND_1_o_add_17_OUT<6>
                                                       Madd_count[1]_GND_1_o_add_17_OUT_xor<6>11
    SLICE_X9Y11.C1       net (fanout=96)       1.879   count[1]_GND_1_o_add_17_OUT<6>
    SLICE_X9Y11.C        Tilo                  0.259   N245
                                                       SF1246_SW1
    SLICE_X10Y11.B3      net (fanout=1)        0.551   N245
    SLICE_X10Y11.B       Tilo                  0.203   SF124
                                                       SF1246
    SLICE_X10Y11.D1      net (fanout=1)        0.482   SF124
    SLICE_X10Y11.CMUX    Topdc                 0.368   SF124
                                                       Mram_h_in_reg1511214_F
                                                       Mram_h_in_reg1511214
    DSP48_X0Y4.A13       net (fanout=1)        0.965   _n0152<13>
    DSP48_X0Y4.CLK       Tdspdck_A_MREG        3.053   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.015ns (4.535ns logic, 4.480ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point f (SLICE_X9Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               f (FF)
  Destination:          f (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: f to f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.AQ       Tcko                  0.198   f
                                                       f
    SLICE_X9Y18.A6       net (fanout=6)        0.046   f
    SLICE_X9Y18.CLK      Tah         (-Th)    -0.215   f
                                                       Mmux_f_f_MUX_147_o11
                                                       f
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.413ns logic, 0.046ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------

Paths for end point count_2 (SLICE_X5Y20.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_2 (FF)
  Destination:          count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_2 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.CQ       Tcko                  0.198   count<2>
                                                       count_2
    SLICE_X5Y20.C5       net (fanout=16)       0.068   count<2>
    SLICE_X5Y20.CLK      Tah         (-Th)    -0.215   count<2>
                                                       Mmux_count[0]_count[0]_mux_39_OUT11
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.413ns logic, 0.068ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point count_0 (SLICE_X5Y20.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_0 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_0 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.BQ       Tcko                  0.198   count<2>
                                                       count_0
    SLICE_X5Y20.B5       net (fanout=9)        0.073   count<0>
    SLICE_X5Y20.CLK      Tah         (-Th)    -0.215   count<2>
                                                       Mmux_count[0]_count[0]_mux_39_OUT31
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.413ns logic, 0.073ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 842 paths analyzed, 222 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.161ns.
--------------------------------------------------------------------------------

Paths for end point calc_buf_7 (SLICE_X10Y16.A1), 6 paths
--------------------------------------------------------------------------------
Offset (setup paths):   7.161ns (data path - clock path + uncertainty)
  Source:               ack_out (PAD)
  Destination:          calc_buf_7 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.995ns (Levels of Logic = 5)
  Clock Path Delay:     2.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_out to calc_buf_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U2.I                 Tiopi                 0.790   ack_out
                                                       ack_out
                                                       ack_out_IBUF
                                                       ProtoComp219.IMUX.2
    SLICE_X7Y20.B5       net (fanout=8)        2.949   ack_out_IBUF
    SLICE_X7Y20.BMUX     Tilo                  0.313   req_out_buf
                                                       _n02601_SW0
    SLICE_X7Y20.D1       net (fanout=2)        0.645   N9
    SLICE_X7Y20.D        Tilo                  0.259   req_out_buf
                                                       _n02601_inv
    DSP48_X0Y4.OPMODE2   net (fanout=2)        0.494   _n02601_inv
    DSP48_X0Y4.P24       Tdspdo_OPMODE_P       3.091   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    SLICE_X10Y16.A1      net (fanout=2)        1.300   last_calc[0]_calc_buf[0]_add_13_OUT<24>
    SLICE_X10Y16.CLK     Tas                   0.154   calc_buf<12>
                                                       Mmux_calc_buf[0]_calc_buf[0]_mux_38_OUT171
                                                       calc_buf_7
    -------------------------------------------------  ---------------------------
    Total                                      9.995ns (4.607ns logic, 5.388ns route)
                                                       (46.1% logic, 53.9% route)

  Minimum Clock Path at Slow Process Corner: clk to calc_buf_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y16.CLK     net (fanout=18)       1.192   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.881ns logic, 1.978ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Offset (setup paths):   7.161ns (data path - clock path + uncertainty)
  Source:               ack_out (PAD)
  Destination:          calc_buf_7 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.995ns (Levels of Logic = 5)
  Clock Path Delay:     2.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_out to calc_buf_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U2.I                 Tiopi                 0.790   ack_out
                                                       ack_out
                                                       ack_out_IBUF
                                                       ProtoComp219.IMUX.2
    SLICE_X7Y20.B5       net (fanout=8)        2.949   ack_out_IBUF
    SLICE_X7Y20.BMUX     Tilo                  0.313   req_out_buf
                                                       _n02601_SW0
    SLICE_X7Y20.D1       net (fanout=2)        0.645   N9
    SLICE_X7Y20.D        Tilo                  0.259   req_out_buf
                                                       _n02601_inv
    DSP48_X0Y4.OPMODE3   net (fanout=2)        0.494   _n02601_inv
    DSP48_X0Y4.P24       Tdspdo_OPMODE_P       3.091   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    SLICE_X10Y16.A1      net (fanout=2)        1.300   last_calc[0]_calc_buf[0]_add_13_OUT<24>
    SLICE_X10Y16.CLK     Tas                   0.154   calc_buf<12>
                                                       Mmux_calc_buf[0]_calc_buf[0]_mux_38_OUT171
                                                       calc_buf_7
    -------------------------------------------------  ---------------------------
    Total                                      9.995ns (4.607ns logic, 5.388ns route)
                                                       (46.1% logic, 53.9% route)

  Minimum Clock Path at Slow Process Corner: clk to calc_buf_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y16.CLK     net (fanout=18)       1.192   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.881ns logic, 1.978ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Offset (setup paths):   7.050ns (data path - clock path + uncertainty)
  Source:               ack_in (PAD)
  Destination:          calc_buf_7 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.884ns (Levels of Logic = 5)
  Clock Path Delay:     2.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_in to calc_buf_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L6.I                 Tiopi                 0.790   ack_in
                                                       ack_in
                                                       ack_in_IBUF
                                                       ProtoComp219.IMUX.19
    SLICE_X7Y20.B3       net (fanout=5)        3.090   ack_in_IBUF
    SLICE_X7Y20.B        Tilo                  0.259   req_out_buf
                                                       _n0195_inv21
    SLICE_X7Y20.D2       net (fanout=8)        0.447   _n0195_inv2
    SLICE_X7Y20.D        Tilo                  0.259   req_out_buf
                                                       _n02601_inv
    DSP48_X0Y4.OPMODE3   net (fanout=2)        0.494   _n02601_inv
    DSP48_X0Y4.P24       Tdspdo_OPMODE_P       3.091   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    SLICE_X10Y16.A1      net (fanout=2)        1.300   last_calc[0]_calc_buf[0]_add_13_OUT<24>
    SLICE_X10Y16.CLK     Tas                   0.154   calc_buf<12>
                                                       Mmux_calc_buf[0]_calc_buf[0]_mux_38_OUT171
                                                       calc_buf_7
    -------------------------------------------------  ---------------------------
    Total                                      9.884ns (4.553ns logic, 5.331ns route)
                                                       (46.1% logic, 53.9% route)

  Minimum Clock Path at Slow Process Corner: clk to calc_buf_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y16.CLK     net (fanout=18)       1.192   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.881ns logic, 1.978ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point calc_buf_9 (SLICE_X10Y16.B1), 6 paths
--------------------------------------------------------------------------------
Offset (setup paths):   7.148ns (data path - clock path + uncertainty)
  Source:               ack_out (PAD)
  Destination:          calc_buf_9 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.982ns (Levels of Logic = 5)
  Clock Path Delay:     2.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_out to calc_buf_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U2.I                 Tiopi                 0.790   ack_out
                                                       ack_out
                                                       ack_out_IBUF
                                                       ProtoComp219.IMUX.2
    SLICE_X7Y20.B5       net (fanout=8)        2.949   ack_out_IBUF
    SLICE_X7Y20.BMUX     Tilo                  0.313   req_out_buf
                                                       _n02601_SW0
    SLICE_X7Y20.D1       net (fanout=2)        0.645   N9
    SLICE_X7Y20.D        Tilo                  0.259   req_out_buf
                                                       _n02601_inv
    DSP48_X0Y4.OPMODE2   net (fanout=2)        0.494   _n02601_inv
    DSP48_X0Y4.P22       Tdspdo_OPMODE_P       3.091   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    SLICE_X10Y16.B1      net (fanout=2)        1.287   last_calc[0]_calc_buf[0]_add_13_OUT<22>
    SLICE_X10Y16.CLK     Tas                   0.154   calc_buf<12>
                                                       Mmux_calc_buf[0]_calc_buf[0]_mux_38_OUT151
                                                       calc_buf_9
    -------------------------------------------------  ---------------------------
    Total                                      9.982ns (4.607ns logic, 5.375ns route)
                                                       (46.2% logic, 53.8% route)

  Minimum Clock Path at Slow Process Corner: clk to calc_buf_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y16.CLK     net (fanout=18)       1.192   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.881ns logic, 1.978ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Offset (setup paths):   7.148ns (data path - clock path + uncertainty)
  Source:               ack_out (PAD)
  Destination:          calc_buf_9 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.982ns (Levels of Logic = 5)
  Clock Path Delay:     2.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_out to calc_buf_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U2.I                 Tiopi                 0.790   ack_out
                                                       ack_out
                                                       ack_out_IBUF
                                                       ProtoComp219.IMUX.2
    SLICE_X7Y20.B5       net (fanout=8)        2.949   ack_out_IBUF
    SLICE_X7Y20.BMUX     Tilo                  0.313   req_out_buf
                                                       _n02601_SW0
    SLICE_X7Y20.D1       net (fanout=2)        0.645   N9
    SLICE_X7Y20.D        Tilo                  0.259   req_out_buf
                                                       _n02601_inv
    DSP48_X0Y4.OPMODE3   net (fanout=2)        0.494   _n02601_inv
    DSP48_X0Y4.P22       Tdspdo_OPMODE_P       3.091   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    SLICE_X10Y16.B1      net (fanout=2)        1.287   last_calc[0]_calc_buf[0]_add_13_OUT<22>
    SLICE_X10Y16.CLK     Tas                   0.154   calc_buf<12>
                                                       Mmux_calc_buf[0]_calc_buf[0]_mux_38_OUT151
                                                       calc_buf_9
    -------------------------------------------------  ---------------------------
    Total                                      9.982ns (4.607ns logic, 5.375ns route)
                                                       (46.2% logic, 53.8% route)

  Minimum Clock Path at Slow Process Corner: clk to calc_buf_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y16.CLK     net (fanout=18)       1.192   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.881ns logic, 1.978ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Offset (setup paths):   7.037ns (data path - clock path + uncertainty)
  Source:               ack_in (PAD)
  Destination:          calc_buf_9 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.871ns (Levels of Logic = 5)
  Clock Path Delay:     2.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_in to calc_buf_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L6.I                 Tiopi                 0.790   ack_in
                                                       ack_in
                                                       ack_in_IBUF
                                                       ProtoComp219.IMUX.19
    SLICE_X7Y20.B3       net (fanout=5)        3.090   ack_in_IBUF
    SLICE_X7Y20.B        Tilo                  0.259   req_out_buf
                                                       _n0195_inv21
    SLICE_X7Y20.D2       net (fanout=8)        0.447   _n0195_inv2
    SLICE_X7Y20.D        Tilo                  0.259   req_out_buf
                                                       _n02601_inv
    DSP48_X0Y4.OPMODE3   net (fanout=2)        0.494   _n02601_inv
    DSP48_X0Y4.P22       Tdspdo_OPMODE_P       3.091   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    SLICE_X10Y16.B1      net (fanout=2)        1.287   last_calc[0]_calc_buf[0]_add_13_OUT<22>
    SLICE_X10Y16.CLK     Tas                   0.154   calc_buf<12>
                                                       Mmux_calc_buf[0]_calc_buf[0]_mux_38_OUT151
                                                       calc_buf_9
    -------------------------------------------------  ---------------------------
    Total                                      9.871ns (4.553ns logic, 5.318ns route)
                                                       (46.1% logic, 53.9% route)

  Minimum Clock Path at Slow Process Corner: clk to calc_buf_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y16.CLK     net (fanout=18)       1.192   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.881ns logic, 1.978ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point calc_buf_6 (SLICE_X10Y16.A2), 6 paths
--------------------------------------------------------------------------------
Offset (setup paths):   7.084ns (data path - clock path + uncertainty)
  Source:               ack_out (PAD)
  Destination:          calc_buf_6 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.918ns (Levels of Logic = 5)
  Clock Path Delay:     2.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_out to calc_buf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U2.I                 Tiopi                 0.790   ack_out
                                                       ack_out
                                                       ack_out_IBUF
                                                       ProtoComp219.IMUX.2
    SLICE_X7Y20.B5       net (fanout=8)        2.949   ack_out_IBUF
    SLICE_X7Y20.BMUX     Tilo                  0.313   req_out_buf
                                                       _n02601_SW0
    SLICE_X7Y20.D1       net (fanout=2)        0.645   N9
    SLICE_X7Y20.D        Tilo                  0.259   req_out_buf
                                                       _n02601_inv
    DSP48_X0Y4.OPMODE2   net (fanout=2)        0.494   _n02601_inv
    DSP48_X0Y4.P25       Tdspdo_OPMODE_P       3.091   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    SLICE_X10Y16.A2      net (fanout=2)        1.088   last_calc[0]_calc_buf[0]_add_13_OUT<25>
    SLICE_X10Y16.CLK     Tas                   0.289   calc_buf<12>
                                                       Mmux_calc_buf[0]_calc_buf[0]_mux_38_OUT181
                                                       calc_buf_6
    -------------------------------------------------  ---------------------------
    Total                                      9.918ns (4.742ns logic, 5.176ns route)
                                                       (47.8% logic, 52.2% route)

  Minimum Clock Path at Slow Process Corner: clk to calc_buf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y16.CLK     net (fanout=18)       1.192   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.881ns logic, 1.978ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Offset (setup paths):   7.084ns (data path - clock path + uncertainty)
  Source:               ack_out (PAD)
  Destination:          calc_buf_6 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.918ns (Levels of Logic = 5)
  Clock Path Delay:     2.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_out to calc_buf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U2.I                 Tiopi                 0.790   ack_out
                                                       ack_out
                                                       ack_out_IBUF
                                                       ProtoComp219.IMUX.2
    SLICE_X7Y20.B5       net (fanout=8)        2.949   ack_out_IBUF
    SLICE_X7Y20.BMUX     Tilo                  0.313   req_out_buf
                                                       _n02601_SW0
    SLICE_X7Y20.D1       net (fanout=2)        0.645   N9
    SLICE_X7Y20.D        Tilo                  0.259   req_out_buf
                                                       _n02601_inv
    DSP48_X0Y4.OPMODE3   net (fanout=2)        0.494   _n02601_inv
    DSP48_X0Y4.P25       Tdspdo_OPMODE_P       3.091   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    SLICE_X10Y16.A2      net (fanout=2)        1.088   last_calc[0]_calc_buf[0]_add_13_OUT<25>
    SLICE_X10Y16.CLK     Tas                   0.289   calc_buf<12>
                                                       Mmux_calc_buf[0]_calc_buf[0]_mux_38_OUT181
                                                       calc_buf_6
    -------------------------------------------------  ---------------------------
    Total                                      9.918ns (4.742ns logic, 5.176ns route)
                                                       (47.8% logic, 52.2% route)

  Minimum Clock Path at Slow Process Corner: clk to calc_buf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y16.CLK     net (fanout=18)       1.192   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.881ns logic, 1.978ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Offset (setup paths):   6.973ns (data path - clock path + uncertainty)
  Source:               ack_in (PAD)
  Destination:          calc_buf_6 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.807ns (Levels of Logic = 5)
  Clock Path Delay:     2.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_in to calc_buf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L6.I                 Tiopi                 0.790   ack_in
                                                       ack_in
                                                       ack_in_IBUF
                                                       ProtoComp219.IMUX.19
    SLICE_X7Y20.B3       net (fanout=5)        3.090   ack_in_IBUF
    SLICE_X7Y20.B        Tilo                  0.259   req_out_buf
                                                       _n0195_inv21
    SLICE_X7Y20.D2       net (fanout=8)        0.447   _n0195_inv2
    SLICE_X7Y20.D        Tilo                  0.259   req_out_buf
                                                       _n02601_inv
    DSP48_X0Y4.OPMODE3   net (fanout=2)        0.494   _n02601_inv
    DSP48_X0Y4.P25       Tdspdo_OPMODE_P       3.091   Maddsub_count[1]_count[1]_MuLt_19_OUT
                                                       Maddsub_count[1]_count[1]_MuLt_19_OUT
    SLICE_X10Y16.A2      net (fanout=2)        1.088   last_calc[0]_calc_buf[0]_add_13_OUT<25>
    SLICE_X10Y16.CLK     Tas                   0.289   calc_buf<12>
                                                       Mmux_calc_buf[0]_calc_buf[0]_mux_38_OUT181
                                                       calc_buf_6
    -------------------------------------------------  ---------------------------
    Total                                      9.807ns (4.688ns logic, 5.119ns route)
                                                       (47.8% logic, 52.2% route)

  Minimum Clock Path at Slow Process Corner: clk to calc_buf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y16.CLK     net (fanout=18)       1.192   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.881ns logic, 1.978ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_0_0 (SLICE_X10Y7.AI), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.421ns (data path - clock path + uncertainty)
  Source:               data_in<15> (PAD)
  Destination:          Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_0_0 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.700ns (Levels of Logic = 1)
  Clock Path Delay:     3.097ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: data_in<15> to Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.684   data_in<15>
                                                       data_in<15>
                                                       data_in_15_IBUF
                                                       ProtoComp219.IMUX.18
    SLICE_X10Y7.AI       net (fanout=1)        1.986   data_in_15_IBUF
    SLICE_X10Y7.CLK      Tdh         (-Th)    -0.030   count[1]_input_buf[3][0]_wide_mux_15_OUT<14>
                                                       Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (0.714ns logic, 1.986ns route)
                                                       (26.4% logic, 73.6% route)

  Maximum Clock Path at Slow Process Corner: clk to Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y7.CLK      net (fanout=18)       1.263   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (0.999ns logic, 2.098ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_8_0 (SLICE_X14Y7.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.385ns (data path - clock path + uncertainty)
  Source:               data_in<7> (PAD)
  Destination:          Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_8_0 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.737ns (Levels of Logic = 1)
  Clock Path Delay:     3.098ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: data_in<7> to Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V8.I                 Tiopi                 0.684   data_in<7>
                                                       data_in<7>
                                                       data_in_7_IBUF
                                                       ProtoComp219.IMUX.10
    SLICE_X14Y7.BX       net (fanout=1)        2.141   data_in_7_IBUF
    SLICE_X14Y7.CLK      Tdh         (-Th)     0.088   count[1]_input_buf[3][0]_wide_mux_15_OUT<12>
                                                       Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_8_0
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (0.596ns logic, 2.141ns route)
                                                       (21.8% logic, 78.2% route)

  Maximum Clock Path at Slow Process Corner: clk to Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y7.CLK      net (fanout=18)       1.264   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.999ns logic, 2.099ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_1_0 (SLICE_X10Y7.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.358ns (data path - clock path + uncertainty)
  Source:               data_in<14> (PAD)
  Destination:          Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_1_0 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Clock Path Delay:     3.097ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: data_in<14> to Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.684   data_in<14>
                                                       data_in<14>
                                                       data_in_14_IBUF
                                                       ProtoComp219.IMUX.17
    SLICE_X10Y7.AX       net (fanout=1)        2.150   data_in_14_IBUF
    SLICE_X10Y7.CLK      Tdh         (-Th)     0.071   count[1]_input_buf[3][0]_wide_mux_15_OUT<14>
                                                       Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.613ns logic, 2.150ns route)
                                                       (22.2% logic, 77.8% route)

  Maximum Clock Path at Slow Process Corner: clk to Mshreg_count[1]_input_buf[3][0]_wide_mux_15_OUT_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y7.CLK      net (fanout=18)       1.263   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (0.999ns logic, 2.098ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   8.549ns.
--------------------------------------------------------------------------------

Paths for end point req_out (N4.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 8.549ns (clock path + data path + uncertainty)
  Source:               req_out_buf (FF)
  Destination:          req_out (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      5.448ns (Levels of Logic = 1)
  Clock Path Delay:     3.076ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to req_out_buf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y20.CLK      net (fanout=18)       1.242   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (0.999ns logic, 2.077ns route)
                                                       (32.5% logic, 67.5% route)

  Maximum Data Path at Slow Process Corner: req_out_buf to req_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.CQ       Tcko                  0.391   req_out_buf
                                                       req_out_buf
    N4.O                 net (fanout=9)        3.056   req_out_buf
    N4.PAD               Tioop                 2.001   req_out
                                                       req_out_OBUF
                                                       req_out
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (2.392ns logic, 3.056ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point data_out<10> (N5.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 8.247ns (clock path + data path + uncertainty)
  Source:               sum_10 (FF)
  Destination:          data_out<10> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      5.120ns (Levels of Logic = 1)
  Clock Path Delay:     3.102ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to sum_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y10.CLK     net (fanout=18)       1.268   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (0.999ns logic, 2.103ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: sum_10 to data_out<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y10.CQ      Tcko                  0.447   sum<11>
                                                       sum_10
    N5.O                 net (fanout=1)        2.672   sum<10>
    N5.PAD               Tioop                 2.001   data_out<10>
                                                       data_out_10_OBUF
                                                       data_out<10>
    -------------------------------------------------  ---------------------------
    Total                                      5.120ns (2.448ns logic, 2.672ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point data_out<11> (P6.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 8.234ns (clock path + data path + uncertainty)
  Source:               sum_11 (FF)
  Destination:          data_out<11> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      5.107ns (Levels of Logic = 1)
  Clock Path Delay:     3.102ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to sum_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y10.CLK     net (fanout=18)       1.268   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (0.999ns logic, 2.103ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: sum_11 to data_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y10.DQ      Tcko                  0.447   sum<11>
                                                       sum_11
    P6.O                 net (fanout=1)        2.659   sum<11>
    P6.PAD               Tioop                 2.001   data_out<11>
                                                       data_out_11_OBUF
                                                       data_out<11>
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (2.448ns logic, 2.659ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point data_out<5> (V5.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 4.053ns (clock path + data path - uncertainty)
  Source:               sum_5 (FF)
  Destination:          data_out<5> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.626ns (Levels of Logic = 1)
  Clock Path Delay:     1.452ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to sum_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.356   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y8.CLK      net (fanout=18)       0.716   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.380ns logic, 1.072ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Data Path at Fast Process Corner: sum_5 to data_out<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y8.BQ       Tcko                  0.234   sum<7>
                                                       sum_5
    V5.O                 net (fanout=1)        1.354   sum<5>
    V5.PAD               Tioop                 1.038   data_out<5>
                                                       data_out_5_OBUF
                                                       data_out<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (1.272ns logic, 1.354ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point data_out<3> (T5.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 4.064ns (clock path + data path - uncertainty)
  Source:               sum_3 (FF)
  Destination:          data_out<3> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Delay:     1.452ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.356   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X11Y8.CLK      net (fanout=18)       0.716   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.380ns logic, 1.072ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Data Path at Fast Process Corner: sum_3 to data_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y8.DQ       Tcko                  0.198   sum<3>
                                                       sum_3
    T5.O                 net (fanout=1)        1.401   sum<3>
    T5.PAD               Tioop                 1.038   data_out<3>
                                                       data_out_3_OBUF
                                                       data_out<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (1.236ns logic, 1.401ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point data_out<0> (N6.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 4.071ns (clock path + data path - uncertainty)
  Source:               sum_0 (FF)
  Destination:          data_out<0> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.644ns (Levels of Logic = 1)
  Clock Path Delay:     1.452ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to sum_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp219.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.356   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X11Y8.CLK      net (fanout=18)       0.716   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.380ns logic, 1.072ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Data Path at Fast Process Corner: sum_0 to data_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y8.AQ       Tcko                  0.198   sum<3>
                                                       sum_0
    N6.O                 net (fanout=1)        1.408   sum<0>
    N6.PAD               Tioop                 1.038   data_out<0>
                                                       data_out_0_OBUF
                                                       data_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (1.236ns logic, 1.408ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ack_in      |    7.050(R)|      SLOW  |   -1.085(R)|      SLOW  |clk_BUFGP         |   0.000|
ack_out     |    7.161(R)|      SLOW  |   -0.587(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<0>  |    0.608(R)|      FAST  |    0.083(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<1>  |    0.652(R)|      FAST  |    0.043(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<2>  |    0.536(R)|      FAST  |    0.165(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<3>  |    0.487(R)|      FAST  |    0.248(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<4>  |    0.715(R)|      FAST  |   -0.013(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<5>  |    0.724(R)|      FAST  |   -0.057(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<6>  |    0.640(R)|      FAST  |    0.027(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<7>  |    0.391(R)|      FAST  |    0.386(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<8>  |    0.415(R)|      FAST  |    0.359(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<9>  |    0.553(R)|      FAST  |    0.172(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<10> |    0.615(R)|      FAST  |    0.060(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<11> |    0.578(R)|      FAST  |    0.122(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<12> |    0.522(R)|      FAST  |    0.177(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<13> |    0.481(R)|      FAST  |    0.248(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<14> |    0.402(R)|      FAST  |    0.359(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<15> |    0.373(R)|      FAST  |    0.422(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    5.211(R)|      SLOW  |    0.165(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |         7.681(R)|      SLOW  |         4.071(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1> |         7.681(R)|      SLOW  |         4.071(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2> |         7.656(R)|      SLOW  |         4.071(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3> |         7.667(R)|      SLOW  |         4.064(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<4> |         7.883(R)|      SLOW  |         4.178(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<5> |         7.673(R)|      SLOW  |         4.053(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<6> |         8.003(R)|      SLOW  |         4.306(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<7> |         8.003(R)|      SLOW  |         4.306(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<8> |         8.173(R)|      SLOW  |         4.461(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<9> |         8.077(R)|      SLOW  |         4.365(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<10>|         8.247(R)|      SLOW  |         4.462(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<11>|         8.234(R)|      SLOW  |         4.456(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<12>|         8.055(R)|      SLOW  |         4.351(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<13>|         8.069(R)|      SLOW  |         4.357(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<14>|         7.925(R)|      SLOW  |         4.259(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<15>|         7.925(R)|      SLOW  |         4.259(R)|      FAST  |clk_BUFGP         |   0.000|
req_in      |         8.046(R)|      SLOW  |         4.265(R)|      FAST  |clk_BUFGP         |   0.000|
req_out     |         8.549(R)|      SLOW  |         4.610(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.549|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5812 paths, 0 nets, and 1953 connections

Design statistics:
   Minimum period:   9.549ns{1}   (Maximum frequency: 104.723MHz)
   Minimum input required time before clock:   7.161ns
   Maximum output delay after clock:   8.549ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 17 22:24:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 292 MB



