INFO-FLOW: Workspace /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1 opened at Thu Jan 27 10:53:35 KST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.54 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.74 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./Systolic_Array_PCNN_based/solution1/directives.tcl 
Execute     set_directive_top -name coreConv coreConv 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
Execute     set_directive_top -name Conv_sysarr Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
Execute     set_directive_top -name Conv_sysarr_dbbuf Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top Conv_sysarr -name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.48 sec.
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.52 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command       ap_eval done; 0.23 sec.
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365:38
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:381:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388:43
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388:55
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388:61
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388:65
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389:36
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389:48
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389:64
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389:80
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:391:7
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392:7
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392:17
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:393:7
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:393:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:393:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:393:43
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394:63
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394:87
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394:91
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394:95
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394:99
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394:105
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375:4
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292:45
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:318:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338:3
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308:2
Execute       send_msg_by_id WARNING @200-471@%s%s 40 Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 40 issue(s) in file Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.3 sec.
Command       clang_tidy done; 0.3 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.err.log 
Command       ap_eval done; 0.26 sec.
WARNING: [HLS 207-5324] unused parameter 'output_l1_local': Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127:13
WARNING: [HLS 207-5324] unused parameter 'TILESIZE_R': Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128:60
WARNING: [HLS 207-5324] unused parameter 'TILESIZE_S': Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128:77
WARNING: [HLS 207-5324] unused parameter 'isFirst': Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128:94
WARNING: [HLS 207-5324] unused parameter 'bubble_h': Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176:7
WARNING: [HLS 207-5324] unused parameter 'bubble_w': Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176:21
WARNING: [HLS 207-5359] Only for/while/do support the pipeline  pragma: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:199:9
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.g.bc"  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.g.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.35 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.35 sec.
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr -reflow-float-conversion -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.45 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.45 sec.
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=Conv_sysarr -mllvm -hls-db-dir -mllvm /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.lto.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.37 sec.
INFO: [HLS 214-131] Inlining function 'doSysArr' into 'runSysArr' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86:19) in function 'runDataL2toL1' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:107:20) in function 'runOutputL1toL2' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:107:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_4' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_310_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310:20) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_5' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:326:20) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:326:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_8' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:344:20) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:344:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_411_11' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:411:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:411:21)
INFO: [HLS 214-115] Burst read of length 4 and bit width 8 has been inferred on port 'gmem0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:314:23)
INFO: [HLS 214-115] Burst read of length 4 and bit width 8 has been inferred on port 'gmem1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:331:30)
INFO: [HLS 214-115] Burst read of length 4 and bit width 8 has been inferred on port 'gmem2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:349:26)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18890 ; free virtual = 52971
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18890 ; free virtual = 52971
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Conv_sysarr -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.0.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18888 ; free virtual = 52969
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18887 ; free virtual = 52969
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc to /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'LOOP_L2_W_IN' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) in function 'runDataL2toL1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INPUT_ROW' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190) in function 'runSysArr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_L2_W' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105) in function 'runOutputL1toL2' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_l2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l2_reduction'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regfile' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:379) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:380) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regfile' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:378) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop LOOP_S_OUTER (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365)  of function 'Conv_sysarr'.
INFO: [XFORM 203-721] Changing loop 'BIAS_DRAM_READ' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310)  to a process function for dataflow in function 'Conv_sysarr'.
INFO: [XFORM 203-721] Changing loop 'WEIGHT_DRAM_READ' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:320)  to a process function for dataflow in function 'Conv_sysarr'.
INFO: [XFORM 203-721] Changing loop 'INPUT_DRAM_READ' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340)  to a process function for dataflow in function 'Conv_sysarr'.
INFO: [XFORM 203-721] Changing loop 'LOOP_K_OUTER' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357)  to a process function for dataflow in function 'Conv_sysarr'.
INFO: [XFORM 203-721] Changing loop 'OUTPUT_DRAM_WRITE' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:407)  to a process function for dataflow in function 'Conv_sysarr'.
INFO: [XFORM 203-721] Extract dataflow region from loop LOOP_S_MOST_OUTER (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298)  of function 'Conv_sysarr'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop LOOP_R_MOST_OUTER at Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290 in function 'Conv_sysarr': unexpected instruction at Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292:26  'mul77.cast'. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_LOOP_S_OUTER', detected/extracted 5 process function(s): 
	 'dataflow_in_loop_LOOP_S_OUTER.entry28'
	 'runWeight2Reg'
	 'runDataL2toL1'
	 'runSysArr'
	 'runOutputL1toL2'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_LOOP_S_MOST_OUTER', detected/extracted 6 process function(s): 
	 'dataflow_in_loop_LOOP_S_MOST_OUTER.entry34'
	 'BIAS_DRAM_READ_proc'
	 'WEIGHT_DRAM_READ_proc'
	 'INPUT_DRAM_READ_proc'
	 'LOOP_K_OUTER_proc'
	 'OUTPUT_DRAM_WRITE_proc'.
Command         transform done; 0.61 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190:27) to (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163:28) in function 'runSysArr'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'runDataL2toL1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82:52)...6 expression(s) balanced.
Command         transform done; 0.62 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18867 ; free virtual = 52949
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.2.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_S_INNER' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187:25) in function 'runSysArr' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_R_INNER' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185:25) in function 'runSysArr'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_L2_H' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103:22) in function 'runOutputL1toL2'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_L2_H_IN' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82:25) in function 'runDataL2toL1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[2][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[3][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]21.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]22.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]23.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]24.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2_reduction.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2_reduction.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2_reduction.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2_reduction.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[3]24.i' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l2_reduction.0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l2.0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l2_reduction.0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]17.i' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91:39)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2.0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:331:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2.0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:349:24)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2.0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:314:21)
WARNING: [HLS 200-1449] Process runWeight2Reg has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process runDataL2toL1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_LOOP_S_OUTER has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc15 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc16 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc17 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc18 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc19 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_LOOP_S_MOST_OUTER has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 1.59 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18694 ; free virtual = 52776
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.03 sec.
Command     elaborate done; 13.03 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Conv_sysarr' ...
Execute       ap_set_top_model Conv_sysarr 
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_LOOP_S_MOST_OUTER.entry34' to 'dataflow_in_loop_LOOP_S_MOST_OUTER_entry34'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_LOOP_S_OUTER.entry28' to 'dataflow_in_loop_LOOP_S_OUTER_entry28'.
WARNING: [SYN 201-103] Legalizing function name 'LOOP_K_OUTER_proc.wrapper' to 'LOOP_K_OUTER_proc_wrapper'.
Execute       get_model_list Conv_sysarr -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Conv_sysarr 
Execute       preproc_iomode -model dataflow_parent_loop_proc 
Execute       preproc_iomode -model dataflow_in_loop_LOOP_S_MOST_OUTER 
Execute       preproc_iomode -model OUTPUT_DRAM_WRITE_proc 
Execute       preproc_iomode -model LOOP_K_OUTER_proc 
Execute       preproc_iomode -model LOOP_K_OUTER_proc.wrapper 
Execute       preproc_iomode -model dataflow_parent_loop_proc19 
Execute       preproc_iomode -model dataflow_parent_loop_proc18 
Execute       preproc_iomode -model dataflow_parent_loop_proc17 
Execute       preproc_iomode -model dataflow_parent_loop_proc16 
Execute       preproc_iomode -model dataflow_parent_loop_proc15 
Execute       preproc_iomode -model dataflow_in_loop_LOOP_S_OUTER 
Execute       preproc_iomode -model runOutputL1toL2 
Execute       preproc_iomode -model runSysArr 
Execute       preproc_iomode -model runDataL2toL1 
Execute       preproc_iomode -model runWeight2Reg 
Execute       preproc_iomode -model dataflow_in_loop_LOOP_S_OUTER.entry28 
Execute       preproc_iomode -model INPUT_DRAM_READ_proc 
Execute       preproc_iomode -model WEIGHT_DRAM_READ_proc 
Execute       preproc_iomode -model BIAS_DRAM_READ_proc 
Execute       preproc_iomode -model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
Execute       get_model_list Conv_sysarr -filter all-wo-channel 
INFO-FLOW: Model list for configure: dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 BIAS_DRAM_READ_proc WEIGHT_DRAM_READ_proc INPUT_DRAM_READ_proc dataflow_in_loop_LOOP_S_OUTER.entry28 runWeight2Reg runDataL2toL1 runSysArr runOutputL1toL2 dataflow_in_loop_LOOP_S_OUTER dataflow_parent_loop_proc15 dataflow_parent_loop_proc16 dataflow_parent_loop_proc17 dataflow_parent_loop_proc18 dataflow_parent_loop_proc19 LOOP_K_OUTER_proc.wrapper LOOP_K_OUTER_proc OUTPUT_DRAM_WRITE_proc dataflow_in_loop_LOOP_S_MOST_OUTER dataflow_parent_loop_proc Conv_sysarr
INFO-FLOW: Configuring Module : dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 ...
Execute       set_default_model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
Execute       apply_spec_resource_limit dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
INFO-FLOW: Configuring Module : BIAS_DRAM_READ_proc ...
Execute       set_default_model BIAS_DRAM_READ_proc 
Execute       apply_spec_resource_limit BIAS_DRAM_READ_proc 
INFO-FLOW: Configuring Module : WEIGHT_DRAM_READ_proc ...
Execute       set_default_model WEIGHT_DRAM_READ_proc 
Execute       apply_spec_resource_limit WEIGHT_DRAM_READ_proc 
INFO-FLOW: Configuring Module : INPUT_DRAM_READ_proc ...
Execute       set_default_model INPUT_DRAM_READ_proc 
Execute       apply_spec_resource_limit INPUT_DRAM_READ_proc 
INFO-FLOW: Configuring Module : dataflow_in_loop_LOOP_S_OUTER.entry28 ...
Execute       set_default_model dataflow_in_loop_LOOP_S_OUTER.entry28 
Execute       apply_spec_resource_limit dataflow_in_loop_LOOP_S_OUTER.entry28 
INFO-FLOW: Configuring Module : runWeight2Reg ...
Execute       set_default_model runWeight2Reg 
Execute       apply_spec_resource_limit runWeight2Reg 
INFO-FLOW: Configuring Module : runDataL2toL1 ...
Execute       set_default_model runDataL2toL1 
Execute       apply_spec_resource_limit runDataL2toL1 
INFO-FLOW: Configuring Module : runSysArr ...
Execute       set_default_model runSysArr 
Execute       apply_spec_resource_limit runSysArr 
INFO-FLOW: Configuring Module : runOutputL1toL2 ...
Execute       set_default_model runOutputL1toL2 
Execute       apply_spec_resource_limit runOutputL1toL2 
INFO-FLOW: Configuring Module : dataflow_in_loop_LOOP_S_OUTER ...
Execute       set_default_model dataflow_in_loop_LOOP_S_OUTER 
Execute       apply_spec_resource_limit dataflow_in_loop_LOOP_S_OUTER 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc15 ...
Execute       set_default_model dataflow_parent_loop_proc15 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc15 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc16 ...
Execute       set_default_model dataflow_parent_loop_proc16 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc16 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc17 ...
Execute       set_default_model dataflow_parent_loop_proc17 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc17 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc18 ...
Execute       set_default_model dataflow_parent_loop_proc18 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc18 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc19 ...
Execute       set_default_model dataflow_parent_loop_proc19 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc19 
INFO-FLOW: Configuring Module : LOOP_K_OUTER_proc.wrapper ...
Execute       set_default_model LOOP_K_OUTER_proc.wrapper 
Execute       apply_spec_resource_limit LOOP_K_OUTER_proc.wrapper 
INFO-FLOW: Configuring Module : LOOP_K_OUTER_proc ...
Execute       set_default_model LOOP_K_OUTER_proc 
Execute       apply_spec_resource_limit LOOP_K_OUTER_proc 
INFO-FLOW: Configuring Module : OUTPUT_DRAM_WRITE_proc ...
Execute       set_default_model OUTPUT_DRAM_WRITE_proc 
Execute       apply_spec_resource_limit OUTPUT_DRAM_WRITE_proc 
INFO-FLOW: Configuring Module : dataflow_in_loop_LOOP_S_MOST_OUTER ...
Execute       set_default_model dataflow_in_loop_LOOP_S_MOST_OUTER 
Execute       apply_spec_resource_limit dataflow_in_loop_LOOP_S_MOST_OUTER 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc 
INFO-FLOW: Configuring Module : Conv_sysarr ...
Execute       set_default_model Conv_sysarr 
Execute       apply_spec_resource_limit Conv_sysarr 
INFO-FLOW: Model list for preprocess: dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 BIAS_DRAM_READ_proc WEIGHT_DRAM_READ_proc INPUT_DRAM_READ_proc dataflow_in_loop_LOOP_S_OUTER.entry28 runWeight2Reg runDataL2toL1 runSysArr runOutputL1toL2 dataflow_in_loop_LOOP_S_OUTER dataflow_parent_loop_proc15 dataflow_parent_loop_proc16 dataflow_parent_loop_proc17 dataflow_parent_loop_proc18 dataflow_parent_loop_proc19 LOOP_K_OUTER_proc.wrapper LOOP_K_OUTER_proc OUTPUT_DRAM_WRITE_proc dataflow_in_loop_LOOP_S_MOST_OUTER dataflow_parent_loop_proc Conv_sysarr
INFO-FLOW: Preprocessing Module: dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 ...
Execute       set_default_model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
Execute       cdfg_preprocess -model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
INFO-FLOW: Preprocessing Module: BIAS_DRAM_READ_proc ...
Execute       set_default_model BIAS_DRAM_READ_proc 
Execute       cdfg_preprocess -model BIAS_DRAM_READ_proc 
Execute       rtl_gen_preprocess BIAS_DRAM_READ_proc 
INFO-FLOW: Preprocessing Module: WEIGHT_DRAM_READ_proc ...
Execute       set_default_model WEIGHT_DRAM_READ_proc 
Execute       cdfg_preprocess -model WEIGHT_DRAM_READ_proc 
Execute       rtl_gen_preprocess WEIGHT_DRAM_READ_proc 
INFO-FLOW: Preprocessing Module: INPUT_DRAM_READ_proc ...
Execute       set_default_model INPUT_DRAM_READ_proc 
Execute       cdfg_preprocess -model INPUT_DRAM_READ_proc 
Execute       rtl_gen_preprocess INPUT_DRAM_READ_proc 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_LOOP_S_OUTER.entry28 ...
Execute       set_default_model dataflow_in_loop_LOOP_S_OUTER.entry28 
Execute       cdfg_preprocess -model dataflow_in_loop_LOOP_S_OUTER.entry28 
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S_OUTER.entry28 
INFO-FLOW: Preprocessing Module: runWeight2Reg ...
Execute       set_default_model runWeight2Reg 
Execute       cdfg_preprocess -model runWeight2Reg 
Execute       rtl_gen_preprocess runWeight2Reg 
INFO-FLOW: Preprocessing Module: runDataL2toL1 ...
Execute       set_default_model runDataL2toL1 
Execute       cdfg_preprocess -model runDataL2toL1 
Execute       rtl_gen_preprocess runDataL2toL1 
INFO-FLOW: Preprocessing Module: runSysArr ...
Execute       set_default_model runSysArr 
Execute       cdfg_preprocess -model runSysArr 
Execute       rtl_gen_preprocess runSysArr 
INFO-FLOW: Preprocessing Module: runOutputL1toL2 ...
Execute       set_default_model runOutputL1toL2 
Execute       cdfg_preprocess -model runOutputL1toL2 
Execute       rtl_gen_preprocess runOutputL1toL2 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_LOOP_S_OUTER ...
Execute       set_default_model dataflow_in_loop_LOOP_S_OUTER 
Execute       cdfg_preprocess -model dataflow_in_loop_LOOP_S_OUTER 
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S_OUTER 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc15 ...
Execute       set_default_model dataflow_parent_loop_proc15 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc15 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc15 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc16 ...
Execute       set_default_model dataflow_parent_loop_proc16 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc16 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc16 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc17 ...
Execute       set_default_model dataflow_parent_loop_proc17 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc17 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc17 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc18 ...
Execute       set_default_model dataflow_parent_loop_proc18 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc18 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc18 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc19 ...
Execute       set_default_model dataflow_parent_loop_proc19 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc19 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc19 
INFO-FLOW: Preprocessing Module: LOOP_K_OUTER_proc.wrapper ...
Execute       set_default_model LOOP_K_OUTER_proc.wrapper 
Execute       cdfg_preprocess -model LOOP_K_OUTER_proc.wrapper 
Execute       rtl_gen_preprocess LOOP_K_OUTER_proc.wrapper 
INFO-FLOW: Preprocessing Module: LOOP_K_OUTER_proc ...
Execute       set_default_model LOOP_K_OUTER_proc 
Execute       cdfg_preprocess -model LOOP_K_OUTER_proc 
Execute       rtl_gen_preprocess LOOP_K_OUTER_proc 
INFO-FLOW: Preprocessing Module: OUTPUT_DRAM_WRITE_proc ...
Execute       set_default_model OUTPUT_DRAM_WRITE_proc 
Execute       cdfg_preprocess -model OUTPUT_DRAM_WRITE_proc 
Execute       rtl_gen_preprocess OUTPUT_DRAM_WRITE_proc 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_LOOP_S_MOST_OUTER ...
Execute       set_default_model dataflow_in_loop_LOOP_S_MOST_OUTER 
Execute       cdfg_preprocess -model dataflow_in_loop_LOOP_S_MOST_OUTER 
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S_MOST_OUTER 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
INFO-FLOW: Preprocessing Module: Conv_sysarr ...
Execute       set_default_model Conv_sysarr 
Execute       cdfg_preprocess -model Conv_sysarr 
Execute       rtl_gen_preprocess Conv_sysarr 
INFO-FLOW: Model list for synthesis: dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 BIAS_DRAM_READ_proc WEIGHT_DRAM_READ_proc INPUT_DRAM_READ_proc dataflow_in_loop_LOOP_S_OUTER.entry28 runWeight2Reg runDataL2toL1 runSysArr runOutputL1toL2 dataflow_in_loop_LOOP_S_OUTER dataflow_parent_loop_proc15 dataflow_parent_loop_proc16 dataflow_parent_loop_proc17 dataflow_parent_loop_proc18 dataflow_parent_loop_proc19 LOOP_K_OUTER_proc.wrapper LOOP_K_OUTER_proc OUTPUT_DRAM_WRITE_proc dataflow_in_loop_LOOP_S_MOST_OUTER dataflow_parent_loop_proc Conv_sysarr
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_LOOP_S_MOST_OUTER_entry34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
Execute       schedule -model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.01 seconds; current allocated memory: 316.185 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_LOOP_S_MOST_OUTER.entry34.
Execute       set_default_model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
Execute       bind -model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 316.605 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_LOOP_S_MOST_OUTER.entry34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BIAS_DRAM_READ_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BIAS_DRAM_READ_proc 
Execute       schedule -model BIAS_DRAM_READ_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 316.779 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.sched.adb -f 
INFO-FLOW: Finish scheduling BIAS_DRAM_READ_proc.
Execute       set_default_model BIAS_DRAM_READ_proc 
Execute       bind -model BIAS_DRAM_READ_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 317.054 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.bind.adb -f 
INFO-FLOW: Finish binding BIAS_DRAM_READ_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WEIGHT_DRAM_READ_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model WEIGHT_DRAM_READ_proc 
Execute       schedule -model WEIGHT_DRAM_READ_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add9118_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul8816_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 317.410 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.sched.adb -f 
INFO-FLOW: Finish scheduling WEIGHT_DRAM_READ_proc.
Execute       set_default_model WEIGHT_DRAM_READ_proc 
Execute       bind -model WEIGHT_DRAM_READ_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 317.994 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.bind.adb -f 
INFO-FLOW: Finish binding WEIGHT_DRAM_READ_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'INPUT_DRAM_READ_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model INPUT_DRAM_READ_proc 
Execute       schedule -model INPUT_DRAM_READ_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul12712_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 318.243 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.sched.adb -f 
INFO-FLOW: Finish scheduling INPUT_DRAM_READ_proc.
Execute       set_default_model INPUT_DRAM_READ_proc 
Execute       bind -model INPUT_DRAM_READ_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 318.645 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.bind.adb -f 
INFO-FLOW: Finish binding INPUT_DRAM_READ_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_LOOP_S_OUTER_entry28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_LOOP_S_OUTER.entry28 
Execute       schedule -model dataflow_in_loop_LOOP_S_OUTER.entry28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 318.776 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_LOOP_S_OUTER.entry28.
Execute       set_default_model dataflow_in_loop_LOOP_S_OUTER.entry28 
Execute       bind -model dataflow_in_loop_LOOP_S_OUTER.entry28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.996 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_LOOP_S_OUTER.entry28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runWeight2Reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runWeight2Reg 
Execute       schedule -model runWeight2Reg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul4_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add93_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul61_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 319.612 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.sched.adb -f 
INFO-FLOW: Finish scheduling runWeight2Reg.
Execute       set_default_model runWeight2Reg 
Execute       bind -model runWeight2Reg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 320.617 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.bind.adb -f 
INFO-FLOW: Finish binding runWeight2Reg.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runDataL2toL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runDataL2toL1 
Execute       schedule -model runDataL2toL1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul6_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul3_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul9_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln82_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln82_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_L2_H_IN_LOOP_L2_W_IN'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 320.881 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.sched.adb -f 
INFO-FLOW: Finish scheduling runDataL2toL1.
Execute       set_default_model runDataL2toL1 
Execute       bind -model runDataL2toL1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 321.322 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.bind.adb -f 
INFO-FLOW: Finish binding runDataL2toL1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runSysArr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runSysArr 
Execute       schedule -model runSysArr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INPUT_ROW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 322.063 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.sched.adb -f 
INFO-FLOW: Finish scheduling runSysArr.
Execute       set_default_model runSysArr 
Execute       bind -model runSysArr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 323.015 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.bind.adb -f 
INFO-FLOW: Finish binding runSysArr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runOutputL1toL2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runOutputL1toL2 
Execute       schedule -model runOutputL1toL2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul11_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul5_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul3_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln103_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln103) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_L2_H_LOOP_L2_W'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 323.403 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.sched.adb -f 
INFO-FLOW: Finish scheduling runOutputL1toL2.
Execute       set_default_model runOutputL1toL2 
Execute       bind -model runOutputL1toL2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 324.002 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.bind.adb -f 
INFO-FLOW: Finish binding runOutputL1toL2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_LOOP_S_OUTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_LOOP_S_OUTER 
Execute       schedule -model dataflow_in_loop_LOOP_S_OUTER 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 324.276 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_LOOP_S_OUTER.
Execute       set_default_model dataflow_in_loop_LOOP_S_OUTER 
Execute       bind -model dataflow_in_loop_LOOP_S_OUTER 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 324.857 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_LOOP_S_OUTER.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc15 
Execute       schedule -model dataflow_parent_loop_proc15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 324.949 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc15.
Execute       set_default_model dataflow_parent_loop_proc15 
Execute       bind -model dataflow_parent_loop_proc15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 325.101 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc16 
Execute       schedule -model dataflow_parent_loop_proc16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 325.211 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc16.
Execute       set_default_model dataflow_parent_loop_proc16 
Execute       bind -model dataflow_parent_loop_proc16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 325.366 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc17 
Execute       schedule -model dataflow_parent_loop_proc17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 325.450 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc17.
Execute       set_default_model dataflow_parent_loop_proc17 
Execute       bind -model dataflow_parent_loop_proc17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 325.634 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc18 
Execute       schedule -model dataflow_parent_loop_proc18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 325.749 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc18.
Execute       set_default_model dataflow_parent_loop_proc18 
Execute       bind -model dataflow_parent_loop_proc18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 325.903 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc19 
Execute       schedule -model dataflow_parent_loop_proc19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 325.985 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc19.
Execute       set_default_model dataflow_parent_loop_proc19 
Execute       bind -model dataflow_parent_loop_proc19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 326.139 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOOP_K_OUTER_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LOOP_K_OUTER_proc.wrapper 
Execute       schedule -model LOOP_K_OUTER_proc.wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 326.225 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling LOOP_K_OUTER_proc.wrapper.
Execute       set_default_model LOOP_K_OUTER_proc.wrapper 
Execute       bind -model LOOP_K_OUTER_proc.wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 326.407 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.bind.adb -f 
INFO-FLOW: Finish binding LOOP_K_OUTER_proc.wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOOP_K_OUTER_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LOOP_K_OUTER_proc 
Execute       schedule -model LOOP_K_OUTER_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 326.512 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.sched.adb -f 
INFO-FLOW: Finish scheduling LOOP_K_OUTER_proc.
Execute       set_default_model LOOP_K_OUTER_proc 
Execute       bind -model LOOP_K_OUTER_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 326.690 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.bind.adb -f 
INFO-FLOW: Finish binding LOOP_K_OUTER_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OUTPUT_DRAM_WRITE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model OUTPUT_DRAM_WRITE_proc 
Execute       schedule -model OUTPUT_DRAM_WRITE_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul1924_i_i_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 327.309 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.sched.adb -f 
INFO-FLOW: Finish scheduling OUTPUT_DRAM_WRITE_proc.
Execute       set_default_model OUTPUT_DRAM_WRITE_proc 
Execute       bind -model OUTPUT_DRAM_WRITE_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 328.293 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.bind.adb -f 
INFO-FLOW: Finish binding OUTPUT_DRAM_WRITE_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_LOOP_S_MOST_OUTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_LOOP_S_MOST_OUTER 
Execute       schedule -model dataflow_in_loop_LOOP_S_MOST_OUTER 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_l2_0 (from BIAS_DRAM_READ_proc_U0 to OUTPUT_DRAM_WRITE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_l2_1 (from BIAS_DRAM_READ_proc_U0 to OUTPUT_DRAM_WRITE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_l2_2 (from BIAS_DRAM_READ_proc_U0 to OUTPUT_DRAM_WRITE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_l2_3 (from BIAS_DRAM_READ_proc_U0 to OUTPUT_DRAM_WRITE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 328.561 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_LOOP_S_MOST_OUTER.
Execute       set_default_model dataflow_in_loop_LOOP_S_MOST_OUTER 
Execute       bind -model dataflow_in_loop_LOOP_S_MOST_OUTER 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 329.321 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_LOOP_S_MOST_OUTER.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc 
Execute       schedule -model dataflow_parent_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 329.433 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc.
Execute       set_default_model dataflow_parent_loop_proc 
Execute       bind -model dataflow_parent_loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 329.694 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_sysarr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv_sysarr 
Execute       schedule -model Conv_sysarr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 329.924 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.sched.adb -f 
INFO-FLOW: Finish scheduling Conv_sysarr.
Execute       set_default_model Conv_sysarr 
Execute       bind -model Conv_sysarr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 330.357 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.bind.adb -f 
INFO-FLOW: Finish binding Conv_sysarr.
Execute       get_model_list Conv_sysarr -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 
Execute       rtl_gen_preprocess BIAS_DRAM_READ_proc 
Execute       rtl_gen_preprocess WEIGHT_DRAM_READ_proc 
Execute       rtl_gen_preprocess INPUT_DRAM_READ_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S_OUTER.entry28 
Execute       rtl_gen_preprocess runWeight2Reg 
Execute       rtl_gen_preprocess runDataL2toL1 
Execute       rtl_gen_preprocess runSysArr 
Execute       rtl_gen_preprocess runOutputL1toL2 
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S_OUTER 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc15 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc16 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc17 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc18 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc19 
Execute       rtl_gen_preprocess LOOP_K_OUTER_proc.wrapper 
Execute       rtl_gen_preprocess LOOP_K_OUTER_proc 
Execute       rtl_gen_preprocess OUTPUT_DRAM_WRITE_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S_MOST_OUTER 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess Conv_sysarr 
INFO-FLOW: Model list for RTL generation: dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 BIAS_DRAM_READ_proc WEIGHT_DRAM_READ_proc INPUT_DRAM_READ_proc dataflow_in_loop_LOOP_S_OUTER.entry28 runWeight2Reg runDataL2toL1 runSysArr runOutputL1toL2 dataflow_in_loop_LOOP_S_OUTER dataflow_parent_loop_proc15 dataflow_parent_loop_proc16 dataflow_parent_loop_proc17 dataflow_parent_loop_proc18 dataflow_parent_loop_proc19 LOOP_K_OUTER_proc.wrapper LOOP_K_OUTER_proc OUTPUT_DRAM_WRITE_proc dataflow_in_loop_LOOP_S_MOST_OUTER dataflow_parent_loop_proc Conv_sysarr
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_LOOP_S_MOST_OUTER_entry34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_LOOP_S_MOST_OUTER_entry34'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 330.891 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_entry34 
Execute       gen_rtl dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_entry34 
Execute       syn_report -csynth -model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.adb 
Execute       gen_tb_info dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BIAS_DRAM_READ_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BIAS_DRAM_READ_proc -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BIAS_DRAM_READ_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 332.272 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl BIAS_DRAM_READ_proc -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_BIAS_DRAM_READ_proc 
Execute       gen_rtl BIAS_DRAM_READ_proc -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_BIAS_DRAM_READ_proc 
Execute       syn_report -csynth -model BIAS_DRAM_READ_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/BIAS_DRAM_READ_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BIAS_DRAM_READ_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/BIAS_DRAM_READ_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BIAS_DRAM_READ_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model BIAS_DRAM_READ_proc -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.adb 
Execute       gen_tb_info BIAS_DRAM_READ_proc -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WEIGHT_DRAM_READ_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model WEIGHT_DRAM_READ_proc -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_12s_12ns_12s_12ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12s_12s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WEIGHT_DRAM_READ_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 333.999 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl WEIGHT_DRAM_READ_proc -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_WEIGHT_DRAM_READ_proc 
Execute       gen_rtl WEIGHT_DRAM_READ_proc -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_WEIGHT_DRAM_READ_proc 
Execute       syn_report -csynth -model WEIGHT_DRAM_READ_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/WEIGHT_DRAM_READ_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model WEIGHT_DRAM_READ_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/WEIGHT_DRAM_READ_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model WEIGHT_DRAM_READ_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model WEIGHT_DRAM_READ_proc -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.adb 
Execute       gen_tb_info WEIGHT_DRAM_READ_proc -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'INPUT_DRAM_READ_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model INPUT_DRAM_READ_proc -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_11ns_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'INPUT_DRAM_READ_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 336.542 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl INPUT_DRAM_READ_proc -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_INPUT_DRAM_READ_proc 
Execute       gen_rtl INPUT_DRAM_READ_proc -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_INPUT_DRAM_READ_proc 
Execute       syn_report -csynth -model INPUT_DRAM_READ_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/INPUT_DRAM_READ_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model INPUT_DRAM_READ_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/INPUT_DRAM_READ_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model INPUT_DRAM_READ_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model INPUT_DRAM_READ_proc -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.adb 
Execute       gen_tb_info INPUT_DRAM_READ_proc -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_LOOP_S_OUTER_entry28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_LOOP_S_OUTER.entry28 -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_LOOP_S_OUTER_entry28'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 338.184 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_LOOP_S_OUTER.entry28 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_entry28 
Execute       gen_rtl dataflow_in_loop_LOOP_S_OUTER.entry28 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_entry28 
Execute       syn_report -csynth -model dataflow_in_loop_LOOP_S_OUTER.entry28 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_OUTER_entry28_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_LOOP_S_OUTER.entry28 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_OUTER_entry28_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_LOOP_S_OUTER.entry28 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_in_loop_LOOP_S_OUTER.entry28 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.adb 
Execute       gen_tb_info dataflow_in_loop_LOOP_S_OUTER.entry28 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runWeight2Reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runWeight2Reg -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_12ns_12s_12s_12ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12s_12s_12_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runWeight2Reg'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 340.947 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl runWeight2Reg -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_runWeight2Reg 
Execute       gen_rtl runWeight2Reg -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_runWeight2Reg 
Execute       syn_report -csynth -model runWeight2Reg -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runWeight2Reg_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runWeight2Reg -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runWeight2Reg_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runWeight2Reg -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runWeight2Reg -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.adb 
Execute       gen_tb_info runWeight2Reg -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runDataL2toL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runDataL2toL1 -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_11s_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6s_6ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runDataL2toL1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 345.135 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl runDataL2toL1 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_runDataL2toL1 
Execute       gen_rtl runDataL2toL1 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_runDataL2toL1 
Execute       syn_report -csynth -model runDataL2toL1 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runDataL2toL1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runDataL2toL1 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runDataL2toL1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runDataL2toL1 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runDataL2toL1 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.adb 
Execute       gen_tb_info runDataL2toL1 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runSysArr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runSysArr -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runSysArr'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 347.785 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl runSysArr -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_runSysArr 
Execute       gen_rtl runSysArr -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_runSysArr 
Execute       syn_report -csynth -model runSysArr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runSysArr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runSysArr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runSysArr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runSysArr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runSysArr -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.adb 
Execute       gen_tb_info runSysArr -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runOutputL1toL2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runOutputL1toL2 -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_11s_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6s_6ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runOutputL1toL2'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 352.571 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl runOutputL1toL2 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_runOutputL1toL2 
Execute       gen_rtl runOutputL1toL2 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_runOutputL1toL2 
Execute       syn_report -csynth -model runOutputL1toL2 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runOutputL1toL2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runOutputL1toL2 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runOutputL1toL2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runOutputL1toL2 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runOutputL1toL2 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.adb 
Execute       gen_tb_info runOutputL1toL2 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_LOOP_S_OUTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_LOOP_S_OUTER -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_LOOP_S_OUTER'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 357.068 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_LOOP_S_OUTER -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER 
Execute       gen_rtl dataflow_in_loop_LOOP_S_OUTER -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER 
Execute       syn_report -csynth -model dataflow_in_loop_LOOP_S_OUTER -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_OUTER_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_LOOP_S_OUTER -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_OUTER_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_LOOP_S_OUTER -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model dataflow_in_loop_LOOP_S_OUTER -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.adb 
Execute       gen_tb_info dataflow_in_loop_LOOP_S_OUTER -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc15 -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc15'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 359.949 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc15 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dataflow_parent_loop_proc15 
Execute       gen_rtl dataflow_parent_loop_proc15 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dataflow_parent_loop_proc15 
Execute       syn_report -csynth -model dataflow_parent_loop_proc15 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc15 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc15 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_parent_loop_proc15 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.adb 
Execute       gen_tb_info dataflow_parent_loop_proc15 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc16 -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 361.435 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc16 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dataflow_parent_loop_proc16 
Execute       gen_rtl dataflow_parent_loop_proc16 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dataflow_parent_loop_proc16 
Execute       syn_report -csynth -model dataflow_parent_loop_proc16 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc16 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc16 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_parent_loop_proc16 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.adb 
Execute       gen_tb_info dataflow_parent_loop_proc16 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc17 -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc17'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 362.847 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc17 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dataflow_parent_loop_proc17 
Execute       gen_rtl dataflow_parent_loop_proc17 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dataflow_parent_loop_proc17 
Execute       syn_report -csynth -model dataflow_parent_loop_proc17 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc17 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc17 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_parent_loop_proc17 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.adb 
Execute       gen_tb_info dataflow_parent_loop_proc17 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc18 -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc18'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 364.304 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc18 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dataflow_parent_loop_proc18 
Execute       gen_rtl dataflow_parent_loop_proc18 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dataflow_parent_loop_proc18 
Execute       syn_report -csynth -model dataflow_parent_loop_proc18 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc18 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc18 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_parent_loop_proc18 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.adb 
Execute       gen_tb_info dataflow_parent_loop_proc18 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc19 -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc19'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 365.784 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc19 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dataflow_parent_loop_proc19 
Execute       gen_rtl dataflow_parent_loop_proc19 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dataflow_parent_loop_proc19 
Execute       syn_report -csynth -model dataflow_parent_loop_proc19 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc19 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc19 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_parent_loop_proc19 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.adb 
Execute       gen_tb_info dataflow_parent_loop_proc19 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOOP_K_OUTER_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model LOOP_K_OUTER_proc.wrapper -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOOP_K_OUTER_proc_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 367.245 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl LOOP_K_OUTER_proc.wrapper -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_LOOP_K_OUTER_proc_wrapper 
Execute       gen_rtl LOOP_K_OUTER_proc.wrapper -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_LOOP_K_OUTER_proc_wrapper 
Execute       syn_report -csynth -model LOOP_K_OUTER_proc.wrapper -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/LOOP_K_OUTER_proc_wrapper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model LOOP_K_OUTER_proc.wrapper -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/LOOP_K_OUTER_proc_wrapper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model LOOP_K_OUTER_proc.wrapper -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model LOOP_K_OUTER_proc.wrapper -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.adb 
Execute       gen_tb_info LOOP_K_OUTER_proc.wrapper -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOOP_K_OUTER_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model LOOP_K_OUTER_proc -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOOP_K_OUTER_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 368.781 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl LOOP_K_OUTER_proc -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_LOOP_K_OUTER_proc 
Execute       gen_rtl LOOP_K_OUTER_proc -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_LOOP_K_OUTER_proc 
Execute       syn_report -csynth -model LOOP_K_OUTER_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/LOOP_K_OUTER_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model LOOP_K_OUTER_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/LOOP_K_OUTER_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model LOOP_K_OUTER_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model LOOP_K_OUTER_proc -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.adb 
Execute       gen_tb_info LOOP_K_OUTER_proc -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OUTPUT_DRAM_WRITE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model OUTPUT_DRAM_WRITE_proc -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_11ns_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'OUTPUT_DRAM_WRITE_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 371.016 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl OUTPUT_DRAM_WRITE_proc -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_OUTPUT_DRAM_WRITE_proc 
Execute       gen_rtl OUTPUT_DRAM_WRITE_proc -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_OUTPUT_DRAM_WRITE_proc 
Execute       syn_report -csynth -model OUTPUT_DRAM_WRITE_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/OUTPUT_DRAM_WRITE_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model OUTPUT_DRAM_WRITE_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/OUTPUT_DRAM_WRITE_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model OUTPUT_DRAM_WRITE_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model OUTPUT_DRAM_WRITE_proc -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.adb 
Execute       gen_tb_info OUTPUT_DRAM_WRITE_proc -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_LOOP_S_MOST_OUTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_LOOP_S_MOST_OUTER -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1184_d2_S' is changed to 'fifo_w1184_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_LOOP_S_MOST_OUTER/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_LOOP_S_MOST_OUTER'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 377.979 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_LOOP_S_MOST_OUTER -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER 
Execute       gen_rtl dataflow_in_loop_LOOP_S_MOST_OUTER -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER 
Execute       syn_report -csynth -model dataflow_in_loop_LOOP_S_MOST_OUTER -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_MOST_OUTER_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_LOOP_S_MOST_OUTER -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_MOST_OUTER_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_LOOP_S_MOST_OUTER -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -model dataflow_in_loop_LOOP_S_MOST_OUTER -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.adb 
Execute       gen_tb_info dataflow_in_loop_LOOP_S_MOST_OUTER -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc -top_prefix Conv_sysarr_ -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 380.995 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dataflow_parent_loop_proc 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dataflow_parent_loop_proc 
Execute       syn_report -csynth -model dataflow_parent_loop_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model dataflow_parent_loop_proc -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.adb 
Execute       gen_tb_info dataflow_parent_loop_proc -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_sysarr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv_sysarr -top_prefix  -sub_prefix Conv_sysarr_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr/param' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr/bias_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr/weight_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr/conv_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv_sysarr' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'weight_l2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'weight_l2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'weight_l2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'weight_l2_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'output_l2_reduction_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'output_l2_reduction_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'output_l2_reduction_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'output_l2_reduction_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'output_l2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'output_l2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'output_l2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'output_l2_3' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'bias_in', 'weight_in', 'data_in' and 'conv_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_sysarr'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 384.271 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv_sysarr -istop -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr 
Execute       gen_rtl Conv_sysarr -istop -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr 
Execute       syn_report -csynth -model Conv_sysarr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/Conv_sysarr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Conv_sysarr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/Conv_sysarr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Conv_sysarr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model Conv_sysarr -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.adb 
Execute       gen_tb_info Conv_sysarr -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr 
Execute       export_constraint_db -f -tool general -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.constraint.tcl 
Execute       syn_report -designview -model Conv_sysarr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.design.xml 
Command       syn_report done; 0.24 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Conv_sysarr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Conv_sysarr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Conv_sysarr 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Conv_sysarr 
INFO-FLOW: Model list for RTL component generation: dataflow_in_loop_LOOP_S_MOST_OUTER.entry34 BIAS_DRAM_READ_proc WEIGHT_DRAM_READ_proc INPUT_DRAM_READ_proc dataflow_in_loop_LOOP_S_OUTER.entry28 runWeight2Reg runDataL2toL1 runSysArr runOutputL1toL2 dataflow_in_loop_LOOP_S_OUTER dataflow_parent_loop_proc15 dataflow_parent_loop_proc16 dataflow_parent_loop_proc17 dataflow_parent_loop_proc18 dataflow_parent_loop_proc19 LOOP_K_OUTER_proc.wrapper LOOP_K_OUTER_proc OUTPUT_DRAM_WRITE_proc dataflow_in_loop_LOOP_S_MOST_OUTER dataflow_parent_loop_proc Conv_sysarr
INFO-FLOW: Handling components in module [dataflow_in_loop_LOOP_S_MOST_OUTER_entry34] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.compgen.tcl 
INFO-FLOW: Handling components in module [BIAS_DRAM_READ_proc] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_mul_30s_30s_30_1_1.
INFO-FLOW: Append model Conv_sysarr_mul_30s_30s_30_1_1
INFO-FLOW: Handling components in module [WEIGHT_DRAM_READ_proc] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_mul_mul_12s_12s_12_4_1.
INFO-FLOW: Append model Conv_sysarr_mul_mul_12s_12s_12_4_1
INFO-FLOW: Found component Conv_sysarr_ama_addmuladd_12s_12ns_12s_12ns_12_4_1.
INFO-FLOW: Append model Conv_sysarr_ama_addmuladd_12s_12ns_12s_12ns_12_4_1
INFO-FLOW: Handling components in module [INPUT_DRAM_READ_proc] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_ama_addmuladd_11ns_11ns_11s_11ns_11_4_1.
INFO-FLOW: Append model Conv_sysarr_ama_addmuladd_11ns_11ns_11s_11ns_11_4_1
INFO-FLOW: Handling components in module [dataflow_in_loop_LOOP_S_OUTER_entry28] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.compgen.tcl 
INFO-FLOW: Handling components in module [runWeight2Reg] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_mux_42_8_1_1.
INFO-FLOW: Append model Conv_sysarr_mux_42_8_1_1
INFO-FLOW: Found component Conv_sysarr_mux_42_1_1_1.
INFO-FLOW: Append model Conv_sysarr_mux_42_1_1_1
INFO-FLOW: Found component Conv_sysarr_mux_42_1_1_1.
INFO-FLOW: Append model Conv_sysarr_mux_42_1_1_1
INFO-FLOW: Found component Conv_sysarr_mux_42_1_1_1.
INFO-FLOW: Append model Conv_sysarr_mux_42_1_1_1
INFO-FLOW: Found component Conv_sysarr_mux_42_1_1_1.
INFO-FLOW: Append model Conv_sysarr_mux_42_1_1_1
INFO-FLOW: Found component Conv_sysarr_ama_addmuladd_12ns_12s_12s_12ns_12_4_1.
INFO-FLOW: Append model Conv_sysarr_ama_addmuladd_12ns_12s_12s_12ns_12_4_1
INFO-FLOW: Handling components in module [runDataL2toL1] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model Conv_sysarr_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1.
INFO-FLOW: Append model Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1
INFO-FLOW: Found component Conv_sysarr_mul_mul_11s_11s_11_4_1.
INFO-FLOW: Append model Conv_sysarr_mul_mul_11s_11s_11_4_1
INFO-FLOW: Found component Conv_sysarr_ama_addmuladd_11ns_11s_11s_11ns_11_4_1.
INFO-FLOW: Append model Conv_sysarr_ama_addmuladd_11ns_11s_11s_11ns_11_4_1
INFO-FLOW: Found component Conv_sysarr_mac_muladd_6s_6s_6ns_6_4_1.
INFO-FLOW: Append model Conv_sysarr_mac_muladd_6s_6s_6ns_6_4_1
INFO-FLOW: Handling components in module [runSysArr] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_mul_32s_32s_32_1_1.
INFO-FLOW: Append model Conv_sysarr_mul_32s_32s_32_1_1
INFO-FLOW: Found component Conv_sysarr_mul_8s_8s_16_1_1.
INFO-FLOW: Append model Conv_sysarr_mul_8s_8s_16_1_1
INFO-FLOW: Found component Conv_sysarr_mac_muladd_8s_8s_32ns_32_2_1.
INFO-FLOW: Append model Conv_sysarr_mac_muladd_8s_8s_32ns_32_2_1
INFO-FLOW: Found component Conv_sysarr_mac_muladd_8s_8s_32ns_32_1_1.
INFO-FLOW: Append model Conv_sysarr_mac_muladd_8s_8s_32ns_32_1_1
INFO-FLOW: Handling components in module [runOutputL1toL2] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_runOutputL1toL2_output_l2_reduction_0.
INFO-FLOW: Append model Conv_sysarr_runOutputL1toL2_output_l2_reduction_0
INFO-FLOW: Handling components in module [dataflow_in_loop_LOOP_S_OUTER] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_fifo_w1184_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w1184_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w1120_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w1120_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w12_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w12_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w11_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w11_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w11_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w11_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w11_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w11_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w11_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w11_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w11_d4_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w11_d4_S
INFO-FLOW: Found component Conv_sysarr_fifo_w11_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w11_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w11_d4_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w11_d4_S
INFO-FLOW: Found component Conv_sysarr_fifo_w1184_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w1184_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w11_d3_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w11_d3_S
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w1120_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w1120_d2_S
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc15] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc16] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc17] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc18] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc19] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.compgen.tcl 
INFO-FLOW: Handling components in module [LOOP_K_OUTER_proc_wrapper] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [LOOP_K_OUTER_proc] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.compgen.tcl 
INFO-FLOW: Handling components in module [OUTPUT_DRAM_WRITE_proc] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_LOOP_S_MOST_OUTER] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_fifo_w384_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w384_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w1184_d2_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w1184_d2_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w544_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w544_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w30_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w30_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w30_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w30_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w64_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w64_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d2_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d2_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w30_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w30_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d2_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d2_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d2_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d2_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w64_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w64_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w30_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w30_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w30_d4_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w30_d4_S
INFO-FLOW: Found component Conv_sysarr_fifo_w30_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w30_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w30_d4_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w30_d4_S
INFO-FLOW: Found component Conv_sysarr_fifo_w64_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w64_d2_S
INFO-FLOW: Found component Conv_sysarr_fifo_w64_d4_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w64_d4_S
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w1184_d2_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w1184_d2_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w30_d3_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w30_d3_S
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w32_d3_S_x.
INFO-FLOW: Append model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: Found component Conv_sysarr_fifo_w480_d2_S.
INFO-FLOW: Append model Conv_sysarr_fifo_w480_d2_S
INFO-FLOW: Found component Conv_sysarr_start_for_BIAS_DRAM_READ_proc_U0.
INFO-FLOW: Append model Conv_sysarr_start_for_BIAS_DRAM_READ_proc_U0
INFO-FLOW: Found component Conv_sysarr_start_for_WEIGHT_DRAM_READ_proc_U0.
INFO-FLOW: Append model Conv_sysarr_start_for_WEIGHT_DRAM_READ_proc_U0
INFO-FLOW: Found component Conv_sysarr_start_for_INPUT_DRAM_READ_proc_U0.
INFO-FLOW: Append model Conv_sysarr_start_for_INPUT_DRAM_READ_proc_U0
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Conv_sysarr] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_control_s_axi.
INFO-FLOW: Append model Conv_sysarr_control_s_axi
INFO-FLOW: Found component Conv_sysarr_gmem0_m_axi.
INFO-FLOW: Append model Conv_sysarr_gmem0_m_axi
INFO-FLOW: Found component Conv_sysarr_gmem1_m_axi.
INFO-FLOW: Append model Conv_sysarr_gmem1_m_axi
INFO-FLOW: Found component Conv_sysarr_gmem2_m_axi.
INFO-FLOW: Append model Conv_sysarr_gmem2_m_axi
INFO-FLOW: Found component Conv_sysarr_gmem3_m_axi.
INFO-FLOW: Append model Conv_sysarr_gmem3_m_axi
INFO-FLOW: Append model dataflow_in_loop_LOOP_S_MOST_OUTER_entry34
INFO-FLOW: Append model BIAS_DRAM_READ_proc
INFO-FLOW: Append model WEIGHT_DRAM_READ_proc
INFO-FLOW: Append model INPUT_DRAM_READ_proc
INFO-FLOW: Append model dataflow_in_loop_LOOP_S_OUTER_entry28
INFO-FLOW: Append model runWeight2Reg
INFO-FLOW: Append model runDataL2toL1
INFO-FLOW: Append model runSysArr
INFO-FLOW: Append model runOutputL1toL2
INFO-FLOW: Append model dataflow_in_loop_LOOP_S_OUTER
INFO-FLOW: Append model dataflow_parent_loop_proc15
INFO-FLOW: Append model dataflow_parent_loop_proc16
INFO-FLOW: Append model dataflow_parent_loop_proc17
INFO-FLOW: Append model dataflow_parent_loop_proc18
INFO-FLOW: Append model dataflow_parent_loop_proc19
INFO-FLOW: Append model LOOP_K_OUTER_proc_wrapper
INFO-FLOW: Append model LOOP_K_OUTER_proc
INFO-FLOW: Append model OUTPUT_DRAM_WRITE_proc
INFO-FLOW: Append model dataflow_in_loop_LOOP_S_MOST_OUTER
INFO-FLOW: Append model dataflow_parent_loop_proc
INFO-FLOW: Append model Conv_sysarr
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Conv_sysarr_mul_30s_30s_30_1_1 Conv_sysarr_mul_mul_12s_12s_12_4_1 Conv_sysarr_ama_addmuladd_12s_12ns_12s_12ns_12_4_1 Conv_sysarr_ama_addmuladd_11ns_11ns_11s_11ns_11_4_1 Conv_sysarr_mux_42_8_1_1 Conv_sysarr_mux_42_1_1_1 Conv_sysarr_mux_42_1_1_1 Conv_sysarr_mux_42_1_1_1 Conv_sysarr_mux_42_1_1_1 Conv_sysarr_ama_addmuladd_12ns_12s_12s_12ns_12_4_1 Conv_sysarr_mul_32ns_32ns_64_1_1 Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1 Conv_sysarr_mul_mul_11s_11s_11_4_1 Conv_sysarr_ama_addmuladd_11ns_11s_11s_11ns_11_4_1 Conv_sysarr_mac_muladd_6s_6s_6ns_6_4_1 Conv_sysarr_mul_32s_32s_32_1_1 Conv_sysarr_mul_8s_8s_16_1_1 Conv_sysarr_mac_muladd_8s_8s_32ns_32_2_1 Conv_sysarr_mac_muladd_8s_8s_32ns_32_1_1 Conv_sysarr_runOutputL1toL2_output_l2_reduction_0 Conv_sysarr_fifo_w1184_d2_S Conv_sysarr_fifo_w1120_d2_S Conv_sysarr_fifo_w12_d2_S Conv_sysarr_fifo_w32_d2_S Conv_sysarr_fifo_w11_d2_S Conv_sysarr_fifo_w32_d2_S Conv_sysarr_fifo_w11_d2_S Conv_sysarr_fifo_w32_d2_S Conv_sysarr_fifo_w11_d2_S Conv_sysarr_fifo_w11_d2_S Conv_sysarr_fifo_w11_d4_S Conv_sysarr_fifo_w11_d2_S Conv_sysarr_fifo_w11_d4_S Conv_sysarr_fifo_w1184_d2_S Conv_sysarr_fifo_w11_d3_S Conv_sysarr_fifo_w32_d3_S Conv_sysarr_fifo_w32_d3_S Conv_sysarr_fifo_w32_d3_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w8_d2_S Conv_sysarr_fifo_w1120_d2_S Conv_sysarr_fifo_w384_d2_S Conv_sysarr_fifo_w1184_d2_S_x Conv_sysarr_fifo_w544_d2_S Conv_sysarr_fifo_w30_d2_S Conv_sysarr_fifo_w30_d2_S Conv_sysarr_fifo_w64_d2_S Conv_sysarr_fifo_w32_d2_S_x Conv_sysarr_fifo_w30_d2_S Conv_sysarr_fifo_w32_d2_S_x Conv_sysarr_fifo_w32_d2_S_x Conv_sysarr_fifo_w64_d2_S Conv_sysarr_fifo_w30_d2_S Conv_sysarr_fifo_w30_d4_S Conv_sysarr_fifo_w30_d2_S Conv_sysarr_fifo_w30_d4_S Conv_sysarr_fifo_w64_d2_S Conv_sysarr_fifo_w64_d4_S Conv_sysarr_fifo_w32_d3_S_x Conv_sysarr_fifo_w32_d3_S_x Conv_sysarr_fifo_w32_d3_S_x Conv_sysarr_fifo_w32_d3_S_x Conv_sysarr_fifo_w32_d3_S_x Conv_sysarr_fifo_w32_d3_S_x Conv_sysarr_fifo_w1184_d2_S_x Conv_sysarr_fifo_w30_d3_S Conv_sysarr_fifo_w32_d3_S_x Conv_sysarr_fifo_w32_d3_S_x Conv_sysarr_fifo_w32_d3_S_x Conv_sysarr_fifo_w480_d2_S Conv_sysarr_start_for_BIAS_DRAM_READ_proc_U0 Conv_sysarr_start_for_WEIGHT_DRAM_READ_proc_U0 Conv_sysarr_start_for_INPUT_DRAM_READ_proc_U0 Conv_sysarr_control_s_axi Conv_sysarr_gmem0_m_axi Conv_sysarr_gmem1_m_axi Conv_sysarr_gmem2_m_axi Conv_sysarr_gmem3_m_axi dataflow_in_loop_LOOP_S_MOST_OUTER_entry34 BIAS_DRAM_READ_proc WEIGHT_DRAM_READ_proc INPUT_DRAM_READ_proc dataflow_in_loop_LOOP_S_OUTER_entry28 runWeight2Reg runDataL2toL1 runSysArr runOutputL1toL2 dataflow_in_loop_LOOP_S_OUTER dataflow_parent_loop_proc15 dataflow_parent_loop_proc16 dataflow_parent_loop_proc17 dataflow_parent_loop_proc18 dataflow_parent_loop_proc19 LOOP_K_OUTER_proc_wrapper LOOP_K_OUTER_proc OUTPUT_DRAM_WRITE_proc dataflow_in_loop_LOOP_S_MOST_OUTER dataflow_parent_loop_proc Conv_sysarr
INFO-FLOW: To file: write model Conv_sysarr_mul_30s_30s_30_1_1
INFO-FLOW: To file: write model Conv_sysarr_mul_mul_12s_12s_12_4_1
INFO-FLOW: To file: write model Conv_sysarr_ama_addmuladd_12s_12ns_12s_12ns_12_4_1
INFO-FLOW: To file: write model Conv_sysarr_ama_addmuladd_11ns_11ns_11s_11ns_11_4_1
INFO-FLOW: To file: write model Conv_sysarr_mux_42_8_1_1
INFO-FLOW: To file: write model Conv_sysarr_mux_42_1_1_1
INFO-FLOW: To file: write model Conv_sysarr_mux_42_1_1_1
INFO-FLOW: To file: write model Conv_sysarr_mux_42_1_1_1
INFO-FLOW: To file: write model Conv_sysarr_mux_42_1_1_1
INFO-FLOW: To file: write model Conv_sysarr_ama_addmuladd_12ns_12s_12s_12ns_12_4_1
INFO-FLOW: To file: write model Conv_sysarr_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1
INFO-FLOW: To file: write model Conv_sysarr_mul_mul_11s_11s_11_4_1
INFO-FLOW: To file: write model Conv_sysarr_ama_addmuladd_11ns_11s_11s_11ns_11_4_1
INFO-FLOW: To file: write model Conv_sysarr_mac_muladd_6s_6s_6ns_6_4_1
INFO-FLOW: To file: write model Conv_sysarr_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model Conv_sysarr_mul_8s_8s_16_1_1
INFO-FLOW: To file: write model Conv_sysarr_mac_muladd_8s_8s_32ns_32_2_1
INFO-FLOW: To file: write model Conv_sysarr_mac_muladd_8s_8s_32ns_32_1_1
INFO-FLOW: To file: write model Conv_sysarr_runOutputL1toL2_output_l2_reduction_0
INFO-FLOW: To file: write model Conv_sysarr_fifo_w1184_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w1120_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w12_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w11_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w11_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w11_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w11_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w11_d4_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w11_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w11_d4_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w1184_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w11_d3_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w1120_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w384_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w1184_d2_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w544_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w30_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w30_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w64_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w30_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w64_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w30_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w30_d4_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w30_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w30_d4_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w64_d2_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w64_d4_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w1184_d2_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w30_d3_S
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w32_d3_S_x
INFO-FLOW: To file: write model Conv_sysarr_fifo_w480_d2_S
INFO-FLOW: To file: write model Conv_sysarr_start_for_BIAS_DRAM_READ_proc_U0
INFO-FLOW: To file: write model Conv_sysarr_start_for_WEIGHT_DRAM_READ_proc_U0
INFO-FLOW: To file: write model Conv_sysarr_start_for_INPUT_DRAM_READ_proc_U0
INFO-FLOW: To file: write model Conv_sysarr_control_s_axi
INFO-FLOW: To file: write model Conv_sysarr_gmem0_m_axi
INFO-FLOW: To file: write model Conv_sysarr_gmem1_m_axi
INFO-FLOW: To file: write model Conv_sysarr_gmem2_m_axi
INFO-FLOW: To file: write model Conv_sysarr_gmem3_m_axi
INFO-FLOW: To file: write model dataflow_in_loop_LOOP_S_MOST_OUTER_entry34
INFO-FLOW: To file: write model BIAS_DRAM_READ_proc
INFO-FLOW: To file: write model WEIGHT_DRAM_READ_proc
INFO-FLOW: To file: write model INPUT_DRAM_READ_proc
INFO-FLOW: To file: write model dataflow_in_loop_LOOP_S_OUTER_entry28
INFO-FLOW: To file: write model runWeight2Reg
INFO-FLOW: To file: write model runDataL2toL1
INFO-FLOW: To file: write model runSysArr
INFO-FLOW: To file: write model runOutputL1toL2
INFO-FLOW: To file: write model dataflow_in_loop_LOOP_S_OUTER
INFO-FLOW: To file: write model dataflow_parent_loop_proc15
INFO-FLOW: To file: write model dataflow_parent_loop_proc16
INFO-FLOW: To file: write model dataflow_parent_loop_proc17
INFO-FLOW: To file: write model dataflow_parent_loop_proc18
INFO-FLOW: To file: write model dataflow_parent_loop_proc19
INFO-FLOW: To file: write model LOOP_K_OUTER_proc_wrapper
INFO-FLOW: To file: write model LOOP_K_OUTER_proc
INFO-FLOW: To file: write model OUTPUT_DRAM_WRITE_proc
INFO-FLOW: To file: write model dataflow_in_loop_LOOP_S_MOST_OUTER
INFO-FLOW: To file: write model dataflow_parent_loop_proc
INFO-FLOW: To file: write model Conv_sysarr
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): Conv_sysarr
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_mul_30s_30s_30_1_1_Multiplier_0'
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_mul_32ns_32ns_64_1_1_Multiplier_1'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_mul_32s_32s_32_1_1_Multiplier_2'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_mul_8s_8s_16_1_1_Multiplier_3'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_c_U(Conv_sysarr_fifo_w1184_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_c1_U(Conv_sysarr_fifo_w1120_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ko_1_c_U(Conv_sysarr_fifo_w12_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'co_c_U(Conv_sysarr_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'co_c2_U(Conv_sysarr_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ro_c_U(Conv_sysarr_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ro_c3_U(Conv_sysarr_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'so_c_U(Conv_sysarr_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'so_c4_U(Conv_sysarr_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ho_c_U(Conv_sysarr_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ho_c5_U(Conv_sysarr_fifo_w11_d4_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'wo_c_U(Conv_sysarr_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'wo_c6_U(Conv_sysarr_fifo_w11_d4_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_c7_U(Conv_sysarr_fifo_w1184_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ko_1_c8_U(Conv_sysarr_fifo_w11_d3_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'co_c9_U(Conv_sysarr_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ro_c10_U(Conv_sysarr_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'so_c11_U(Conv_sysarr_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_0_0_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_0_1_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_0_2_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_0_3_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_1_0_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_1_1_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_1_2_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_1_3_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_2_0_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_2_1_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_2_2_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_2_3_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_3_0_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_3_1_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_3_2_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_3_3_U(Conv_sysarr_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_c12_U(Conv_sysarr_fifo_w1120_d2_S)' using Shift Registers.
Command       ap_source done; 0.33 sec.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_c_U(Conv_sysarr_fifo_w384_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_c1_U(Conv_sysarr_fifo_w1184_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_c2_U(Conv_sysarr_fifo_w544_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'kmo_c_U(Conv_sysarr_fifo_w30_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'kmo_c3_U(Conv_sysarr_fifo_w30_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'bias_in_c_U(Conv_sysarr_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cmo_c_U(Conv_sysarr_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cmo_c4_U(Conv_sysarr_fifo_w30_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rmo_c_U(Conv_sysarr_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'smo_c_U(Conv_sysarr_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_in_c_U(Conv_sysarr_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'hmo_c_U(Conv_sysarr_fifo_w30_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'hmo_c5_U(Conv_sysarr_fifo_w30_d4_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'wmo_c_U(Conv_sysarr_fifo_w30_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'wmo_c6_U(Conv_sysarr_fifo_w30_d4_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_in_c_U(Conv_sysarr_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_c_U(Conv_sysarr_fifo_w64_d4_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_L1_TILENUM_S_c_U(Conv_sysarr_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'lshr_ln282_cast_c_U(Conv_sysarr_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'lshr_ln282_1_cast_c_U(Conv_sysarr_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'lshr_ln282_2_cast_c_U(Conv_sysarr_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'lshr_ln282_3_cast_c_U(Conv_sysarr_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_L1_TILENUM_K_c_U(Conv_sysarr_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_c7_U(Conv_sysarr_fifo_w1184_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'kmo_c8_U(Conv_sysarr_fifo_w30_d3_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cmo_c9_U(Conv_sysarr_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rmo_c10_U(Conv_sysarr_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'smo_c11_U(Conv_sysarr_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'param_c12_U(Conv_sysarr_fifo_w480_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_BIAS_DRAM_READ_proc_U0_U(Conv_sysarr_start_for_BIAS_DRAM_READ_proc_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_WEIGHT_DRAM_READ_proc_U0_U(Conv_sysarr_start_for_WEIGHT_DRAM_READ_proc_U0)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_INPUT_DRAM_READ_proc_U0_U(Conv_sysarr_start_for_INPUT_DRAM_READ_proc_U0)' using Shift Registers.
Command       ap_source done; 0.43 sec.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Conv_sysarr xml_exists=0
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.constraint.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=113 #gSsdmPorts=4
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.dataonly.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.dataonly.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.constraint.tcl 
Execute       sc_get_clocks Conv_sysarr 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18571 ; free virtual = 52688
INFO: [VHDL 208-304] Generating VHDL RTL for Conv_sysarr.
INFO: [VLOG 209-307] Generating Verilog RTL for Conv_sysarr.
Execute       syn_report -model Conv_sysarr -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 10.1 sec.
Command   csynth_design done; 23.13 sec.
Command ap_source done; 23.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1 opened at Thu Jan 27 10:54:50 KST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.56 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.59 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.67 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./Systolic_Array_PCNN_based/solution1/directives.tcl 
Execute     set_directive_top -name coreConv coreConv 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
Execute     set_directive_top -name Conv_sysarr Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
Execute     set_directive_top -name Conv_sysarr_dbbuf Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute   export_design -rtl verilog -format xo 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=xo -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format xo -rtl verilog
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (sdx target): Conv_sysarr
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Conv_sysarr xml_exists=1
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.compgen.tcl 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.compgen.tcl 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER_entry34.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/BIAS_DRAM_READ_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/WEIGHT_DRAM_READ_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/INPUT_DRAM_READ_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER_entry28.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runDataL2toL1.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runOutputL1toL2.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_OUTER.compgen.tcl 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc15.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc16.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc17.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc19.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc_wrapper.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/LOOP_K_OUTER_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/OUTPUT_DRAM_WRITE_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_MOST_OUTER.compgen.tcl 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_bias_l2_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_weight_l2_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_data_l2_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       send_msg_by_id INFO @200-741@%s Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dataflow_in_loop_LOOP_S_MOST_OUTER_output_l2_0_memcore using a single memory for all blocks
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.compgen.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.constraint.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(0)=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/kernel.internal.xml srclang=c top=Conv_sysarr
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
INFO-FLOW: DBG:CMD:       ap_gen_kernel_xml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/kernel.internal.xml a Conv_sysarr none
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr.tbgen.tcl 
INFO-FLOW: Generating Kernel XML ...
Execute     transform -hls -top=Conv_sysarr -xcl-target=hls -xcl-xmlinfo=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/../../../kernel.xml -xcl-profiletype=none -always-inline -mem2reg -hlskernelxml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.cl.xml.bc -f 
