// Seed: 2126390581
module module_0 (
    output wand id_0,
    input wor id_1,
    output tri id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply0 id_9,
    output supply0 id_10
);
  assign id_0 = 1 - 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wor id_4
    , id_18,
    input wire id_5,
    output supply0 id_6,
    output wor id_7,
    input wor id_8,
    input tri id_9,
    output uwire id_10,
    output tri0 id_11,
    output wand id_12,
    input tri0 id_13,
    output wand id_14,
    input wire id_15,
    input wor id_16
);
  assign id_12 = 1;
  module_0(
      id_4, id_16, id_6, id_16, id_13, id_13, id_4, id_5, id_1, id_5, id_2
  );
endmodule
