
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116914                       # Number of seconds simulated
sim_ticks                                116913688311                       # Number of ticks simulated
final_tick                               1169582706376                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136468                       # Simulator instruction rate (inst/s)
host_op_rate                                   172148                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3630933                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926004                       # Number of bytes of host memory used
host_seconds                                 32199.36                       # Real time elapsed on the host
sim_insts                                  4394185144                       # Number of instructions simulated
sim_ops                                    5543047523                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1599744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       498432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       452352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       732800                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3290368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1873280                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1873280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12498                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3894                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5725                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25706                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14635                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14635                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13683120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4263248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3869111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6267872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28143565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14233                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15328                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16422                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14233                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              60215                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16022760                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16022760                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16022760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13683120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4263248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3869111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6267872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44166325                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140352568                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23412451                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18973069                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029546                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9473329                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8995772                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503935                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90292                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102177769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128870504                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23412451                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11499707                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28158374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6582265                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2847055                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11923612                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1637870                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137690232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.142659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.556465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109531858     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2646809      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2023986      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4961317      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1114437      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601807      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1216172      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          760317      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13833529     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137690232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166812                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.918191                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100987370                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4402294                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27725407                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109881                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4465278                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4040423                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41764                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155441428                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79196                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4465278                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101840429                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1233305                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1743130                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26973243                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1434845                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153846657                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        15085                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        266249                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       600723                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       139048                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216147814                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716560346                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716560346                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45452304                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38161                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21625                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4957375                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14834708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7250101                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       121680                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1607274                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151135261                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140406920                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       188368                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27565545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59644290                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5073                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137690232                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.019730                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.566002                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78896608     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24703012     17.94%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11538290      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8463753      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7530788      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990966      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2958689      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459055      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149071      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137690232                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564446     68.75%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        113670     13.84%     82.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142940     17.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117838365     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2110835      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13261198      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7179988      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140406920                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.000387                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             821056                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005848                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419513496                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178739366                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136876884                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141227976                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342610                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3600740                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1011                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          419                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       224328                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4465278                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         783443                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91272                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151173402                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        46280                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14834708                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7250101                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21607                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79818                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          419                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1107243                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153867                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2261110                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137879968                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743616                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2526952                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19921898                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19581870                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7178282                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.982383                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137056078                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136876884                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82084388                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227399032                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.975236                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360971                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28365215                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033210                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133224954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694061                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82848917     62.19%     62.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23566580     17.69%     79.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10389809      7.80%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5446354      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4334708      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1563909      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1320956      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989706      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2764015      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133224954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2764015                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281635589                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306814797                       # The number of ROB writes
system.switch_cpus0.timesIdled                  67100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2662336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.403526                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.403526                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.712491                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.712491                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621744788                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190652939                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145443552                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140352568                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23580203                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19125497                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2012967                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9746268                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9077599                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2538769                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93280                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103051822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128925430                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23580203                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11616368                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28378255                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6551799                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2577403                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12037634                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1582543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138520604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110142349     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2000696      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3657397      2.64%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3318257      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2111785      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1731284      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1003266      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1045923      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13509647      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138520604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168007                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.918583                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102007679                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3939718                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28013527                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        46783                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4512893                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4076131                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156037586                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4512893                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102826237                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1052303                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1725208                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27223090                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1180869                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154303523                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        221770                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       511082                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218301346                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    718522278                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    718522278                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172839051                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45462271                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34039                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17020                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4248741                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14621631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7255807                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83343                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1622221                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151380951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34040                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140695888                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       159436                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26507281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58152267                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    138520604                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79584475     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24259757     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12754660      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7365082      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8162541      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3024343      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2690791      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       516700      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       162255      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138520604                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         564309     68.92%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115692     14.13%     83.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       138801     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118483732     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1991008      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17019      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12985365      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7218764      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140695888                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.002446                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             818802                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005820                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    420890613                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177922487                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137604700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141514690                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       271333                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3354172                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       117910                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4512893                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         683230                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       103580                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151414991                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61573                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14621631                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7255807                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17020                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89599                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1126639                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1124542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2251181                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138370171                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12471032                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2325712                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19689455                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19691038                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7218423                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.985876                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137731199                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137604700                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80301647                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225497059                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.980422                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356110                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100660802                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123943213                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27472215                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2038266                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134007711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924896                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694772                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83023767     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23618141     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11733241      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3990781      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4912949      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1722838      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1211910      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1003871      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2790213      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134007711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100660802                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123943213                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18405353                       # Number of memory references committed
system.switch_cpus1.commit.loads             11267456                       # Number of loads committed
system.switch_cpus1.commit.membars              17020                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17889896                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111663401                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2556398                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2790213                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           282632926                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          307343930                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1831964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100660802                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123943213                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100660802                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.394312                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.394312                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.717200                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.717200                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623046910                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192637245                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145376585                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34040                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140352568                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23699144                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19417760                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2005765                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9738914                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9376562                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2424291                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92186                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105013795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127166023                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23699144                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11800853                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27569339                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6017103                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3261921                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12288963                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1568005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139839097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.112859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.537013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112269758     80.28%     80.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2224831      1.59%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3795007      2.71%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2193419      1.57%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1719919      1.23%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1527296      1.09%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          924913      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2311123      1.65%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12872831      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139839097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168854                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.906047                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104368528                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4417203                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26987799                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        71735                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3993831                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3883086                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     153302710                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3993831                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104893845                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         598927                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2935175                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26517022                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       900294                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     152258430                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         93616                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    214917563                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    708387537                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    708387537                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172051991                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        42865523                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34240                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17147                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2639394                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14163196                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7228478                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        69889                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1644505                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         147252437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138178429                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88026                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21993935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48886786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139839097                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988124                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547866                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83452161     59.68%     59.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21637569     15.47%     75.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11660525      8.34%     83.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8661369      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8435018      6.03%     95.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3133755      2.24%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2362363      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       318018      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       178319      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139839097                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         123026     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164078     37.39%     65.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       151773     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116620245     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1871485      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17093      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12466028      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7203578      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138178429                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.984509                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             438877                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    416722854                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    169280845                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    135229673                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138617306                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       283893                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2983255                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       118863                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3993831                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         401740                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53428                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    147286678                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       826576                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14163196                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7228478                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17147                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1150354                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1070846                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2221200                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136029038                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12152040                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2149387                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19355429                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19255025                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7203389                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.969195                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             135229716                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            135229673                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79979089                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        221562261                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.963500                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360978                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100035866                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123308585                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23978328                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2022701                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135845266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.907714                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.715808                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85979082     63.29%     63.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24033609     17.69%     80.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9395407      6.92%     87.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4944548      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4210953      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2022619      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       951319      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1476135      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2831594      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135845266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100035866                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123308585                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18289556                       # Number of memory references committed
system.switch_cpus2.commit.loads             11179941                       # Number of loads committed
system.switch_cpus2.commit.membars              17094                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17890693                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111009600                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2550407                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2831594                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           280300585                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          298569335                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 513471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100035866                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123308585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100035866                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.403022                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.403022                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.712747                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.712747                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       611721621                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188803570                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143103087                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34188                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               140352296                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21870249                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18026487                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1950790                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9024020                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8390446                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2296245                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86410                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106580960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120113180                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21870249                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10686691                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25100287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5760762                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2917836                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12361905                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1614724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    138376440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.065943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.485922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       113276153     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1297827      0.94%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1843203      1.33%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2425602      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2720166      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2026204      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1173553      0.85%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1722491      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11891241      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    138376440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155824                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.855798                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       105407282                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4483130                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24651074                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        57832                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3777120                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3495383                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     144954470                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3777120                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106132000                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1032920                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2141777                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23987118                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1305498                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     143999846                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          545                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        263081                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       539919                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          346                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    200789221                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    672721933                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    672721933                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164193490                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        36595651                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38166                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22138                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3920906                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13681669                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7114644                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       117871                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1548862                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         139994488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38133                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131060473                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25727                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20067938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     47296241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6077                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    138376440                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.947130                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506298                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     82924445     59.93%     59.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22328293     16.14%     76.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12365040      8.94%     85.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7984685      5.77%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7330727      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2929399      2.12%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1762383      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       507900      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       243568      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    138376440                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63059     22.67%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93470     33.60%     56.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       121662     43.73%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    110038643     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1999290      1.53%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16028      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11945549      9.11%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7060963      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131060473                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.933796                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             278191                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002123                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    400801304                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    160100884                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128576061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131338664                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       321074                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2846356                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       169519                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          103                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3777120                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         775963                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       106233                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140032621                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1275289                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13681669                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7114644                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22105                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         81072                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1145630                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1102405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2248035                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129301816                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11784524                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1758657                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18844129                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18118439                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7059605                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.921266                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128576309                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128576061                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75302077                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        204565325                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.916095                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368108                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96160518                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118185458                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21854877                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1982810                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    134599320                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878054                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684623                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     86694241     64.41%     64.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23031548     17.11%     81.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9045864      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4656450      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4062402      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1950928      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1689082      1.25%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       796348      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2672457      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    134599320                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96160518                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118185458                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17780427                       # Number of memory references committed
system.switch_cpus3.commit.loads             10835309                       # Number of loads committed
system.switch_cpus3.commit.membars              16028                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16950425                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106528347                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2411505                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2672457                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           271967198                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          283857910                       # The number of ROB writes
system.switch_cpus3.timesIdled                  44603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1975856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96160518                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118185458                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96160518                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.459563                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.459563                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.685137                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.685137                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       582620090                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178383303                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      135783537                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32056                       # number of misc regfile writes
system.l2.replacements                          25706                       # number of replacements
system.l2.tagsinuse                      65535.968490                       # Cycle average of tags in use
system.l2.total_refs                          2232790                       # Total number of references to valid blocks.
system.l2.sampled_refs                          91242                       # Sample count of references to valid blocks.
system.l2.avg_refs                          24.471077                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          5708.468568                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.570095                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5957.850762                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.009891                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1908.032936                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.458645                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1736.048361                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.996680                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2811.136763                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.243777                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          14056.719436                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11143.348148                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst              0.127436                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8678.383443                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          13485.573548                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.087104                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.090910                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.029114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000205                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.026490                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.042895                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000004                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.214489                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.170034                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000002                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.132422                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.205774                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        60685                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35105                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29472                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        44650                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  169912                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            67993                       # number of Writeback hits
system.l2.Writeback_hits::total                 67993                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        60685                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35105                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29472                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        44650                       # number of demand (read+write) hits
system.l2.demand_hits::total                   169912                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        60685                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35105                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29472                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        44650                       # number of overall hits
system.l2.overall_hits::total                  169912                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12498                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3894                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3534                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5718                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25699                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12498                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3894                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3534                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5725                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25706                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12498                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3894                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3534                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5725                       # number of overall misses
system.l2.overall_misses::total                 25706                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2344693                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2405444554                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2343635                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    797268058                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2472805                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    719507684                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2056797                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1141413230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5072851456                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1290009                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1290009                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2344693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2405444554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2343635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    797268058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2472805                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    719507684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2056797                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1142703239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5074141465                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2344693                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2405444554                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2343635                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    797268058                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2472805                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    719507684                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2056797                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1142703239                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5074141465                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38999                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33006                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        50368                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              195611                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        67993                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             67993                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73183                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38999                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33006                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        50375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               195618                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73183                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38999                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33006                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        50375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              195618                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.170777                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.099849                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.107071                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.113524                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.131378                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.170777                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.099849                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.107071                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.113648                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.131409                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.170777                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.099849                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.107071                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.113648                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.131409                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       180361                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 192466.358937                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 167402.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 204742.695942                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 164853.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 203595.835880                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 158215.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 199617.563834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197394.896922                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       184287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       184287                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       180361                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 192466.358937                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 167402.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 204742.695942                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 164853.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 203595.835880                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 158215.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 199598.819039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197391.327511                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       180361                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 192466.358937                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 167402.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 204742.695942                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 164853.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 203595.835880                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 158215.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 199598.819039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197391.327511                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14636                       # number of writebacks
system.l2.writebacks::total                     14636                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12498                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3894                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3534                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5718                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25699                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25706                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25706                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1586343                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1677246294                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1528136                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    570540969                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1601012                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    513699289                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1298234                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    808181480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3575681757                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       882119                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       882119                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1586343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1677246294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1528136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    570540969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1601012                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    513699289                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1298234                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    809063599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3576563876                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1586343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1677246294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1528136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    570540969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1601012                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    513699289                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1298234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    809063599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3576563876                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.170777                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.099849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107071                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.113524                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.131378                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.170777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.099849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.107071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.113648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.131409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.170777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.099849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.107071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.113648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.131409                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 122026.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134201.175708                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 109152.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146517.968413                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 106734.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145359.164969                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 99864.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141339.888073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 139136.999767                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       126017                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       126017                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 122026.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 134201.175708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 109152.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 146517.968413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 106734.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 145359.164969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 99864.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 141321.152664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 139133.427060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 122026.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 134201.175708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 109152.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 146517.968413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 106734.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 145359.164969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 99864.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 141321.152664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 139133.427060                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996359                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011931213                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040183.897177                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996359                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11923596                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11923596                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11923596                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11923596                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11923596                       # number of overall hits
system.cpu0.icache.overall_hits::total       11923596                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3004156                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3004156                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3004156                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3004156                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3004156                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3004156                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11923612                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11923612                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11923612                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11923612                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11923612                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11923612                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 187759.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 187759.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 187759.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 187759.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 187759.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 187759.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2466793                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2466793                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2466793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2466793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2466793                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2466793                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 189753.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 189753.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 189753.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 189753.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 189753.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 189753.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73183                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179587507                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73439                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2445.396955                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.513363                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.486637                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900443                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099557                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9596462                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9596462                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21322                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21322                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16589167                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16589167                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16589167                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16589167                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176103                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176103                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176103                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176103                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176103                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176103                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18055240192                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18055240192                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18055240192                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18055240192                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18055240192                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18055240192                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9772565                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9772565                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16765270                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16765270                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16765270                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16765270                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018020                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018020                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010504                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010504                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010504                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010504                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102526.590643                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102526.590643                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102526.590643                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102526.590643                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102526.590643                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102526.590643                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23619                       # number of writebacks
system.cpu0.dcache.writebacks::total            23619                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102920                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102920                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102920                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73183                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73183                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73183                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73183                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73183                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6495503405                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6495503405                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6495503405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6495503405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6495503405                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6495503405                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007489                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007489                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004365                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004365                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004365                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004365                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88756.998278                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88756.998278                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88756.998278                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88756.998278                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88756.998278                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88756.998278                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997463                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009937926                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181291.416847                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997463                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12037617                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12037617                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12037617                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12037617                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12037617                       # number of overall hits
system.cpu1.icache.overall_hits::total       12037617                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3028751                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3028751                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3028751                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3028751                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3028751                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3028751                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12037634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12037634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12037634                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12037634                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12037634                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12037634                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178161.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178161.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178161.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178161.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178161.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178161.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2459835                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2459835                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2459835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2459835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2459835                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2459835                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175702.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 175702.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 175702.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 175702.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 175702.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 175702.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38999                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167846893                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39255                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4275.809273                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.740270                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.259730                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905235                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094765                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9380745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9380745                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7104410                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7104410                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17020                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17020                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17020                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16485155                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16485155                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16485155                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16485155                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118049                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118049                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118049                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118049                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118049                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12100509285                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12100509285                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12100509285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12100509285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12100509285                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12100509285                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9498794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9498794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7104410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7104410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16603204                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16603204                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16603204                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16603204                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012428                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007110                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007110                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007110                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007110                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102504.123584                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102504.123584                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102504.123584                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102504.123584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102504.123584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102504.123584                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9852                       # number of writebacks
system.cpu1.dcache.writebacks::total             9852                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79050                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79050                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79050                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79050                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79050                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79050                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38999                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38999                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38999                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38999                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38999                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38999                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3124328178                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3124328178                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3124328178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3124328178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3124328178                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3124328178                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002349                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002349                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002349                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002349                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80113.033103                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80113.033103                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 80113.033103                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80113.033103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 80113.033103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80113.033103                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997257                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013585233                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198666.449024                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997257                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12288947                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12288947                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12288947                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12288947                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12288947                       # number of overall hits
system.cpu2.icache.overall_hits::total       12288947                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2912995                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2912995                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2912995                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2912995                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2912995                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2912995                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12288963                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12288963                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12288963                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12288963                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12288963                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12288963                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 182062.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 182062.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 182062.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 182062.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 182062.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 182062.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2611705                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2611705                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2611705                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2611705                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2611705                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2611705                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 174113.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 174113.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 174113.666667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 174113.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 174113.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 174113.666667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33006                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162541469                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33262                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4886.701611                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.030741                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.969259                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902464                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097536                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9062305                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9062305                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7075428                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7075428                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17119                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17119                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17094                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17094                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16137733                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16137733                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16137733                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16137733                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        84201                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        84201                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        84201                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         84201                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        84201                       # number of overall misses
system.cpu2.dcache.overall_misses::total        84201                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7659691092                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7659691092                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7659691092                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7659691092                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7659691092                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7659691092                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9146506                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9146506                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7075428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7075428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17094                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17094                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16221934                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16221934                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16221934                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16221934                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009206                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005191                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005191                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005191                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005191                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 90969.122599                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90969.122599                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 90969.122599                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90969.122599                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 90969.122599                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90969.122599                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10165                       # number of writebacks
system.cpu2.dcache.writebacks::total            10165                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51195                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51195                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51195                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51195                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33006                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33006                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33006                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33006                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2682529943                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2682529943                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2682529943                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2682529943                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2682529943                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2682529943                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002035                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002035                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002035                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 81274.009059                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81274.009059                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 81274.009059                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81274.009059                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 81274.009059                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81274.009059                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996674                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1010516161                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2037330.969758                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996674                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12361885                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12361885                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12361885                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12361885                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12361885                       # number of overall hits
system.cpu3.icache.overall_hits::total       12361885                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3006193                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3006193                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3006193                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3006193                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3006193                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3006193                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12361905                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12361905                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12361905                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12361905                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12361905                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12361905                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 150309.650000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 150309.650000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 150309.650000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 150309.650000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 150309.650000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 150309.650000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2165373                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2165373                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2165373                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2165373                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2165373                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2165373                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166567.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166567.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166567.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166567.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166567.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166567.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 50374                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171400533                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50630                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3385.355185                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.170880                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.829120                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910824                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089176                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8771733                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8771733                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6909241                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6909241                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16929                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16929                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16028                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16028                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15680974                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15680974                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15680974                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15680974                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       146807                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       146807                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2843                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2843                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       149650                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        149650                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       149650                       # number of overall misses
system.cpu3.dcache.overall_misses::total       149650                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14466059676                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14466059676                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    425934519                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    425934519                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14891994195                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14891994195                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14891994195                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14891994195                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8918540                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8918540                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6912084                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6912084                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15830624                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15830624                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15830624                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15830624                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016461                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016461                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000411                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000411                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009453                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009453                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009453                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009453                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 98537.942169                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98537.942169                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 149818.684136                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 149818.684136                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99512.156331                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99512.156331                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99512.156331                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99512.156331                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1387176                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        99084                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24357                       # number of writebacks
system.cpu3.dcache.writebacks::total            24357                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96439                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96439                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2836                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2836                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99275                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99275                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99275                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99275                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        50368                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        50368                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        50375                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        50375                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        50375                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        50375                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4122056542                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4122056542                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1348109                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1348109                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4123404651                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4123404651                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4123404651                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4123404651                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 81838.797292                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81838.797292                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       192587                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       192587                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 81854.186620                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81854.186620                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 81854.186620                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81854.186620                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
