vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/DATAMEM.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/word_unit.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/shift_unit.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/programCounter.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/logical_unit.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/Instr_Mem.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/arith_unit.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/REG_CTL.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/RegisterBank.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/PipelineRegisters.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/Instruction_Memory_TL.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/IMSEL.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/DC_CTL.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/DATA_CTL.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/alu_toplevel.vhd"
vhdl work "/home/tj/Desktop/UMD_RISC-16G5/ProjectLab2/Shadow_Register/Lab04/ProjLab01.vhd"
