$date
	Sun Oct 23 10:11:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#412454
b1111 &
b1111 %
1$
b1111 !
1"
#412455
0"
#412458
b101110 &
b101110 %
#412462
b10111 &
b10111 %
#412466
b1000110 &
b1000110 %
#412470
b100011 &
b100011 %
#412474
b1101010 &
b1101010 %
#412478
b110101 &
b110101 %
#412482
b10100000 &
b10100000 %
#412486
b1010000 &
b1010000 %
#412490
b101000 &
b101000 %
#412494
b10100 &
b10100 %
#412498
b1010 &
b1010 %
#412502
b101 &
b101 %
#412506
b10000 &
b10000 %
#412510
b1000 &
b1000 %
#412514
b100 &
b100 %
#412518
b10 &
b10 %
#412522
b1 &
b1 %
1#
#412526
b0 &
0#
b0 %
0$
#1366914
b10 &
b10 %
1$
b10 !
1"
#1366915
0"
#1366918
b1 &
1#
b1 %
#1366922
b0 &
b0 %
0#
0$
#2346795
b111 !
1"
#2346798
b111 &
b111 %
1$
#2346799
0"
#2346802
b10110 &
b10110 %
#2346806
b1011 &
b1011 %
#2346810
b100010 &
b100010 %
#2346814
b10001 &
b10001 %
#2346818
b110100 &
b110100 %
#2346822
b11010 &
b11010 %
#2346826
b1101 &
b1101 %
#2346830
b101000 &
b101000 %
#2346834
b10100 &
b10100 %
#2346838
b1010 &
b1010 %
#2346842
b101 &
b101 %
#2346846
b10000 &
b10000 %
#2346850
b1000 &
b1000 %
#2346854
b100 &
b100 %
#2346858
b10 &
b10 %
#2346862
b1 &
1#
b1 %
#2346866
b0 &
b0 %
0#
0$
#4500012
