<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_optidma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_optidma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * pata_optidma.c 	- Opti DMA PATA for new ATA layer</span>
<span class="cm"> *			  (C) 2006 Red Hat Inc</span>
<span class="cm"> *</span>
<span class="cm"> *	The Opti DMA controllers are related to the older PIO PCI controllers</span>
<span class="cm"> *	and indeed the VLB ones. The main differences are that the timing</span>
<span class="cm"> *	numbers are now based off PCI clocks not VLB and differ, and that</span>
<span class="cm"> *	MWDMA is supported.</span>
<span class="cm"> *</span>
<span class="cm"> *	This driver should support Viper-N+, FireStar, FireStar Plus.</span>
<span class="cm"> *</span>
<span class="cm"> *	These devices support virtual DMA for read (aka the CS5520). Later</span>
<span class="cm"> *	chips support UDMA33, but only if the rest of the board logic does,</span>
<span class="cm"> *	so you have to get this right. We don&#39;t support the virtual DMA</span>
<span class="cm"> *	but we do handle UDMA.</span>
<span class="cm"> *</span>
<span class="cm"> *	Bits that are worth knowing</span>
<span class="cm"> *		Most control registers are shadowed into I/O registers</span>
<span class="cm"> *		0x1F5 bit 0 tells you if the PCI/VLB clock is 33 or 25Mhz</span>
<span class="cm"> *		Virtual DMA registers *move* between rev 0x02 and rev 0x10</span>
<span class="cm"> *		UDMA requires a 66MHz FSB</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;pata_optidma&quot;</span>
<span class="cp">#define DRV_VERSION &quot;0.3.2&quot;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">READ_REG</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* index of Read cycle timing register */</span>
	<span class="n">WRITE_REG</span> 	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* index of Write cycle timing register */</span>
	<span class="n">CNTRL_REG</span> 	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>	<span class="cm">/* index of Control register */</span>
	<span class="n">STRAP_REG</span> 	<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>	<span class="cm">/* index of Strap register */</span>
	<span class="n">MISC_REG</span> 	<span class="o">=</span> <span class="mi">6</span>	<span class="cm">/* index of Miscellaneous register */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">pci_clock</span><span class="p">;</span>	<span class="cm">/* 0 = 33 1 = 25 */</span>

<span class="cm">/**</span>
<span class="cm"> *	optidma_pre_reset		-	probe begin</span>
<span class="cm"> *	@link: ATA link</span>
<span class="cm"> *	@deadline: deadline jiffies for the operation</span>
<span class="cm"> *</span>
<span class="cm"> *	Set up cable type and use generic probe init</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">optidma_pre_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_bits</span> <span class="n">optidma_enable_bits</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x40</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x00</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">pci_test_config_bits</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">optidma_enable_bits</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ata_sff_prereset</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	optidma_unlock		-	unlock control registers</span>
<span class="cm"> *	@ap: ATA port</span>
<span class="cm"> *</span>
<span class="cm"> *	Unlock the control register block for this adapter. Registers must not</span>
<span class="cm"> *	be unlocked in a situation where libata might look at them.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">optidma_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span><span class="p">;</span>

	<span class="cm">/* These 3 unlock the control register access */</span>
	<span class="n">ioread16</span><span class="p">(</span><span class="n">regio</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">ioread16</span><span class="p">(</span><span class="n">regio</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">regio</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	optidma_lock		-	issue temporary relock</span>
<span class="cm"> *	@ap: ATA port</span>
<span class="cm"> *</span>
<span class="cm"> *	Re-lock the configuration register settings.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">optidma_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span><span class="p">;</span>

	<span class="cm">/* Relock */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x83</span><span class="p">,</span> <span class="n">regio</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	optidma_mode_setup	-	set mode data</span>
<span class="cm"> *	@ap: ATA interface</span>
<span class="cm"> *	@adev: ATA device</span>
<span class="cm"> *	@mode: Mode to set</span>
<span class="cm"> *</span>
<span class="cm"> *	Called to do the DMA or PIO mode setup. Timing numbers are all</span>
<span class="cm"> *	pre computed to keep the code clean. There are two tables depending</span>
<span class="cm"> *	on the hardware clock speed.</span>
<span class="cm"> *</span>
<span class="cm"> *	WARNING: While we do this the IDE registers vanish. If we take an</span>
<span class="cm"> *	IRQ here we depend on the host set locking to avoid catastrophe.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">optidma_mode_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">pair</span> <span class="o">=</span> <span class="n">ata_dev_pair</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">pio</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regio</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">addr</span><span class="p">;</span>

	<span class="cm">/* Address table precomputed with a DCLK of 2 */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">addr_timing</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span> <span class="p">}</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">data_rec_timing</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="mh">0x59</span><span class="p">,</span> <span class="mh">0x46</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x46</span><span class="p">,</span> <span class="mh">0x32</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x10</span> <span class="p">}</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">dma_data_rec_timing</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="mh">0x76</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x54</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x10</span> <span class="p">}</span>
	<span class="p">};</span>

	<span class="cm">/* Switch from IDE to control mode */</span>
	<span class="n">optidma_unlock</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>


	<span class="cm">/*</span>
<span class="cm"> 	 *	As with many controllers the address setup time is shared</span>
<span class="cm"> 	 *	and must suit both devices if present. FIXME: Check if we</span>
<span class="cm"> 	 *	need to look at slowest of PIO/DMA mode of either device</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&gt;=</span> <span class="n">XFER_MW_DMA_0</span><span class="p">)</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">addr_timing</span><span class="p">[</span><span class="n">pci_clock</span><span class="p">][</span><span class="n">pio</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pair</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">pair_addr</span><span class="p">;</span>
		<span class="cm">/* Hardware constraint */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pair</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">)</span>
			<span class="n">pair_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">pair_addr</span> <span class="o">=</span> <span class="n">addr_timing</span><span class="p">[</span><span class="n">pci_clock</span><span class="p">][</span><span class="n">pair</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pair_addr</span> <span class="o">&gt;</span> <span class="n">addr</span><span class="p">)</span>
			<span class="n">addr</span> <span class="o">=</span> <span class="n">pair_addr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Commence primary programming sequence */</span>
	<span class="cm">/* First we load the device number into the timing select */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">,</span> <span class="n">regio</span> <span class="o">+</span> <span class="n">MISC_REG</span><span class="p">);</span>
	<span class="cm">/* Now we load the data timings into read data/write data */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&lt;</span> <span class="n">XFER_MW_DMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite8</span><span class="p">(</span><span class="n">data_rec_timing</span><span class="p">[</span><span class="n">pci_clock</span><span class="p">][</span><span class="n">pio</span><span class="p">],</span> <span class="n">regio</span> <span class="o">+</span> <span class="n">READ_REG</span><span class="p">);</span>
		<span class="n">iowrite8</span><span class="p">(</span><span class="n">data_rec_timing</span><span class="p">[</span><span class="n">pci_clock</span><span class="p">][</span><span class="n">pio</span><span class="p">],</span> <span class="n">regio</span> <span class="o">+</span> <span class="n">WRITE_REG</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&lt;</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite8</span><span class="p">(</span><span class="n">dma_data_rec_timing</span><span class="p">[</span><span class="n">pci_clock</span><span class="p">][</span><span class="n">dma</span><span class="p">],</span> <span class="n">regio</span> <span class="o">+</span> <span class="n">READ_REG</span><span class="p">);</span>
		<span class="n">iowrite8</span><span class="p">(</span><span class="n">dma_data_rec_timing</span><span class="p">[</span><span class="n">pci_clock</span><span class="p">][</span><span class="n">dma</span><span class="p">],</span> <span class="n">regio</span> <span class="o">+</span> <span class="n">WRITE_REG</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Finally we load the address setup into the misc register */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">addr</span> <span class="o">|</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">,</span> <span class="n">regio</span> <span class="o">+</span> <span class="n">MISC_REG</span><span class="p">);</span>

	<span class="cm">/* Programming sequence complete, timing 0 dev 0, timing 1 dev 1 */</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x85</span><span class="p">,</span> <span class="n">regio</span> <span class="o">+</span> <span class="n">CNTRL_REG</span><span class="p">);</span>

	<span class="cm">/* Switch back to IDE mode */</span>
	<span class="n">optidma_lock</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>

	<span class="cm">/* Note: at this point our programming is incomplete. We are</span>
<span class="cm">	   not supposed to program PCI 0x43 &quot;things we hacked onto the chip&quot;</span>
<span class="cm">	   until we&#39;ve done both sets of PIO/DMA timings */</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	optiplus_mode_setup	-	DMA setup for Firestar Plus</span>
<span class="cm"> *	@ap: ATA port</span>
<span class="cm"> *	@adev: device</span>
<span class="cm"> *	@mode: desired mode</span>
<span class="cm"> *</span>
<span class="cm"> *	The Firestar plus has additional UDMA functionality for UDMA0-2 and</span>
<span class="cm"> *	requires we do some additional work. Because the base work we must do</span>
<span class="cm"> *	is mostly shared we wrap the Firestar setup functionality in this</span>
<span class="cm"> *	one</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">optiplus_mode_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">udcfg</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">udslave</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dev2</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">unit</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">+</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">udma</span> <span class="o">=</span> <span class="n">mode</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">udcfg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&lt;=</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udcfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">unit</span><span class="p">);</span>
		<span class="n">optidma_mode_setup</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">udcfg</span> <span class="o">|=</span>  <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">unit</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x45</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">udslave</span><span class="p">);</span>
			<span class="n">udslave</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="n">dev2</span><span class="p">);</span>
			<span class="n">udslave</span> <span class="o">|=</span> <span class="p">(</span><span class="n">udma</span> <span class="o">&lt;&lt;</span> <span class="n">dev2</span><span class="p">);</span>
			<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x45</span><span class="p">,</span> <span class="n">udslave</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">udcfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x30</span> <span class="o">&lt;&lt;</span> <span class="n">dev2</span><span class="p">);</span>
			<span class="n">udcfg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">udma</span> <span class="o">&lt;&lt;</span> <span class="n">dev2</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="n">udcfg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	optidma_set_pio_mode	-	PIO setup callback</span>
<span class="cm"> *	@ap: ATA port</span>
<span class="cm"> *	@adev: Device</span>
<span class="cm"> *</span>
<span class="cm"> *	The libata core provides separate functions for handling PIO and</span>
<span class="cm"> *	DMA programming. The architecture of the Firestar makes it easier</span>
<span class="cm"> *	for us to have a common function so we provide wrappers</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">optidma_set_pio_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">optidma_mode_setup</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	optidma_set_dma_mode	-	DMA setup callback</span>
<span class="cm"> *	@ap: ATA port</span>
<span class="cm"> *	@adev: Device</span>
<span class="cm"> *</span>
<span class="cm"> *	The libata core provides separate functions for handling PIO and</span>
<span class="cm"> *	DMA programming. The architecture of the Firestar makes it easier</span>
<span class="cm"> *	for us to have a common function so we provide wrappers</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">optidma_set_dma_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">optidma_mode_setup</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	optiplus_set_pio_mode	-	PIO setup callback</span>
<span class="cm"> *	@ap: ATA port</span>
<span class="cm"> *	@adev: Device</span>
<span class="cm"> *</span>
<span class="cm"> *	The libata core provides separate functions for handling PIO and</span>
<span class="cm"> *	DMA programming. The architecture of the Firestar makes it easier</span>
<span class="cm"> *	for us to have a common function so we provide wrappers</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">optiplus_set_pio_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">optiplus_mode_setup</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	optiplus_set_dma_mode	-	DMA setup callback</span>
<span class="cm"> *	@ap: ATA port</span>
<span class="cm"> *	@adev: Device</span>
<span class="cm"> *</span>
<span class="cm"> *	The libata core provides separate functions for handling PIO and</span>
<span class="cm"> *	DMA programming. The architecture of the Firestar makes it easier</span>
<span class="cm"> *	for us to have a common function so we provide wrappers</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">optiplus_set_dma_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">optiplus_mode_setup</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	optidma_make_bits	-	PCI setup helper</span>
<span class="cm"> *	@adev: ATA device</span>
<span class="cm"> *</span>
<span class="cm"> *	Turn the ATA device setup into PCI configuration bits</span>
<span class="cm"> *	for register 0x43 and return the two bits needed.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">optidma_make_bits43</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">bits43</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span>
	<span class="p">};</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ata_dev_enabled</span><span class="p">(</span><span class="n">adev</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">bits43</span><span class="p">[</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">];</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	optidma_set_mode	-	mode setup</span>
<span class="cm"> *	@link: link to set up</span>
<span class="cm"> *</span>
<span class="cm"> *	Use the standard setup to tune the chipset and then finalise the</span>
<span class="cm"> *	configuration by writing the nibble of extra bits of data into</span>
<span class="cm"> *	the chip.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">optidma_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">**</span><span class="n">r_failed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nybble</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span>  <span class="o">=</span> <span class="n">ata_do_set_mode</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">r_failed</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x43</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">);</span>

		<span class="n">r</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mh">0x0F</span> <span class="o">&lt;&lt;</span> <span class="n">nybble</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="p">(</span><span class="n">optidma_make_bits43</span><span class="p">(</span><span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">+</span>
		     <span class="p">(</span><span class="n">optidma_make_bits43</span><span class="p">(</span><span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="n">nybble</span><span class="p">;</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x43</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">optidma_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">optidma_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>	<span class="o">=</span> <span class="n">ata_cable_40wire</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>	<span class="o">=</span> <span class="n">optidma_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>	<span class="o">=</span> <span class="n">optidma_set_dma_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span>	<span class="o">=</span> <span class="n">optidma_set_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prereset</span>	<span class="o">=</span> <span class="n">optidma_pre_reset</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">optiplus_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">optidma_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>	<span class="o">=</span> <span class="n">optiplus_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>	<span class="o">=</span> <span class="n">optiplus_set_dma_mode</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	optiplus_with_udma	-	Look for UDMA capable setup</span>
<span class="cm"> *	@pdev; ATA controller</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">optiplus_with_udma</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ioport</span> <span class="o">=</span> <span class="mh">0x22</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev1</span><span class="p">;</span>

	<span class="cm">/* Find function 1 */</span>
	<span class="n">dev1</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="mh">0x1045</span><span class="p">,</span> <span class="mh">0xC701</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev1</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Rev must be &gt;= 0x10 */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">&lt;</span> <span class="mh">0x10</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done_nomsg</span><span class="p">;</span>
	<span class="cm">/* Read the chipset system configuration to check our mode */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="mh">0x5F</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">);</span>
	<span class="n">ioport</span> <span class="o">|=</span> <span class="p">(</span><span class="n">r</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x10</span><span class="p">,</span> <span class="n">ioport</span><span class="p">);</span>
	<span class="cm">/* Must be 66Mhz sync */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">inb</span><span class="p">(</span><span class="n">ioport</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

	<span class="cm">/* Check the ATA arbitration/timing is suitable */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x42</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">r</span> <span class="o">&amp;</span> <span class="mh">0x36</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x36</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="mh">0x52</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span>	<span class="cm">/* IDEDIR disabled */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="nl">done:</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;UDMA not supported in this configuration.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="nl">done_nomsg:</span>		<span class="cm">/* Wrong chip revision */</span>
	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">dev1</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">optidma_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_82c700</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">optidma_port_ops</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info_82c700_udma</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">optiplus_port_ops</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">info_82c700</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">ata_print_version_once</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* Fixed location chipset magic */</span>
	<span class="n">inw</span><span class="p">(</span><span class="mh">0x1F1</span><span class="p">);</span>
	<span class="n">inw</span><span class="p">(</span><span class="mh">0x1F1</span><span class="p">);</span>
	<span class="n">pci_clock</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="mh">0x1F5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* 0 = 33Mhz, 1 = 25Mhz */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">optiplus_with_udma</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">ppi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info_82c700_udma</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ata_pci_bmdma_init_one</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">optidma_sht</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">optidma</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">OPTI</span><span class="p">,</span> <span class="mh">0xD568</span><span class="p">),</span> <span class="p">},</span>		<span class="cm">/* Opti 82C700 */</span>

	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">optidma_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> 		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">optidma</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> 		<span class="o">=</span> <span class="n">optidma_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">ata_pci_device_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">ata_pci_device_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">optidma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">optidma_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">optidma_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">optidma_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alan Cox&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;low-level driver for Opti Firestar/Firestar Plus&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">optidma</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">optidma_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">optidma_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
