{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622640030518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622640030534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 22:20:30 2021 " "Processing started: Wed Jun 02 22:20:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622640030534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640030534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640030534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622640031527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622640031527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622640044327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044327 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "date.v " "Can't analyze file -- file date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622640044349 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch_date.v " "Can't analyze file -- file watch_date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622640044365 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2bcd.v(17) " "Verilog HDL information at bin2bcd.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622640044365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622640044365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044365 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm.v " "Can't analyze file -- file fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622640044380 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mode_aram.v " "Can't analyze file -- file mode_aram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622640044396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stopwatch.v " "Can't analyze file -- file stopwatch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622640044412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(121) " "Verilog HDL warning at mode_stopwatch.v(121): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622640044412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(126) " "Verilog HDL warning at mode_stopwatch.v(126): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622640044412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_stopwatch " "Found entity 1: mode_stopwatch" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622640044412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_clk_100hz.v 1 1 " "Found 1 design units, including 1 entities, in source file en_clk_100hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_100hz " "Found entity 1: en_clk_100hz" {  } { { "en_clk_100hz.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/en_clk_100hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622640044427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044427 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin3bcd.v(19) " "Verilog HDL information at bin3bcd.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "bin3bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin3bcd.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622640044450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcd " "Found entity 1: bin3bcd" {  } { { "bin3bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin3bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622640044450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(37) " "Verilog HDL Implicit Net warning at digital_clock.v(37): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622640044450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622640044797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_sw0 digital_clock.v(35) " "Verilog HDL or VHDL warning at digital_clock.v(35): object \"data_sw0\" assigned a value but never read" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622640044797 "|digital_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_sw3 digital_clock.v(35) " "Verilog HDL or VHDL warning at digital_clock.v(35): object \"data_sw3\" assigned a value but never read" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622640044797 "|digital_clock"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "digital_clock.v(40) " "Verilog HDL Case Statement information at digital_clock.v(40): all case item expressions in this case statement are onehot" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622640044797 "|digital_clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_sw2 digital_clock.v(40) " "Verilog HDL Always Construct warning at digital_clock.v(40): inferring latch(es) for variable \"data_sw2\", which holds its previous value in one or more paths through the always construct" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622640044797 "|digital_clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_sw1 digital_clock.v(40) " "Verilog HDL Always Construct warning at digital_clock.v(40): inferring latch(es) for variable \"data_sw1\", which holds its previous value in one or more paths through the always construct" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622640044797 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[0\] digital_clock.v(40) " "Inferred latch for \"data_sw1\[0\]\" at digital_clock.v(40)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044812 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[1\] digital_clock.v(40) " "Inferred latch for \"data_sw1\[1\]\" at digital_clock.v(40)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044812 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[2\] digital_clock.v(40) " "Inferred latch for \"data_sw1\[2\]\" at digital_clock.v(40)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044812 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[3\] digital_clock.v(40) " "Inferred latch for \"data_sw1\[3\]\" at digital_clock.v(40)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044812 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[0\] digital_clock.v(40) " "Inferred latch for \"data_sw2\[0\]\" at digital_clock.v(40)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044812 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[1\] digital_clock.v(40) " "Inferred latch for \"data_sw2\[1\]\" at digital_clock.v(40)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044812 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[2\] digital_clock.v(40) " "Inferred latch for \"data_sw2\[2\]\" at digital_clock.v(40)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044812 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[3\] digital_clock.v(40) " "Inferred latch for \"data_sw2\[3\]\" at digital_clock.v(40)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640044812 "|digital_clock"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622640044901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622640044901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk debouncer_clk:sw0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"debouncer_clk:sw0\"" {  } { { "digital_clock.v" "sw0" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622640044909 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622640044966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622640044966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div debouncer_clk:sw0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"debouncer_clk:sw0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622640044966 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622640045029 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622640045029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff debouncer_clk:sw0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"debouncer_clk:sw0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622640045029 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622640045151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622640045151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622640045151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  watch_time.v(48) " "Verilog HDL syntax error at watch_time.v(48) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1622640045214 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" watch_time.v(48) " "Verilog HDL syntax error at watch_time.v(48) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1622640045214 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  watch_time.v(50) " "Verilog HDL syntax error at watch_time.v(50) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1622640045214 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" watch_time.v(50) " "Verilog HDL syntax error at watch_time.v(50) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1622640045214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(101) " "Verilog HDL warning at watch_time.v(101): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622640045214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(110) " "Verilog HDL warning at watch_time.v(110): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622640045214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(119) " "Verilog HDL warning at watch_time.v(119): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622640045214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(128) " "Verilog HDL warning at watch_time.v(128): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622640045214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(137) " "Verilog HDL warning at watch_time.v(137): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622640045214 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "watch_time watch_time.v(1) " "Ignored design unit \"watch_time\" at watch_time.v(1) due to previous errors" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1622640045214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640045315 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622640045430 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 02 22:20:45 2021 " "Processing ended: Wed Jun 02 22:20:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622640045430 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622640045430 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622640045430 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640045430 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622640046161 ""}
