Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 16 11:20:33 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Greatest_common_divisor_timing_summary_routed.rpt -rpx Greatest_common_divisor_timing_summary_routed.rpx
| Design       : Greatest_common_divisor
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.180       -8.426                      8                   57        0.221        0.000                      0                   57        4.500        0.000                       0                    26  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.180       -8.426                      8                   57        0.221        0.000                      0                   57        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -1.180ns,  Total Violation       -8.426ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 6.802ns (61.038%)  route 4.342ns (38.962%))
  Logic Levels:           30  (CARRY4=19 LUT3=5 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.324     4.255    clk_IBUF_BUFG
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.341     4.596 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.632     5.228    FSM_B[3]
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.097     5.325 r  FSM_B[7]_i_97/O
                         net (fo=13, routed)          0.121     5.445    FSM_B[7]_i_97_n_0
    SLICE_X88Y63         LUT6 (Prop_lut6_I1_O)        0.097     5.542 r  FSM_B[7]_i_96/O
                         net (fo=1, routed)           0.380     5.922    FSM_B[7]_i_96_n_0
    SLICE_X83Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     6.414 r  FSM_B_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.414    FSM_B_reg[7]_i_71_n_0
    SLICE_X83Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.503    FSM_B_reg[7]_i_68_n_0
    SLICE_X83Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.690 r  FSM_B_reg[7]_i_67/CO[0]
                         net (fo=11, routed)          0.325     7.015    FSM_B_reg[7]_i_67_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.279     7.294 r  FSM_B[7]_i_78/O
                         net (fo=1, routed)           0.000     7.294    FSM_B[7]_i_78_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.706 r  FSM_B_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.706    FSM_B_reg[7]_i_59_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.795 r  FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.795    FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.915 r  FSM_B_reg[7]_i_55/CO[1]
                         net (fo=11, routed)          0.375     8.290    FSM_B_reg[7]_i_55_n_2
    SLICE_X86Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584     8.874 r  FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.874    FSM_B_reg[7]_i_47_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.963 r  FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.963    FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.083 r  FSM_B_reg[7]_i_43/CO[1]
                         net (fo=11, routed)          0.345     9.429    FSM_B_reg[7]_i_43_n_2
    SLICE_X87Y68         LUT3 (Prop_lut3_I0_O)        0.249     9.678 r  FSM_B[7]_i_54/O
                         net (fo=1, routed)           0.000     9.678    FSM_B[7]_i_54_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.090 r  FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.090    FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.179 r  FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.179    FSM_B_reg[7]_i_32_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.299 r  FSM_B_reg[7]_i_31/CO[1]
                         net (fo=11, routed)          0.404    10.703    FSM_B_reg[7]_i_31_n_2
    SLICE_X85Y69         LUT3 (Prop_lut3_I0_O)        0.249    10.952 r  FSM_B[7]_i_42/O
                         net (fo=1, routed)           0.000    10.952    FSM_B[7]_i_42_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.364 r  FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.364    FSM_B_reg[7]_i_26_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.453 r  FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.453    FSM_B_reg[7]_i_23_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.573 r  FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.385    11.957    FSM_B_reg[7]_i_22_n_2
    SLICE_X84Y69         LUT3 (Prop_lut3_I0_O)        0.249    12.206 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    12.206    FSM_B[6]_i_12_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.608 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    FSM_B_reg[6]_i_5_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.700 r  FSM_B_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    FSM_B_reg[7]_i_10_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.819 r  FSM_B_reg[7]_i_9/CO[1]
                         net (fo=11, routed)          0.377    13.196    FSM_B_reg[7]_i_9_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.447 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.447    FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    13.879 f  FSM_B_reg[2]_i_3/O[2]
                         net (fo=5, routed)           0.321    14.200    FSM_B_reg[2]_i_3_n_5
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.230    14.430 f  FSM_B[7]_i_21/O
                         net (fo=1, routed)           0.174    14.605    FSM_B[7]_i_21_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I0_O)        0.097    14.702 r  FSM_B[7]_i_7/O
                         net (fo=4, routed)           0.315    15.017    FSM_B[7]_i_7_n_0
    SLICE_X88Y71         LUT6 (Prop_lut6_I4_O)        0.097    15.114 r  FSM_B[7]_i_3/O
                         net (fo=1, routed)           0.188    15.301    FSM_B[7]_i_3_n_0
    SLICE_X87Y71         LUT6 (Prop_lut6_I1_O)        0.097    15.398 r  FSM_B[7]_i_1/O
                         net (fo=1, routed)           0.000    15.398    FSM_B_next[7]
    SLICE_X87Y71         FDRE                                         r  FSM_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.213    13.991    clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  FSM_B_reg[7]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X87Y71         FDRE (Setup_fdre_C_D)        0.032    14.218    FSM_B_reg[7]
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 -1.180    

Slack (VIOLATED) :        -1.147ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.110ns  (logic 6.802ns (61.222%)  route 4.308ns (38.778%))
  Logic Levels:           30  (CARRY4=19 LUT3=5 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.324     4.255    clk_IBUF_BUFG
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.341     4.596 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.632     5.228    FSM_B[3]
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.097     5.325 r  FSM_B[7]_i_97/O
                         net (fo=13, routed)          0.121     5.445    FSM_B[7]_i_97_n_0
    SLICE_X88Y63         LUT6 (Prop_lut6_I1_O)        0.097     5.542 r  FSM_B[7]_i_96/O
                         net (fo=1, routed)           0.380     5.922    FSM_B[7]_i_96_n_0
    SLICE_X83Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     6.414 r  FSM_B_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.414    FSM_B_reg[7]_i_71_n_0
    SLICE_X83Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.503    FSM_B_reg[7]_i_68_n_0
    SLICE_X83Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.690 r  FSM_B_reg[7]_i_67/CO[0]
                         net (fo=11, routed)          0.325     7.015    FSM_B_reg[7]_i_67_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.279     7.294 r  FSM_B[7]_i_78/O
                         net (fo=1, routed)           0.000     7.294    FSM_B[7]_i_78_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.706 r  FSM_B_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.706    FSM_B_reg[7]_i_59_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.795 r  FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.795    FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.915 r  FSM_B_reg[7]_i_55/CO[1]
                         net (fo=11, routed)          0.375     8.290    FSM_B_reg[7]_i_55_n_2
    SLICE_X86Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584     8.874 r  FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.874    FSM_B_reg[7]_i_47_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.963 r  FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.963    FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.083 r  FSM_B_reg[7]_i_43/CO[1]
                         net (fo=11, routed)          0.345     9.429    FSM_B_reg[7]_i_43_n_2
    SLICE_X87Y68         LUT3 (Prop_lut3_I0_O)        0.249     9.678 r  FSM_B[7]_i_54/O
                         net (fo=1, routed)           0.000     9.678    FSM_B[7]_i_54_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.090 r  FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.090    FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.179 r  FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.179    FSM_B_reg[7]_i_32_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.299 r  FSM_B_reg[7]_i_31/CO[1]
                         net (fo=11, routed)          0.404    10.703    FSM_B_reg[7]_i_31_n_2
    SLICE_X85Y69         LUT3 (Prop_lut3_I0_O)        0.249    10.952 r  FSM_B[7]_i_42/O
                         net (fo=1, routed)           0.000    10.952    FSM_B[7]_i_42_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.364 r  FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.364    FSM_B_reg[7]_i_26_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.453 r  FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.453    FSM_B_reg[7]_i_23_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.573 r  FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.385    11.957    FSM_B_reg[7]_i_22_n_2
    SLICE_X84Y69         LUT3 (Prop_lut3_I0_O)        0.249    12.206 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    12.206    FSM_B[6]_i_12_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.608 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    FSM_B_reg[6]_i_5_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.700 r  FSM_B_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    FSM_B_reg[7]_i_10_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.819 r  FSM_B_reg[7]_i_9/CO[1]
                         net (fo=11, routed)          0.377    13.196    FSM_B_reg[7]_i_9_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.447 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.447    FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    13.879 f  FSM_B_reg[2]_i_3/O[2]
                         net (fo=5, routed)           0.321    14.200    FSM_B_reg[2]_i_3_n_5
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.230    14.430 f  FSM_B[7]_i_21/O
                         net (fo=1, routed)           0.174    14.605    FSM_B[7]_i_21_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I0_O)        0.097    14.702 r  FSM_B[7]_i_7/O
                         net (fo=4, routed)           0.295    14.997    FSM_B[7]_i_7_n_0
    SLICE_X89Y72         LUT6 (Prop_lut6_I3_O)        0.097    15.094 r  FSM_B[4]_i_2/O
                         net (fo=1, routed)           0.174    15.268    FSM_B[4]_i_2_n_0
    SLICE_X89Y72         LUT5 (Prop_lut5_I4_O)        0.097    15.365 r  FSM_B[4]_i_1/O
                         net (fo=1, routed)           0.000    15.365    FSM_B_next[4]
    SLICE_X89Y72         FDRE                                         r  FSM_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.213    13.991    clk_IBUF_BUFG
    SLICE_X89Y72         FDRE                                         r  FSM_B_reg[4]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)        0.032    14.218    FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                         -15.365    
  -------------------------------------------------------------------
                         slack                                 -1.147    

Slack (VIOLATED) :        -1.143ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.113ns  (logic 6.802ns (61.206%)  route 4.311ns (38.794%))
  Logic Levels:           30  (CARRY4=19 LUT3=5 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.324     4.255    clk_IBUF_BUFG
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.341     4.596 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.632     5.228    FSM_B[3]
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.097     5.325 r  FSM_B[7]_i_97/O
                         net (fo=13, routed)          0.121     5.445    FSM_B[7]_i_97_n_0
    SLICE_X88Y63         LUT6 (Prop_lut6_I1_O)        0.097     5.542 r  FSM_B[7]_i_96/O
                         net (fo=1, routed)           0.380     5.922    FSM_B[7]_i_96_n_0
    SLICE_X83Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     6.414 r  FSM_B_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.414    FSM_B_reg[7]_i_71_n_0
    SLICE_X83Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.503    FSM_B_reg[7]_i_68_n_0
    SLICE_X83Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.690 r  FSM_B_reg[7]_i_67/CO[0]
                         net (fo=11, routed)          0.325     7.015    FSM_B_reg[7]_i_67_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.279     7.294 r  FSM_B[7]_i_78/O
                         net (fo=1, routed)           0.000     7.294    FSM_B[7]_i_78_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.706 r  FSM_B_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.706    FSM_B_reg[7]_i_59_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.795 r  FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.795    FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.915 r  FSM_B_reg[7]_i_55/CO[1]
                         net (fo=11, routed)          0.375     8.290    FSM_B_reg[7]_i_55_n_2
    SLICE_X86Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584     8.874 r  FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.874    FSM_B_reg[7]_i_47_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.963 r  FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.963    FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.083 r  FSM_B_reg[7]_i_43/CO[1]
                         net (fo=11, routed)          0.345     9.429    FSM_B_reg[7]_i_43_n_2
    SLICE_X87Y68         LUT3 (Prop_lut3_I0_O)        0.249     9.678 r  FSM_B[7]_i_54/O
                         net (fo=1, routed)           0.000     9.678    FSM_B[7]_i_54_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.090 r  FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.090    FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.179 r  FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.179    FSM_B_reg[7]_i_32_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.299 r  FSM_B_reg[7]_i_31/CO[1]
                         net (fo=11, routed)          0.404    10.703    FSM_B_reg[7]_i_31_n_2
    SLICE_X85Y69         LUT3 (Prop_lut3_I0_O)        0.249    10.952 r  FSM_B[7]_i_42/O
                         net (fo=1, routed)           0.000    10.952    FSM_B[7]_i_42_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.364 r  FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.364    FSM_B_reg[7]_i_26_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.453 r  FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.453    FSM_B_reg[7]_i_23_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.573 r  FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.385    11.957    FSM_B_reg[7]_i_22_n_2
    SLICE_X84Y69         LUT3 (Prop_lut3_I0_O)        0.249    12.206 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    12.206    FSM_B[6]_i_12_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.608 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    FSM_B_reg[6]_i_5_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.700 r  FSM_B_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    FSM_B_reg[7]_i_10_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.819 r  FSM_B_reg[7]_i_9/CO[1]
                         net (fo=11, routed)          0.377    13.196    FSM_B_reg[7]_i_9_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.447 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.447    FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    13.879 f  FSM_B_reg[2]_i_3/O[2]
                         net (fo=5, routed)           0.321    14.200    FSM_B_reg[2]_i_3_n_5
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.230    14.430 f  FSM_B[7]_i_21/O
                         net (fo=1, routed)           0.174    14.605    FSM_B[7]_i_21_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I0_O)        0.097    14.702 r  FSM_B[7]_i_7/O
                         net (fo=4, routed)           0.116    14.818    FSM_B[7]_i_7_n_0
    SLICE_X87Y72         LUT6 (Prop_lut6_I5_O)        0.097    14.915 r  FSM_B[6]_i_3/O
                         net (fo=1, routed)           0.356    15.271    FSM_B[6]_i_3_n_0
    SLICE_X87Y66         LUT6 (Prop_lut6_I1_O)        0.097    15.368 r  FSM_B[6]_i_1/O
                         net (fo=1, routed)           0.000    15.368    FSM_B_next[6]
    SLICE_X87Y66         FDRE                                         r  FSM_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.219    13.997    clk_IBUF_BUFG
    SLICE_X87Y66         FDRE                                         r  FSM_B_reg[6]/C
                         clock pessimism              0.231    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.033    14.225    FSM_B_reg[6]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -15.368    
  -------------------------------------------------------------------
                         slack                                 -1.143    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.086ns  (logic 6.705ns (60.481%)  route 4.381ns (39.519%))
  Logic Levels:           29  (CARRY4=19 LUT3=5 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.324     4.255    clk_IBUF_BUFG
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.341     4.596 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.632     5.228    FSM_B[3]
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.097     5.325 r  FSM_B[7]_i_97/O
                         net (fo=13, routed)          0.121     5.445    FSM_B[7]_i_97_n_0
    SLICE_X88Y63         LUT6 (Prop_lut6_I1_O)        0.097     5.542 r  FSM_B[7]_i_96/O
                         net (fo=1, routed)           0.380     5.922    FSM_B[7]_i_96_n_0
    SLICE_X83Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     6.414 r  FSM_B_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.414    FSM_B_reg[7]_i_71_n_0
    SLICE_X83Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.503    FSM_B_reg[7]_i_68_n_0
    SLICE_X83Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.690 r  FSM_B_reg[7]_i_67/CO[0]
                         net (fo=11, routed)          0.325     7.015    FSM_B_reg[7]_i_67_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.279     7.294 r  FSM_B[7]_i_78/O
                         net (fo=1, routed)           0.000     7.294    FSM_B[7]_i_78_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.706 r  FSM_B_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.706    FSM_B_reg[7]_i_59_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.795 r  FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.795    FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.915 r  FSM_B_reg[7]_i_55/CO[1]
                         net (fo=11, routed)          0.375     8.290    FSM_B_reg[7]_i_55_n_2
    SLICE_X86Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584     8.874 r  FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.874    FSM_B_reg[7]_i_47_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.963 r  FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.963    FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.083 r  FSM_B_reg[7]_i_43/CO[1]
                         net (fo=11, routed)          0.345     9.429    FSM_B_reg[7]_i_43_n_2
    SLICE_X87Y68         LUT3 (Prop_lut3_I0_O)        0.249     9.678 r  FSM_B[7]_i_54/O
                         net (fo=1, routed)           0.000     9.678    FSM_B[7]_i_54_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.090 r  FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.090    FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.179 r  FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.179    FSM_B_reg[7]_i_32_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.299 r  FSM_B_reg[7]_i_31/CO[1]
                         net (fo=11, routed)          0.404    10.703    FSM_B_reg[7]_i_31_n_2
    SLICE_X85Y69         LUT3 (Prop_lut3_I0_O)        0.249    10.952 r  FSM_B[7]_i_42/O
                         net (fo=1, routed)           0.000    10.952    FSM_B[7]_i_42_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.364 r  FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.364    FSM_B_reg[7]_i_26_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.453 r  FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.453    FSM_B_reg[7]_i_23_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.573 r  FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.385    11.957    FSM_B_reg[7]_i_22_n_2
    SLICE_X84Y69         LUT3 (Prop_lut3_I0_O)        0.249    12.206 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    12.206    FSM_B[6]_i_12_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.608 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    FSM_B_reg[6]_i_5_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.700 r  FSM_B_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    FSM_B_reg[7]_i_10_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.819 r  FSM_B_reg[7]_i_9/CO[1]
                         net (fo=11, routed)          0.377    13.196    FSM_B_reg[7]_i_9_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.447 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.447    FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    13.879 r  FSM_B_reg[2]_i_3/O[2]
                         net (fo=5, routed)           0.438    14.317    FSM_B_reg[2]_i_3_n_5
    SLICE_X87Y66         LUT4 (Prop_lut4_I3_O)        0.230    14.547 r  FSM_B[3]_i_3/O
                         net (fo=1, routed)           0.403    14.950    FSM_B[3]_i_3_n_0
    SLICE_X87Y64         LUT6 (Prop_lut6_I1_O)        0.097    15.047 r  FSM_B[3]_i_2/O
                         net (fo=1, routed)           0.197    15.244    FSM_B[3]_i_2_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I2_O)        0.097    15.341 r  FSM_B[3]_i_1/O
                         net (fo=1, routed)           0.000    15.341    FSM_B_next[3]
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.221    13.999    clk_IBUF_BUFG
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/C
                         clock pessimism              0.256    14.255    
                         clock uncertainty           -0.035    14.219    
    SLICE_X86Y63         FDRE (Setup_fdre_C_D)        0.032    14.251    FSM_B_reg[3]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.971ns  (logic 6.816ns (62.125%)  route 4.155ns (37.875%))
  Logic Levels:           30  (CARRY4=21 LUT3=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.324     4.255    clk_IBUF_BUFG
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.341     4.596 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.632     5.228    FSM_B[3]
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.097     5.325 r  FSM_B[7]_i_97/O
                         net (fo=13, routed)          0.121     5.445    FSM_B[7]_i_97_n_0
    SLICE_X88Y63         LUT6 (Prop_lut6_I1_O)        0.097     5.542 r  FSM_B[7]_i_96/O
                         net (fo=1, routed)           0.380     5.922    FSM_B[7]_i_96_n_0
    SLICE_X83Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     6.414 r  FSM_B_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.414    FSM_B_reg[7]_i_71_n_0
    SLICE_X83Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.503    FSM_B_reg[7]_i_68_n_0
    SLICE_X83Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.690 r  FSM_B_reg[7]_i_67/CO[0]
                         net (fo=11, routed)          0.325     7.015    FSM_B_reg[7]_i_67_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.279     7.294 r  FSM_B[7]_i_78/O
                         net (fo=1, routed)           0.000     7.294    FSM_B[7]_i_78_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.706 r  FSM_B_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.706    FSM_B_reg[7]_i_59_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.795 r  FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.795    FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.915 r  FSM_B_reg[7]_i_55/CO[1]
                         net (fo=11, routed)          0.375     8.290    FSM_B_reg[7]_i_55_n_2
    SLICE_X86Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584     8.874 r  FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.874    FSM_B_reg[7]_i_47_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.963 r  FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.963    FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.083 r  FSM_B_reg[7]_i_43/CO[1]
                         net (fo=11, routed)          0.345     9.429    FSM_B_reg[7]_i_43_n_2
    SLICE_X87Y68         LUT3 (Prop_lut3_I0_O)        0.249     9.678 r  FSM_B[7]_i_54/O
                         net (fo=1, routed)           0.000     9.678    FSM_B[7]_i_54_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.090 r  FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.090    FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.179 r  FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.179    FSM_B_reg[7]_i_32_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.299 r  FSM_B_reg[7]_i_31/CO[1]
                         net (fo=11, routed)          0.404    10.703    FSM_B_reg[7]_i_31_n_2
    SLICE_X85Y69         LUT3 (Prop_lut3_I0_O)        0.249    10.952 r  FSM_B[7]_i_42/O
                         net (fo=1, routed)           0.000    10.952    FSM_B[7]_i_42_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.364 r  FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.364    FSM_B_reg[7]_i_26_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.453 r  FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.453    FSM_B_reg[7]_i_23_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.573 r  FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.385    11.957    FSM_B_reg[7]_i_22_n_2
    SLICE_X84Y69         LUT3 (Prop_lut3_I0_O)        0.249    12.206 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    12.206    FSM_B[6]_i_12_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.608 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    FSM_B_reg[6]_i_5_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.700 r  FSM_B_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    FSM_B_reg[7]_i_10_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.819 r  FSM_B_reg[7]_i_9/CO[1]
                         net (fo=11, routed)          0.377    13.196    FSM_B_reg[7]_i_9_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.447 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.447    FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.859 r  FSM_B_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.859    FSM_B_reg[2]_i_3_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.948 r  FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.948    FSM_B_reg[6]_i_4_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.068 r  FSM_B_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.249    14.316    FSM_B_reg[7]_i_4_n_2
    SLICE_X85Y72         LUT5 (Prop_lut5_I3_O)        0.249    14.565 r  FSM_B[0]_i_2/O
                         net (fo=1, routed)           0.563    15.129    FSM_B[0]_i_2_n_0
    SLICE_X89Y63         LUT5 (Prop_lut5_I4_O)        0.097    15.226 r  FSM_B[0]_i_1/O
                         net (fo=1, routed)           0.000    15.226    FSM_B_next[0]
    SLICE_X89Y63         FDRE                                         r  FSM_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.221    13.999    clk_IBUF_BUFG
    SLICE_X89Y63         FDRE                                         r  FSM_B_reg[0]/C
                         clock pessimism              0.231    14.230    
                         clock uncertainty           -0.035    14.194    
    SLICE_X89Y63         FDRE (Setup_fdre_C_D)        0.032    14.226    FSM_B_reg[0]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                         -15.226    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -0.993ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.963ns  (logic 6.816ns (62.175%)  route 4.147ns (37.825%))
  Logic Levels:           30  (CARRY4=21 LUT3=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.324     4.255    clk_IBUF_BUFG
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.341     4.596 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.632     5.228    FSM_B[3]
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.097     5.325 r  FSM_B[7]_i_97/O
                         net (fo=13, routed)          0.121     5.445    FSM_B[7]_i_97_n_0
    SLICE_X88Y63         LUT6 (Prop_lut6_I1_O)        0.097     5.542 r  FSM_B[7]_i_96/O
                         net (fo=1, routed)           0.380     5.922    FSM_B[7]_i_96_n_0
    SLICE_X83Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     6.414 r  FSM_B_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.414    FSM_B_reg[7]_i_71_n_0
    SLICE_X83Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.503    FSM_B_reg[7]_i_68_n_0
    SLICE_X83Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.690 r  FSM_B_reg[7]_i_67/CO[0]
                         net (fo=11, routed)          0.325     7.015    FSM_B_reg[7]_i_67_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.279     7.294 r  FSM_B[7]_i_78/O
                         net (fo=1, routed)           0.000     7.294    FSM_B[7]_i_78_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.706 r  FSM_B_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.706    FSM_B_reg[7]_i_59_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.795 r  FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.795    FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.915 r  FSM_B_reg[7]_i_55/CO[1]
                         net (fo=11, routed)          0.375     8.290    FSM_B_reg[7]_i_55_n_2
    SLICE_X86Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584     8.874 r  FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.874    FSM_B_reg[7]_i_47_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.963 r  FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.963    FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.083 r  FSM_B_reg[7]_i_43/CO[1]
                         net (fo=11, routed)          0.345     9.429    FSM_B_reg[7]_i_43_n_2
    SLICE_X87Y68         LUT3 (Prop_lut3_I0_O)        0.249     9.678 r  FSM_B[7]_i_54/O
                         net (fo=1, routed)           0.000     9.678    FSM_B[7]_i_54_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.090 r  FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.090    FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.179 r  FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.179    FSM_B_reg[7]_i_32_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.299 r  FSM_B_reg[7]_i_31/CO[1]
                         net (fo=11, routed)          0.404    10.703    FSM_B_reg[7]_i_31_n_2
    SLICE_X85Y69         LUT3 (Prop_lut3_I0_O)        0.249    10.952 r  FSM_B[7]_i_42/O
                         net (fo=1, routed)           0.000    10.952    FSM_B[7]_i_42_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.364 r  FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.364    FSM_B_reg[7]_i_26_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.453 r  FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.453    FSM_B_reg[7]_i_23_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.573 r  FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.385    11.957    FSM_B_reg[7]_i_22_n_2
    SLICE_X84Y69         LUT3 (Prop_lut3_I0_O)        0.249    12.206 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    12.206    FSM_B[6]_i_12_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.608 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    FSM_B_reg[6]_i_5_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.700 r  FSM_B_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    FSM_B_reg[7]_i_10_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.819 r  FSM_B_reg[7]_i_9/CO[1]
                         net (fo=11, routed)          0.377    13.196    FSM_B_reg[7]_i_9_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.447 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.447    FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.859 r  FSM_B_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.859    FSM_B_reg[2]_i_3_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.948 r  FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.948    FSM_B_reg[6]_i_4_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.068 r  FSM_B_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.604    14.672    FSM_B_reg[7]_i_4_n_2
    SLICE_X86Y64         LUT5 (Prop_lut5_I0_O)        0.249    14.921 r  FSM_B[1]_i_2/O
                         net (fo=1, routed)           0.199    15.120    FSM_B_next0[1]
    SLICE_X89Y63         LUT5 (Prop_lut5_I2_O)        0.097    15.217 r  FSM_B[1]_i_1/O
                         net (fo=1, routed)           0.000    15.217    FSM_B_next[1]
    SLICE_X89Y63         FDRE                                         r  FSM_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.221    13.999    clk_IBUF_BUFG
    SLICE_X89Y63         FDRE                                         r  FSM_B_reg[1]/C
                         clock pessimism              0.231    14.230    
                         clock uncertainty           -0.035    14.194    
    SLICE_X89Y63         FDRE (Setup_fdre_C_D)        0.030    14.224    FSM_B_reg[1]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                 -0.993    

Slack (VIOLATED) :        -0.990ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.952ns  (logic 6.802ns (62.109%)  route 4.150ns (37.891%))
  Logic Levels:           30  (CARRY4=19 LUT3=5 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.324     4.255    clk_IBUF_BUFG
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.341     4.596 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.632     5.228    FSM_B[3]
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.097     5.325 r  FSM_B[7]_i_97/O
                         net (fo=13, routed)          0.121     5.445    FSM_B[7]_i_97_n_0
    SLICE_X88Y63         LUT6 (Prop_lut6_I1_O)        0.097     5.542 r  FSM_B[7]_i_96/O
                         net (fo=1, routed)           0.380     5.922    FSM_B[7]_i_96_n_0
    SLICE_X83Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     6.414 r  FSM_B_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.414    FSM_B_reg[7]_i_71_n_0
    SLICE_X83Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.503    FSM_B_reg[7]_i_68_n_0
    SLICE_X83Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.690 r  FSM_B_reg[7]_i_67/CO[0]
                         net (fo=11, routed)          0.325     7.015    FSM_B_reg[7]_i_67_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.279     7.294 r  FSM_B[7]_i_78/O
                         net (fo=1, routed)           0.000     7.294    FSM_B[7]_i_78_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.706 r  FSM_B_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.706    FSM_B_reg[7]_i_59_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.795 r  FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.795    FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.915 r  FSM_B_reg[7]_i_55/CO[1]
                         net (fo=11, routed)          0.375     8.290    FSM_B_reg[7]_i_55_n_2
    SLICE_X86Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584     8.874 r  FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.874    FSM_B_reg[7]_i_47_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.963 r  FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.963    FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.083 r  FSM_B_reg[7]_i_43/CO[1]
                         net (fo=11, routed)          0.345     9.429    FSM_B_reg[7]_i_43_n_2
    SLICE_X87Y68         LUT3 (Prop_lut3_I0_O)        0.249     9.678 r  FSM_B[7]_i_54/O
                         net (fo=1, routed)           0.000     9.678    FSM_B[7]_i_54_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.090 r  FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.090    FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.179 r  FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.179    FSM_B_reg[7]_i_32_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.299 r  FSM_B_reg[7]_i_31/CO[1]
                         net (fo=11, routed)          0.404    10.703    FSM_B_reg[7]_i_31_n_2
    SLICE_X85Y69         LUT3 (Prop_lut3_I0_O)        0.249    10.952 r  FSM_B[7]_i_42/O
                         net (fo=1, routed)           0.000    10.952    FSM_B[7]_i_42_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.364 r  FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.364    FSM_B_reg[7]_i_26_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.453 r  FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.453    FSM_B_reg[7]_i_23_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.573 r  FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.385    11.957    FSM_B_reg[7]_i_22_n_2
    SLICE_X84Y69         LUT3 (Prop_lut3_I0_O)        0.249    12.206 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    12.206    FSM_B[6]_i_12_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.608 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    FSM_B_reg[6]_i_5_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.700 r  FSM_B_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    FSM_B_reg[7]_i_10_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.819 r  FSM_B_reg[7]_i_9/CO[1]
                         net (fo=11, routed)          0.377    13.196    FSM_B_reg[7]_i_9_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.447 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.447    FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    13.879 f  FSM_B_reg[2]_i_3/O[2]
                         net (fo=5, routed)           0.321    14.200    FSM_B_reg[2]_i_3_n_5
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.230    14.430 f  FSM_B[7]_i_21/O
                         net (fo=1, routed)           0.174    14.605    FSM_B[7]_i_21_n_0
    SLICE_X87Y72         LUT5 (Prop_lut5_I0_O)        0.097    14.702 r  FSM_B[7]_i_7/O
                         net (fo=4, routed)           0.215    14.917    FSM_B[7]_i_7_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I3_O)        0.097    15.014 r  FSM_B[5]_i_2/O
                         net (fo=1, routed)           0.096    15.109    FSM_B_next0[5]
    SLICE_X89Y71         LUT5 (Prop_lut5_I2_O)        0.097    15.206 r  FSM_B[5]_i_1/O
                         net (fo=1, routed)           0.000    15.206    FSM_B_next[5]
    SLICE_X89Y71         FDRE                                         r  FSM_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.213    13.991    clk_IBUF_BUFG
    SLICE_X89Y71         FDRE                                         r  FSM_B_reg[5]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)        0.030    14.216    FSM_B_reg[5]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -15.206    
  -------------------------------------------------------------------
                         slack                                 -0.990    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.857ns  (logic 6.816ns (62.779%)  route 4.041ns (37.221%))
  Logic Levels:           30  (CARRY4=21 LUT3=5 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.324     4.255    clk_IBUF_BUFG
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.341     4.596 f  FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.632     5.228    FSM_B[3]
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.097     5.325 r  FSM_B[7]_i_97/O
                         net (fo=13, routed)          0.121     5.445    FSM_B[7]_i_97_n_0
    SLICE_X88Y63         LUT6 (Prop_lut6_I1_O)        0.097     5.542 r  FSM_B[7]_i_96/O
                         net (fo=1, routed)           0.380     5.922    FSM_B[7]_i_96_n_0
    SLICE_X83Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     6.414 r  FSM_B_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.414    FSM_B_reg[7]_i_71_n_0
    SLICE_X83Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  FSM_B_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     6.503    FSM_B_reg[7]_i_68_n_0
    SLICE_X83Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.690 r  FSM_B_reg[7]_i_67/CO[0]
                         net (fo=11, routed)          0.325     7.015    FSM_B_reg[7]_i_67_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.279     7.294 r  FSM_B[7]_i_78/O
                         net (fo=1, routed)           0.000     7.294    FSM_B[7]_i_78_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.706 r  FSM_B_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.706    FSM_B_reg[7]_i_59_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.795 r  FSM_B_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.795    FSM_B_reg[7]_i_56_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.915 r  FSM_B_reg[7]_i_55/CO[1]
                         net (fo=11, routed)          0.375     8.290    FSM_B_reg[7]_i_55_n_2
    SLICE_X86Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584     8.874 r  FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.874    FSM_B_reg[7]_i_47_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.963 r  FSM_B_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     8.963    FSM_B_reg[7]_i_44_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.083 r  FSM_B_reg[7]_i_43/CO[1]
                         net (fo=11, routed)          0.345     9.429    FSM_B_reg[7]_i_43_n_2
    SLICE_X87Y68         LUT3 (Prop_lut3_I0_O)        0.249     9.678 r  FSM_B[7]_i_54/O
                         net (fo=1, routed)           0.000     9.678    FSM_B[7]_i_54_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.090 r  FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.090    FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.179 r  FSM_B_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.179    FSM_B_reg[7]_i_32_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.299 r  FSM_B_reg[7]_i_31/CO[1]
                         net (fo=11, routed)          0.404    10.703    FSM_B_reg[7]_i_31_n_2
    SLICE_X85Y69         LUT3 (Prop_lut3_I0_O)        0.249    10.952 r  FSM_B[7]_i_42/O
                         net (fo=1, routed)           0.000    10.952    FSM_B[7]_i_42_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.364 r  FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.364    FSM_B_reg[7]_i_26_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.453 r  FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.453    FSM_B_reg[7]_i_23_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.573 r  FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.385    11.957    FSM_B_reg[7]_i_22_n_2
    SLICE_X84Y69         LUT3 (Prop_lut3_I0_O)        0.249    12.206 r  FSM_B[6]_i_12/O
                         net (fo=1, routed)           0.000    12.206    FSM_B[6]_i_12_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.608 r  FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    FSM_B_reg[6]_i_5_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.700 r  FSM_B_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    FSM_B_reg[7]_i_10_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.819 r  FSM_B_reg[7]_i_9/CO[1]
                         net (fo=11, routed)          0.377    13.196    FSM_B_reg[7]_i_9_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.447 r  FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.447    FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.859 r  FSM_B_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.859    FSM_B_reg[2]_i_3_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.948 r  FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.948    FSM_B_reg[6]_i_4_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.068 r  FSM_B_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.336    14.404    FSM_B_reg[7]_i_4_n_2
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.249    14.653 r  FSM_B[2]_i_2/O
                         net (fo=1, routed)           0.362    15.015    FSM_B[2]_i_2_n_0
    SLICE_X89Y63         LUT6 (Prop_lut6_I2_O)        0.097    15.112 r  FSM_B[2]_i_1/O
                         net (fo=1, routed)           0.000    15.112    FSM_B_next[2]
    SLICE_X89Y63         FDRE                                         r  FSM_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.221    13.999    clk_IBUF_BUFG
    SLICE_X89Y63         FDRE                                         r  FSM_B_reg[2]/C
                         clock pessimism              0.231    14.230    
                         clock uncertainty           -0.035    14.194    
    SLICE_X89Y63         FDRE (Setup_fdre_C_D)        0.033    14.227    FSM_B_reg[2]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -15.112    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 FSM_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.632ns (16.041%)  route 3.308ns (83.959%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.324     4.255    clk_IBUF_BUFG
    SLICE_X89Y63         FDRE                                         r  FSM_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.341     4.596 r  FSM_B_reg[2]/Q
                         net (fo=19, routed)          1.286     5.882    FSM_B[2]
    SLICE_X85Y68         LUT4 (Prop_lut4_I3_O)        0.097     5.979 r  FSM_A[7]_i_7/O
                         net (fo=1, routed)           0.297     6.275    FSM_A[7]_i_7_n_0
    SLICE_X85Y68         LUT5 (Prop_lut5_I4_O)        0.097     6.372 r  FSM_A[7]_i_4/O
                         net (fo=2, routed)           0.404     6.776    FSM_A[7]_i_4_n_0
    SLICE_X88Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.873 r  FSM_A[7]_i_1/O
                         net (fo=17, routed)          1.321     8.194    FSM_A[7]_i_1_n_0
    SLICE_X89Y72         FDRE                                         r  FSM_B_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.213    13.991    clk_IBUF_BUFG
    SLICE_X89Y72         FDRE                                         r  FSM_B_reg[4]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X89Y72         FDRE (Setup_fdre_C_CE)      -0.150    14.036    FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                         14.036    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 FSM_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_A_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.632ns (16.028%)  route 3.311ns (83.971%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.324     4.255    clk_IBUF_BUFG
    SLICE_X89Y63         FDRE                                         r  FSM_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.341     4.596 r  FSM_B_reg[2]/Q
                         net (fo=19, routed)          1.286     5.882    FSM_B[2]
    SLICE_X85Y68         LUT4 (Prop_lut4_I3_O)        0.097     5.979 r  FSM_A[7]_i_7/O
                         net (fo=1, routed)           0.297     6.275    FSM_A[7]_i_7_n_0
    SLICE_X85Y68         LUT5 (Prop_lut5_I4_O)        0.097     6.372 r  FSM_A[7]_i_4/O
                         net (fo=2, routed)           0.404     6.776    FSM_A[7]_i_4_n_0
    SLICE_X88Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.873 r  FSM_A[7]_i_1/O
                         net (fo=17, routed)          1.324     8.197    FSM_A[7]_i_1_n_0
    SLICE_X88Y68         FDRE                                         r  FSM_A_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.217    13.995    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  FSM_A_reg[1]/C
                         clock pessimism              0.231    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X88Y68         FDRE (Setup_fdre_C_CE)      -0.119    14.071    FSM_A_reg[1]
  -------------------------------------------------------------------
                         required time                         14.071    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  5.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 FSM_A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.366%)  route 0.143ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  FSM_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  FSM_A_reg[1]/Q
                         net (fo=6, routed)           0.143     1.827    FSM_A_reg_n_0_[1]
    SLICE_X89Y66         FDRE                                         r  Res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X89Y66         FDRE                                         r  Res_reg[1]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X89Y66         FDRE (Hold_fdre_C_D)         0.070     1.605    Res_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FSM_A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.264%)  route 0.132ns (50.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X87Y67         FDRE                                         r  FSM_A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.128     1.648 r  FSM_A_reg[5]/Q
                         net (fo=6, routed)           0.132     1.780    FSM_A_reg_n_0_[5]
    SLICE_X89Y68         FDRE                                         r  Res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X89Y68         FDRE                                         r  Res_reg[5]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X89Y68         FDRE (Hold_fdre_C_D)         0.012     1.545    Res_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FSM_A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.463%)  route 0.183ns (56.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X87Y67         FDRE                                         r  FSM_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  FSM_A_reg[2]/Q
                         net (fo=6, routed)           0.183     1.845    FSM_A_reg_n_0_[2]
    SLICE_X89Y67         FDRE                                         r  Res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X89Y67         FDRE                                         r  Res_reg[2]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X89Y67         FDRE (Hold_fdre_C_D)         0.070     1.604    Res_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 FSM_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.148ns (51.042%)  route 0.142ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  FSM_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.148     1.667 r  FSM_A_reg[4]/Q
                         net (fo=6, routed)           0.142     1.809    FSM_A_reg_n_0_[4]
    SLICE_X89Y68         FDRE                                         r  Res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X89Y68         FDRE                                         r  Res_reg[4]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X89Y68         FDRE (Hold_fdre_C_D)         0.017     1.549    Res_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FSM_A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.395%)  route 0.197ns (54.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  FSM_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  FSM_A_reg[7]/Q
                         net (fo=10, routed)          0.197     1.884    FSM_A_reg_n_0_[7]
    SLICE_X89Y66         FDRE                                         r  Res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X89Y66         FDRE                                         r  Res_reg[7]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X89Y66         FDRE (Hold_fdre_C_D)         0.072     1.607    Res_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.187ns (42.843%)  route 0.249ns (57.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  C_S_reg/Q
                         net (fo=23, routed)          0.249     1.909    C_S
    SLICE_X87Y67         LUT3 (Prop_lut3_I1_O)        0.046     1.955 r  FSM_A[5]_i_1/O
                         net (fo=1, routed)           0.000     1.955    FSM_A_next[5]
    SLICE_X87Y67         FDRE                                         r  FSM_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X87Y67         FDRE                                         r  FSM_A_reg[5]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X87Y67         FDRE (Hold_fdre_C_D)         0.107     1.641    FSM_A_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.712%)  route 0.249ns (57.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  C_S_reg/Q
                         net (fo=23, routed)          0.249     1.909    C_S
    SLICE_X87Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.954 r  FSM_A[2]_i_1/O
                         net (fo=1, routed)           0.000     1.954    FSM_A_next[2]
    SLICE_X87Y67         FDRE                                         r  FSM_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X87Y67         FDRE                                         r  FSM_A_reg[2]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X87Y67         FDRE (Hold_fdre_C_D)         0.091     1.625    FSM_A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FSM_A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.809%)  route 0.248ns (60.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  FSM_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  FSM_A_reg[3]/Q
                         net (fo=6, routed)           0.248     1.935    FSM_A_reg_n_0_[3]
    SLICE_X89Y66         FDRE                                         r  Res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X89Y66         FDRE                                         r  Res_reg[3]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X89Y66         FDRE (Hold_fdre_C_D)         0.066     1.601    Res_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 FSM_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.246ns (56.354%)  route 0.191ns (43.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  FSM_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.148     1.667 r  FSM_A_reg[4]/Q
                         net (fo=6, routed)           0.191     1.858    FSM_A_reg_n_0_[4]
    SLICE_X89Y72         LUT5 (Prop_lut5_I3_O)        0.098     1.956 r  FSM_B[4]_i_1/O
                         net (fo=1, routed)           0.000     1.956    FSM_B_next[4]
    SLICE_X89Y72         FDRE                                         r  FSM_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X89Y72         FDRE                                         r  FSM_B_reg[4]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X89Y72         FDRE (Hold_fdre_C_D)         0.092     1.621    FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 FSM_A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.220%)  route 0.243ns (53.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  FSM_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  FSM_A_reg[3]/Q
                         net (fo=6, routed)           0.243     1.931    FSM_A_reg_n_0_[3]
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.976 r  FSM_B[3]_i_1/O
                         net (fo=1, routed)           0.000     1.976    FSM_B_next[3]
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X86Y63         FDRE                                         r  FSM_B_reg[3]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X86Y63         FDRE (Hold_fdre_C_D)         0.092     1.629    FSM_B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.346    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y69    C_S_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y70    FSM_A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y68    FSM_A_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y67    FSM_A_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y62    FSM_A_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y68    FSM_A_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y63    FSM_B_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y63    FSM_B_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y63    FSM_B_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    FSM_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    FSM_B_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    FSM_B_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    FSM_B_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y67    FSM_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y67    Res_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y67    FSM_A_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y69    C_S_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y68    FSM_A_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    FSM_A_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y69    C_S_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    FSM_A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y68    FSM_A_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y67    FSM_A_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y68    FSM_A_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y67    Res_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y68    Res_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y68    Res_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y67    FSM_A_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y69    C_S_reg/C



