#Build: Fabric Inserter 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: cdt_ins.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Inserter (version 2022.1 build 99559) at Mon Jul 22 17:01:56 2024
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
Compiling architecture definition.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling file 'C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/synthesize/hsst_test_dut_top_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
Read project 'C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/synthesize/hsst_test_dut_top_syn.fic' Successfully.
M_PROCESS_FINISH_STARTED

