{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1376345104050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1376345104050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 15:05:03 2013 " "Processing started: Mon Aug 12 15:05:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1376345104050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1376345104050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ModExp -c ModExp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1376345104050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1376345104489 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ModExp EP2C50F484C6 " "Selected device EP2C50F484C6 for design \"ModExp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1376345104874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1376345104908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1376345104908 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1376345105606 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1376345105620 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1376345106703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1376345106703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1376345106703 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1376345106703 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 70805 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1376345106772 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 70806 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1376345106772 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ W20 " "Pin ~LVDS142p/nCEO~ is reserved at location W20" {  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 70807 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1376345106772 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1376345106772 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1376345107133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ModExp.sdc " "Synopsys Design Constraints File file not found: 'ModExp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1376345111710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1376345111711 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1376345112555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1376345117355 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 7 0 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 135 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1376345117355 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_in\[45\]\[62\]~4 " "Destination node r_in\[45\]\[62\]~4" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_in[45][62]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 31499 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_bar\[19\]\[0\]~0 " "Destination node m_bar\[19\]\[0\]~0" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_bar[19][0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 31964 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "z0\[63\]~71 " "Destination node z0\[63\]~71" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { z0[63]~71 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 50819 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[0\]~158 " "Destination node x0\[0\]~158" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x0[0]~158 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 54876 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[63\]~169 " "Destination node x0\[63\]~169" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x0[63]~169 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 54980 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y0\[0\]~1 " "Destination node y0\[0\]~1" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y0[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 55701 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 64221 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m\[63\]~65 " "Destination node m\[63\]~65" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m[63]~65 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 64224 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0\[63\]~9 " "Destination node nprime0\[63\]~9" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nprime0[63]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 65315 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_in~4776 " "Destination node n_in~4776" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 28 -1 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_in~4776 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 67301 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1376345117356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1376345117356 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1376345117356 ""}  } { { "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 8 0 0 } } { "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 0 { 0 ""} 0 136 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1376345117356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1376345122135 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1376345122211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1376345122216 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1376345122294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1376345122396 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1376345122470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1376345125941 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "256 Embedded multiplier block " "Packed 256 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1376345129837 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "256 " "Created 256 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1376345129837 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1376345129837 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1376345130755 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376345142762 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|reset~clkctrl " "Asynchronous signal \|ModExp\|reset~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1376345143254 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1376345143254 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "1 0 " "Found 1 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1376345143254 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1376345143254 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1376345143305 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376345143915 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 898 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 898 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1376345154952 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376345154987 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1376345177058 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376345177059 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1376345180447 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:54 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:54" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1376345185167 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:19 " "Fitter preparation operations ending: elapsed time is 00:01:19" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376345185744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1376345191324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:51 " "Fitter placement preparation operations ending: elapsed time is 00:00:51" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376345242517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1376345242909 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1376345676338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:07:13 " "Fitter placement operations ending: elapsed time is 00:07:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376345676338 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1376345676380 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376345684003 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1 1376345684606 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1376345684608 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376345684608 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1376345692857 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376345692883 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1376345703617 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376345703618 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1376345705363 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1376345705370 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1376345707660 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:38 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:38" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1376345714455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1376345720991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "42 " "Router estimated average interconnect usage is 42% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "65 X23_Y22 X33_Y32 " "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X23_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "K:/altera/12.1sp1/ModExp 2.0 - copied/" { { 1 { 0 "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X23_Y22 to location X33_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X23_Y22 to location X33_Y32"} 23 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1376345765048 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1376345765048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:14 " "Fitter routing operations ending: elapsed time is 00:02:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376345856618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "" 0 -1 1376345856631 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1376345858005 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[3\] 0 " "Pin \"state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exp_state\[0\] 0 " "Pin \"exp_state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exp_state\[1\] 0 " "Pin \"exp_state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exp_state\[2\] 0 " "Pin \"exp_state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exp_state\[3\] 0 " "Pin \"exp_state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exp_state\[4\] 0 " "Pin \"exp_state\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[0\] 0 " "Pin \"res_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[1\] 0 " "Pin \"res_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[2\] 0 " "Pin \"res_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[3\] 0 " "Pin \"res_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[4\] 0 " "Pin \"res_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[5\] 0 " "Pin \"res_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[6\] 0 " "Pin \"res_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[7\] 0 " "Pin \"res_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[8\] 0 " "Pin \"res_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[9\] 0 " "Pin \"res_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[10\] 0 " "Pin \"res_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[11\] 0 " "Pin \"res_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[12\] 0 " "Pin \"res_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[13\] 0 " "Pin \"res_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[14\] 0 " "Pin \"res_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[15\] 0 " "Pin \"res_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1376345858980 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1376345858980 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1376345870389 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1376345873594 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1376345886506 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:31 " "Fitter post-fit operations ending: elapsed time is 00:00:31" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1376345888746 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1376345889453 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1376345890259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/altera/12.1sp1/ModExp 2.0 - copied/output_files/ModExp.fit.smsg " "Generated suppressed messages file K:/altera/12.1sp1/ModExp 2.0 - copied/output_files/ModExp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1376345893448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1433 " "Peak virtual memory: 1433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1376345901524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 15:18:21 2013 " "Processing ended: Mon Aug 12 15:18:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1376345901524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:18 " "Elapsed time: 00:13:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1376345901524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:16 " "Total CPU time (on all processors): 00:13:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1376345901524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1376345901524 ""}
