INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_1/Lab_1.srcs/sources_1/new/smux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_1/Lab_1.srcs/sim_1/new/test_smux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_smux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_1/Lab_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
