
*** Running vivado
    with args -log SystemTop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SystemTop.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Feb 19 22:47:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source SystemTop.tcl -notrace
Command: link_design -top SystemTop -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/moonknight/Documents/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'test_rv32i_regs/register_file_test'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1557.211 ; gain = 0.000 ; free physical = 3520 ; free virtual = 11588
INFO: [Netlist 29-17] Analyzing 1402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: test_rv32i_regs/register_file_test UUID: 896abc77-f414-558f-8353-50f40a187ce6 
Parsing XDC File [/home/moonknight/Documents/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'test_rv32i_regs/register_file_test/inst'
Finished Parsing XDC File [/home/moonknight/Documents/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'test_rv32i_regs/register_file_test/inst'
Parsing XDC File [/home/moonknight/Documents/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'test_rv32i_regs/register_file_test/inst'
Finished Parsing XDC File [/home/moonknight/Documents/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'test_rv32i_regs/register_file_test/inst'
Parsing XDC File [/home/moonknight/Documents/risc/RISC_2/RISC_2.srcs/constrs_1/new/blackboard.xdc]
Finished Parsing XDC File [/home/moonknight/Documents/risc/RISC_2/RISC_2.srcs/constrs_1/new/blackboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.551 ; gain = 0.000 ; free physical = 3381 ; free virtual = 11449
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 620 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 620 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.551 ; gain = 339.684 ; free physical = 3381 ; free virtual = 11449
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1947.363 ; gain = 133.812 ; free physical = 3324 ; free virtual = 11400

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 240e05eb9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2342.285 ; gain = 394.922 ; free physical = 2920 ; free virtual = 10997

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 7a59bbb3751b591b.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.957 ; gain = 0.000 ; free physical = 2525 ; free virtual = 10616
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2711.957 ; gain = 0.000 ; free physical = 2529 ; free virtual = 10621
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2dca80a0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.957 ; gain = 24.781 ; free physical = 2529 ; free virtual = 10621
Phase 1.1 Core Generation And Design Setup | Checksum: 2dca80a0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.957 ; gain = 24.781 ; free physical = 2529 ; free virtual = 10621

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2dca80a0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.957 ; gain = 24.781 ; free physical = 2529 ; free virtual = 10621
Phase 1 Initialization | Checksum: 2dca80a0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.957 ; gain = 24.781 ; free physical = 2529 ; free virtual = 10621

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2dca80a0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.957 ; gain = 24.781 ; free physical = 2529 ; free virtual = 10621

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2dca80a0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.957 ; gain = 24.781 ; free physical = 2529 ; free virtual = 10621
Phase 2 Timer Update And Timing Data Collection | Checksum: 2dca80a0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.957 ; gain = 24.781 ; free physical = 2529 ; free virtual = 10621

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 247112b00

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.957 ; gain = 24.781 ; free physical = 2536 ; free virtual = 10629
Retarget | Checksum: 247112b00
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Retarget, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2166ba9c4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.957 ; gain = 24.781 ; free physical = 2536 ; free virtual = 10630
Constant propagation | Checksum: 2166ba9c4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 508 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.957 ; gain = 0.000 ; free physical = 2536 ; free virtual = 10630
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2711.957 ; gain = 0.000 ; free physical = 2536 ; free virtual = 10630
Phase 5 Sweep | Checksum: 26acbc7b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2711.957 ; gain = 24.781 ; free physical = 2536 ; free virtual = 10630
Sweep | Checksum: 26acbc7b2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 1993 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 26acbc7b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.973 ; gain = 56.797 ; free physical = 2535 ; free virtual = 10630
BUFG optimization | Checksum: 26acbc7b2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 26acbc7b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.973 ; gain = 56.797 ; free physical = 2535 ; free virtual = 10630
Shift Register Optimization | Checksum: 26acbc7b2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 26acbc7b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.973 ; gain = 56.797 ; free physical = 2535 ; free virtual = 10630
Post Processing Netlist | Checksum: 26acbc7b2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2fd784164

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.973 ; gain = 56.797 ; free physical = 2535 ; free virtual = 10630

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2743.973 ; gain = 0.000 ; free physical = 2535 ; free virtual = 10630
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2fd784164

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.973 ; gain = 56.797 ; free physical = 2535 ; free virtual = 10630
Phase 9 Finalization | Checksum: 2fd784164

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.973 ; gain = 56.797 ; free physical = 2535 ; free virtual = 10630
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              18  |                                             73  |
|  Constant propagation         |               0  |              16  |                                            508  |
|  Sweep                        |               0  |              46  |                                           1993  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2fd784164

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.973 ; gain = 56.797 ; free physical = 2535 ; free virtual = 10630

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 34 newly gated: 0 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 249b44bd1

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2348 ; free virtual = 10454
Ending Power Optimization Task | Checksum: 249b44bd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3001.895 ; gain = 257.922 ; free physical = 2348 ; free virtual = 10454

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 249b44bd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2348 ; free virtual = 10454

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2348 ; free virtual = 10454
Ending Netlist Obfuscation Task | Checksum: 2a9e2669f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2348 ; free virtual = 10454
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 3001.895 ; gain = 1188.344 ; free physical = 2348 ; free virtual = 10454
INFO: [Vivado 12-24828] Executing command : report_drc -file SystemTop_drc_opted.rpt -pb SystemTop_drc_opted.pb -rpx SystemTop_drc_opted.rpx
Command: report_drc -file SystemTop_drc_opted.rpt -pb SystemTop_drc_opted.pb -rpx SystemTop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moonknight/Documents/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2333 ; free virtual = 10446
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2333 ; free virtual = 10446
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2333 ; free virtual = 10448
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2333 ; free virtual = 10448
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2333 ; free virtual = 10448
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2333 ; free virtual = 10449
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2333 ; free virtual = 10449
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2320 ; free virtual = 10426
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 21946d97f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2320 ; free virtual = 10426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2320 ; free virtual = 10426

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 150a32b33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2332 ; free virtual = 10440

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 223250079

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2338 ; free virtual = 10455

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 223250079

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2338 ; free virtual = 10455
Phase 1 Placer Initialization | Checksum: 223250079

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2338 ; free virtual = 10455

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ce9de224

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2362 ; free virtual = 10480

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a00b9fac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2363 ; free virtual = 10481

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a00b9fac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2363 ; free virtual = 10481

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1732c335c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2379 ; free virtual = 10502

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1732c335c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2379 ; free virtual = 10502

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 365 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 171 nets or LUTs. Breaked 0 LUT, combined 171 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2377 ; free virtual = 10501

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            171  |                   171  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            171  |                   171  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: f516018d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2384 ; free virtual = 10499
Phase 2.5 Global Place Phase2 | Checksum: 152c6a90a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2383 ; free virtual = 10502
Phase 2 Global Placement | Checksum: 152c6a90a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2383 ; free virtual = 10502

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bd5415e9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2382 ; free virtual = 10498

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27752c83b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2363 ; free virtual = 10495

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24576efaf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2367 ; free virtual = 10495

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d86459ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2367 ; free virtual = 10495

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18859f13f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2365 ; free virtual = 10494

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 222c26b6d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2375 ; free virtual = 10497

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26e0ce36e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2375 ; free virtual = 10497
Phase 3 Detail Placement | Checksum: 26e0ce36e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2374 ; free virtual = 10497

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2f43b7cb0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.530 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1eb752639

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2364 ; free virtual = 10493
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 28db4dbd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2364 ; free virtual = 10493
Phase 4.1.1.1 BUFG Insertion | Checksum: 2f43b7cb0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2364 ; free virtual = 10493

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.530. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 25c07924d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2364 ; free virtual = 10493

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2364 ; free virtual = 10493
Phase 4.1 Post Commit Optimization | Checksum: 25c07924d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2364 ; free virtual = 10493

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25c07924d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2364 ; free virtual = 10494

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25c07924d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2364 ; free virtual = 10494
Phase 4.3 Placer Reporting | Checksum: 25c07924d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2363 ; free virtual = 10494

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2363 ; free virtual = 10494

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2363 ; free virtual = 10494
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a6b8b0c6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2363 ; free virtual = 10494
Ending Placer Task | Checksum: 247ca6d2e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2363 ; free virtual = 10494
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2363 ; free virtual = 10494
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file SystemTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2346 ; free virtual = 10477
INFO: [Vivado 12-24828] Executing command : report_io -file SystemTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2317 ; free virtual = 10447
INFO: [Vivado 12-24828] Executing command : report_utilization -file SystemTop_utilization_placed.rpt -pb SystemTop_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2307 ; free virtual = 10442
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2315 ; free virtual = 10456
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2315 ; free virtual = 10456
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2315 ; free virtual = 10457
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2315 ; free virtual = 10458
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2315 ; free virtual = 10458
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2315 ; free virtual = 10458
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2287 ; free virtual = 10418
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.530 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2287 ; free virtual = 10421
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2282 ; free virtual = 10429
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2282 ; free virtual = 10429
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2282 ; free virtual = 10432
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2282 ; free virtual = 10433
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2278 ; free virtual = 10430
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2278 ; free virtual = 10430
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f381f39f ConstDB: 0 ShapeSum: ae688997 RouteDB: a5dfeff8
Post Restoration Checksum: NetGraph: 53f0854e | NumContArr: fa36c916 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d379439e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2283 ; free virtual = 10415

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d379439e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2283 ; free virtual = 10415

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d379439e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2283 ; free virtual = 10415
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13ebd8e59

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2274 ; free virtual = 10403
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.793  | TNS=0.000  | WHS=-0.239 | THS=-270.418|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 20673debc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2277 ; free virtual = 10405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.793  | TNS=0.000  | WHS=-0.107 | THS=-1.578 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 20509c016

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2277 ; free virtual = 10405

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12464
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12464
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1677e6da4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2277 ; free virtual = 10405

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1677e6da4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2277 ; free virtual = 10405

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 31fd1e022

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2267 ; free virtual = 10396
Phase 4 Initial Routing | Checksum: 31fd1e022

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2267 ; free virtual = 10396

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 979
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.518  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 31b461c1e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2264 ; free virtual = 10407

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.518  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 26fc9deac

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2265 ; free virtual = 10408

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.518  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 11082ec8a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2265 ; free virtual = 10408
Phase 5 Rip-up And Reroute | Checksum: 11082ec8a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2265 ; free virtual = 10408

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 11082ec8a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2265 ; free virtual = 10408

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 11082ec8a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2265 ; free virtual = 10408
Phase 6 Delay and Skew Optimization | Checksum: 11082ec8a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2265 ; free virtual = 10408

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.633  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1be88aa71

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2266 ; free virtual = 10404
Phase 7 Post Hold Fix | Checksum: 1be88aa71

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2266 ; free virtual = 10404

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.57081 %
  Global Horizontal Routing Utilization  = 9.8812 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1be88aa71

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2266 ; free virtual = 10404

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1be88aa71

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2265 ; free virtual = 10403

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c394b11d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2266 ; free virtual = 10404

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1c394b11d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2266 ; free virtual = 10404

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.633  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1c394b11d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2266 ; free virtual = 10404
Total Elapsed time in route_design: 16.91 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1c462f0c9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2266 ; free virtual = 10404
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1c462f0c9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2266 ; free virtual = 10403

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.895 ; gain = 0.000 ; free physical = 2268 ; free virtual = 10403
INFO: [Vivado 12-24828] Executing command : report_drc -file SystemTop_drc_routed.rpt -pb SystemTop_drc_routed.pb -rpx SystemTop_drc_routed.rpx
Command: report_drc -file SystemTop_drc_routed.rpt -pb SystemTop_drc_routed.pb -rpx SystemTop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moonknight/Documents/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file SystemTop_methodology_drc_routed.rpt -pb SystemTop_methodology_drc_routed.pb -rpx SystemTop_methodology_drc_routed.rpx
Command: report_methodology -file SystemTop_methodology_drc_routed.rpt -pb SystemTop_methodology_drc_routed.pb -rpx SystemTop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/moonknight/Documents/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file SystemTop_timing_summary_routed.rpt -pb SystemTop_timing_summary_routed.pb -rpx SystemTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file SystemTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file SystemTop_bus_skew_routed.rpt -pb SystemTop_bus_skew_routed.pb -rpx SystemTop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file SystemTop_route_status.rpt -pb SystemTop_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file SystemTop_power_routed.rpt -pb SystemTop_power_summary_routed.pb -rpx SystemTop_power_routed.rpx
Command: report_power -file SystemTop_power_routed.rpt -pb SystemTop_power_summary_routed.pb -rpx SystemTop_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file SystemTop_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 3123.410 ; gain = 121.516 ; free physical = 2087 ; free virtual = 10225
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3123.410 ; gain = 0.000 ; free physical = 2084 ; free virtual = 10224
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3123.410 ; gain = 0.000 ; free physical = 2075 ; free virtual = 10232
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.410 ; gain = 0.000 ; free physical = 2075 ; free virtual = 10232
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3123.410 ; gain = 0.000 ; free physical = 2074 ; free virtual = 10234
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3123.410 ; gain = 0.000 ; free physical = 2073 ; free virtual = 10234
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3123.410 ; gain = 0.000 ; free physical = 2072 ; free virtual = 10234
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3123.410 ; gain = 0.000 ; free physical = 2072 ; free virtual = 10234
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_routed.dcp' has been generated.
Command: write_bitstream -force SystemTop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./SystemTop.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 3400.812 ; gain = 277.402 ; free physical = 1745 ; free virtual = 9891
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 22:49:06 2025...
