<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail_because: this test imported from yosys repository contains intentional syntax error
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>
defines: 
time_elapsed: 1.368s
ram usage: 37688 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpvildbf9z/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:1</a>: No timescale set for &#34;i1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:5</a>: No timescale set for &#34;simple_bus&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:11</a>: No timescale set for &#34;memMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:16</a>: No timescale set for &#34;cpuMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:19</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:30</a>: No timescale set for &#34;i2&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:16</a>: Compile module &#34;work@cpuMod&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:1</a>: Compile interface &#34;work@i1&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:30</a>: Compile interface &#34;work@i2&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:11</a>: Compile module &#34;work@memMod&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:5</a>: Compile interface &#34;work@simple_bus&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:19</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:1</a>: Implicit port type (wire) for &#34;b&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:19</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpvildbf9z/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_memMod
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpvildbf9z/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpvildbf9z/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallInterfaces:
 \_interface: work@i1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:1, parent:work@top
   |vpiDefName:work@i1
   |vpiFullName:work@i1
   |vpiPort:
   \_port: (a), line:1
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:1
         |vpiName:a
         |vpiFullName:work@i1.a
   |vpiPort:
   \_port: (b), line:1
     |vpiName:b
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:1
         |vpiName:b
         |vpiFullName:work@i1.b
   |vpiPort:
   \_port: (c), line:1
     |vpiName:c
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:1
         |vpiName:c
         |vpiFullName:work@i1.c
   |vpiNet:
   \_logic_net: (a), line:1
   |vpiNet:
   \_logic_net: (b), line:1
   |vpiNet:
   \_logic_net: (c), line:1
   |vpiNet:
   \_logic_net: (d), line:2
     |vpiName:d
     |vpiFullName:work@i1.d
     |vpiNetType:1
 |uhdmallInterfaces:
 \_interface: work@i2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:30, parent:work@top
   |vpiDefName:work@i2
   |vpiFullName:work@i2
   |vpiModport:
   \_modport: (master)
     |vpiName:master
     |vpiIODecl:
     \_io_decl: (a)
       |vpiName:a
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (b)
       |vpiName:b
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (c)
       |vpiName:c
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (d)
       |vpiName:d
       |vpiDirection:2
     |vpiInterface:
     \_interface: work@i2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:30, parent:work@top
   |vpiModport:
   \_modport: (slave)
     |vpiName:slave
     |vpiIODecl:
     \_io_decl: (a)
       |vpiName:a
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (b)
       |vpiName:b
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (c)
       |vpiName:c
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (d)
       |vpiName:d
       |vpiDirection:1
     |vpiInterface:
     \_interface: work@i2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:30, parent:work@top
   |vpiNet:
   \_logic_net: (a), line:31
     |vpiName:a
     |vpiFullName:work@i2.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:31
     |vpiName:b
     |vpiFullName:work@i2.b
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (c), line:31
     |vpiName:c
     |vpiFullName:work@i2.c
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (d), line:31
     |vpiName:d
     |vpiFullName:work@i2.d
     |vpiNetType:1
 |uhdmallInterfaces:
 \_interface: work@simple_bus, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:5, parent:work@top
   |vpiDefName:work@simple_bus
   |vpiFullName:work@simple_bus
   |vpiPort:
   \_port: (clk), line:5
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5
         |vpiName:clk
         |vpiFullName:work@simple_bus.clk
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:5
   |vpiNet:
   \_logic_net: (req), line:6
     |vpiName:req
     |vpiFullName:work@simple_bus.req
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (gnt), line:6
     |vpiName:gnt
     |vpiFullName:work@simple_bus.gnt
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (addr), line:7
     |vpiName:addr
     |vpiFullName:work@simple_bus.addr
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (data), line:7
     |vpiName:data
     |vpiFullName:work@simple_bus.data
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (mode), line:8
     |vpiName:mode
     |vpiFullName:work@simple_bus.mode
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (start), line:9
     |vpiName:start
     |vpiFullName:work@simple_bus.start
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (rdy), line:9
     |vpiName:rdy
     |vpiFullName:work@simple_bus.rdy
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@cpuMod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:16, parent:work@top
   |vpiDefName:work@cpuMod
   |vpiFullName:work@cpuMod
   |vpiPort:
   \_port: (b), line:16
     |vpiName:b
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_interface: work@simple_bus, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:5, parent:work@top
   |vpiNet:
   \_logic_net: (b), line:16
     |vpiName:b
     |vpiFullName:work@cpuMod.b
 |uhdmallModules:
 \_module: work@memMod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:11, parent:work@top
   |vpiDefName:work@memMod
   |vpiFullName:work@memMod
   |vpiProcess:
   \_always: , line:13
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:13
       |vpiCondition:
       \_operation: , line:13
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (a.clk), line:13
           |vpiName:a.clk
           |vpiFullName:work@memMod.a.clk
       |vpiStmt:
       \_assignment: , line:14
         |vpiLhs:
         \_ref_obj: (a.gnt), line:14
           |vpiName:a.gnt
           |vpiFullName:work@memMod.a.gnt
         |vpiRhs:
         \_operation: , line:14
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (a.req), line:14
             |vpiName:a.req
             |vpiFullName:work@memMod.a.req
           |vpiOperand:
           \_ref_obj: (avail), line:14
             |vpiName:avail
             |vpiFullName:work@memMod.avail
   |vpiPort:
   \_port: (a), line:11
     |vpiName:a
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_interface: work@simple_bus, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:5, parent:work@top
   |vpiNet:
   \_logic_net: (avail), line:12
     |vpiName:avail
     |vpiFullName:work@memMod.avail
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:11
     |vpiName:a
     |vpiFullName:work@memMod.a
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:19, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (clk), line:20
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:19
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiInterface:
   \_interface: work@simple_bus (sb_intf1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:21, parent:work@top
     |vpiDefName:work@simple_bus
     |vpiName:sb_intf1
     |vpiFullName:work@top.sb_intf1
     |vpiPort:
     \_port: (clk), line:5, parent:sb_intf1
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:21
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:20, parent:work@top
           |vpiName:clk
           |vpiFullName:work@top.clk
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:5, parent:sb_intf1
           |vpiName:clk
           |vpiFullName:work@top.sb_intf1.clk
           |vpiNetType:36
     |vpiNet:
     \_logic_net: (clk), line:5, parent:sb_intf1
     |vpiNet:
     \_logic_net: (req), line:6, parent:sb_intf1
       |vpiName:req
       |vpiFullName:work@top.sb_intf1.req
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (gnt), line:6, parent:sb_intf1
       |vpiName:gnt
       |vpiFullName:work@top.sb_intf1.gnt
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (addr), line:7, parent:sb_intf1
       |vpiName:addr
       |vpiFullName:work@top.sb_intf1.addr
       |vpiNetType:36
       |vpiRange:
       \_range: , line:7
         |vpiLeftRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (data), line:7, parent:sb_intf1
       |vpiName:data
       |vpiFullName:work@top.sb_intf1.data
       |vpiNetType:36
       |vpiRange:
       \_range: , line:7
         |vpiLeftRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (mode), line:8, parent:sb_intf1
       |vpiName:mode
       |vpiFullName:work@top.sb_intf1.mode
       |vpiNetType:36
       |vpiRange:
       \_range: , line:8
         |vpiLeftRange:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (start), line:9, parent:sb_intf1
       |vpiName:start
       |vpiFullName:work@top.sb_intf1.start
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (rdy), line:9, parent:sb_intf1
       |vpiName:rdy
       |vpiFullName:work@top.sb_intf1.rdy
       |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:19
   |vpiInterface:
   \_interface: work@simple_bus (sb_intf2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:22, parent:work@top
     |vpiDefName:work@simple_bus
     |vpiName:sb_intf2
     |vpiFullName:work@top.sb_intf2
     |vpiPort:
     \_port: (clk), line:5, parent:sb_intf2
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:22
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:20, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:5, parent:sb_intf2
           |vpiName:clk
           |vpiFullName:work@top.sb_intf2.clk
           |vpiNetType:36
     |vpiNet:
     \_logic_net: (clk), line:5, parent:sb_intf2
     |vpiNet:
     \_logic_net: (req), line:6, parent:sb_intf2
       |vpiName:req
       |vpiFullName:work@top.sb_intf2.req
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (gnt), line:6, parent:sb_intf2
       |vpiName:gnt
       |vpiFullName:work@top.sb_intf2.gnt
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (addr), line:7, parent:sb_intf2
       |vpiName:addr
       |vpiFullName:work@top.sb_intf2.addr
       |vpiNetType:36
       |vpiRange:
       \_range: , line:7
         |vpiLeftRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (data), line:7, parent:sb_intf2
       |vpiName:data
       |vpiFullName:work@top.sb_intf2.data
       |vpiNetType:36
       |vpiRange:
       \_range: , line:7
         |vpiLeftRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (mode), line:8, parent:sb_intf2
       |vpiName:mode
       |vpiFullName:work@top.sb_intf2.mode
       |vpiNetType:36
       |vpiRange:
       \_range: , line:8
         |vpiLeftRange:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (start), line:9, parent:sb_intf2
       |vpiName:start
       |vpiFullName:work@top.sb_intf2.start
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (rdy), line:9, parent:sb_intf2
       |vpiName:rdy
       |vpiFullName:work@top.sb_intf2.rdy
       |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:19
   |vpiModule:
   \_module: work@memMod (mem1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:23, parent:work@top
     |vpiDefName:work@memMod
     |vpiName:mem1
     |vpiFullName:work@top.mem1
     |vpiPort:
     \_port: (a), line:11, parent:mem1
       |vpiName:a
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (sb_intf1), line:23
         |vpiName:sb_intf1
         |vpiActual:
         \_interface: work@simple_bus (sb_intf1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:21
           |vpiDefName:work@simple_bus
           |vpiName:sb_intf1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_interface: work@simple_bus (a), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:23
           |vpiDefName:work@simple_bus
           |vpiName:a
     |vpiNet:
     \_logic_net: (avail), line:12, parent:mem1
       |vpiName:avail
       |vpiFullName:work@top.mem1.avail
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (a), line:11, parent:mem1
       |vpiName:a
       |vpiFullName:work@top.mem1.a
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:19
   |vpiModule:
   \_module: work@cpuMod (cpu1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:24, parent:work@top
     |vpiDefName:work@cpuMod
     |vpiName:cpu1
     |vpiFullName:work@top.cpu1
     |vpiPort:
     \_port: (b), line:16, parent:cpu1
       |vpiName:b
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (sb_intf1), line:24
         |vpiName:sb_intf1
         |vpiActual:
         \_interface: work@simple_bus (sb_intf1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:21
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_interface: work@simple_bus (b), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:24
           |vpiDefName:work@simple_bus
           |vpiName:b
     |vpiNet:
     \_logic_net: (b), line:16, parent:cpu1
       |vpiName:b
       |vpiFullName:work@top.cpu1.b
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:19
   |vpiModule:
   \_module: work@memMod (mem2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:25, parent:work@top
     |vpiDefName:work@memMod
     |vpiName:mem2
     |vpiFullName:work@top.mem2
     |vpiPort:
     \_port: (a), line:11, parent:mem2
       |vpiName:a
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (sb_intf2), line:25
         |vpiName:sb_intf2
         |vpiActual:
         \_interface: work@simple_bus (sb_intf2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:22
           |vpiDefName:work@simple_bus
           |vpiName:sb_intf2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_interface: work@simple_bus (a), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:25
           |vpiDefName:work@simple_bus
           |vpiName:a
     |vpiNet:
     \_logic_net: (avail), line:12, parent:mem2
       |vpiName:avail
       |vpiFullName:work@top.mem2.avail
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (a), line:11, parent:mem2
       |vpiName:a
       |vpiFullName:work@top.mem2.a
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:19
   |vpiModule:
   \_module: work@cpuMod (cpu2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:26, parent:work@top
     |vpiDefName:work@cpuMod
     |vpiName:cpu2
     |vpiFullName:work@top.cpu2
     |vpiPort:
     \_port: (b), line:16, parent:cpu2
       |vpiName:b
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (sb_intf2), line:26
         |vpiName:sb_intf2
         |vpiActual:
         \_interface: work@simple_bus (sb_intf2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:22
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_interface: work@simple_bus (b), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:26
           |vpiDefName:work@simple_bus
           |vpiName:b
     |vpiNet:
     \_logic_net: (b), line:16, parent:cpu2
       |vpiName:b
       |vpiFullName:work@top.cpu2.b
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>, line:19
   |vpiNet:
   \_logic_net: (clk), line:20, parent:work@top
Object: \work_top of type 3000
Object: \work_i1 of type 601
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \work_i2 of type 601
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \master of type 606
Object: \a of type 28
Object: \b of type 28
Object: \c of type 28
Object: \d of type 28
Object: \slave of type 606
Object: \a of type 28
Object: \b of type 28
Object: \c of type 28
Object: \d of type 28
Object: \work_simple_bus of type 601
Object: \clk of type 36
Object: \req of type 36
Object: \gnt of type 36
Object: \addr of type 36
Object: \data of type 36
Object: \mode of type 36
Object: \start of type 36
Object: \rdy of type 36
Object: \work_top of type 32
Object: \sb_intf1 of type 601
Object: \clk of type 44
Object: \sb_intf2 of type 601
Object: \clk of type 44
Object: \mem1 of type 32
Object: \a of type 44
Object: \avail of type 36
Object: \a of type 36
Object: \cpu1 of type 32
Object: \b of type 44
Object: \b of type 36
Object: \mem2 of type 32
Object: \avail of type 36
Object: \a of type 36
Object: \cpu2 of type 32
Object: \b of type 36
Object: \clk of type 36
Object: \work_cpuMod of type 32
Object: \b of type 36
Object: \work_memMod of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \a.clk of type 608
Object:  of type 3
Object: \a.gnt of type 608
Object:  of type 39
Object: \a.req of type 608
Object: \avail of type 608
Object: \avail of type 36
Object: \a of type 36
Object: \work_top of type 32
Object: \clk of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_cpuMod&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c8a490] str=&#39;\work_cpuMod&#39;
      AST_INTERFACEPORT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:16</a>.0-16.0&gt; [0x2c8a5b0] str=&#39;\b&#39; port=4
        AST_INTERFACEPORTTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c8a730] str=&#39;\work_simple_bus&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:16</a>.0-16.0&gt; [0x2c8ada0] str=&#39;\b&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c8a490] str=&#39;\work_cpuMod&#39; basic_prep
      AST_INTERFACEPORT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:16</a>.0-16.0&gt; [0x2c8a5b0] str=&#39;\b&#39; basic_prep port=4
        AST_INTERFACEPORTTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c8a730] str=&#39;\work_simple_bus&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:16</a>.0-16.0&gt; [0x2c8ada0] str=&#39;\b&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_i1&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c853a0] str=&#39;\work_i1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:1</a>.0-1.0&gt; [0x2c85610] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:1</a>.0-1.0&gt; [0x2c85900] str=&#39;\b&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:1</a>.0-1.0&gt; [0x2c85b40] str=&#39;\c&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:2</a>.0-2.0&gt; [0x2c85cc0] str=&#39;\d&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c853a0] str=&#39;\work_i1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:1</a>.0-1.0&gt; [0x2c85610] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:1</a>.0-1.0&gt; [0x2c85900] str=&#39;\b&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:1</a>.0-1.0&gt; [0x2c85b40] str=&#39;\c&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:2</a>.0-2.0&gt; [0x2c85cc0] str=&#39;\d&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_i2&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c85f60] str=&#39;\work_i2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:31</a>.0-31.0&gt; [0x2c86080] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:31</a>.0-31.0&gt; [0x2c86260] str=&#39;\b&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:31</a>.0-31.0&gt; [0x2c863e0] str=&#39;\c&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:31</a>.0-31.0&gt; [0x2c86560] str=&#39;\d&#39;
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c866e0] str=&#39;\master&#39;
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86820] str=&#39;\a&#39; input
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86a50] str=&#39;\b&#39; input
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86bd0] str=&#39;\c&#39; output
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86cf0] str=&#39;\d&#39; output
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86e90] str=&#39;\slave&#39;
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86fb0] str=&#39;\a&#39; output
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c870d0] str=&#39;\b&#39; output
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c871f0] str=&#39;\c&#39; input
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c87310] str=&#39;\d&#39; input
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c85f60] str=&#39;\work_i2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:31</a>.0-31.0&gt; [0x2c86080] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:31</a>.0-31.0&gt; [0x2c86260] str=&#39;\b&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:31</a>.0-31.0&gt; [0x2c863e0] str=&#39;\c&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:31</a>.0-31.0&gt; [0x2c86560] str=&#39;\d&#39; basic_prep range=[0:0]
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c866e0] str=&#39;\master&#39; basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86820] str=&#39;\a&#39; input basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86a50] str=&#39;\b&#39; input basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86bd0] str=&#39;\c&#39; output basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86cf0] str=&#39;\d&#39; output basic_prep
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86e90] str=&#39;\slave&#39; basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c86fb0] str=&#39;\a&#39; output basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c870d0] str=&#39;\b&#39; output basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c871f0] str=&#39;\c&#39; input basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c87310] str=&#39;\d&#39; input basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_memMod&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c896e0] str=&#39;\work_memMod&#39;
      AST_INTERFACEPORT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:11</a>.0-11.0&gt; [0x2c89800] str=&#39;\a&#39; port=3
        AST_INTERFACEPORTTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c899a0] str=&#39;\work_simple_bus&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:12</a>.0-12.0&gt; [0x2c8a050] str=&#39;\avail&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:11</a>.0-11.0&gt; [0x2c8a1f0] str=&#39;\a&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&gt; [0x2c8c0e0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&gt; [0x2c8c3f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&gt; [0x2c8c5d0] str=&#39;\a.clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&gt; [0x2c8c250]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&gt; [0x2c8c7d0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&gt; [0x2c8c940] str=&#39;\a.gnt&#39;
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&gt; [0x2c8cb40]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&gt; [0x2c8ccc0] str=&#39;\a.req&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&gt; [0x2c8cfe0] str=&#39;\avail&#39;
--- END OF AST DUMP ---
Warning: wire &#39;\a.gnt&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c896e0] str=&#39;\work_memMod&#39; basic_prep
      AST_INTERFACEPORT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:11</a>.0-11.0&gt; [0x2c89800] str=&#39;\a&#39; basic_prep port=3
        AST_INTERFACEPORTTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c899a0] str=&#39;\work_simple_bus&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:12</a>.0-12.0&gt; [0x2c8a050] str=&#39;\avail&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:11</a>.0-11.0&gt; [0x2c8a1f0] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&gt; [0x2c8c0e0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&gt; [0x2c8c3f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&gt; [0x2c8c5d0 -&gt; 0x2c9fd90] str=&#39;\a.clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&gt; [0x2c8c250] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&gt; [0x2c8c7d0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&gt; [0x2c8c940 -&gt; 0x2ca0780] str=&#39;\a.gnt&#39; basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&gt; [0x2c8cb40] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&gt; [0x2c8ccc0 -&gt; 0x2ca00a0] str=&#39;\a.req&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&gt; [0x2c8cfe0 -&gt; 0x2c8a050] str=&#39;\avail&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&gt; [0x2c9fd90] str=&#39;\a.clk&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&gt; [0x2ca0780] str=&#39;\a.gnt&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&gt; [0x2ca00a0] str=&#39;\a.req&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>: Warning: Identifier `\a.gnt&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>: Warning: Identifier `\a.clk&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>: Warning: Identifier `\a.req&#39; is implicitly declared.
Generating RTLIL representation for module `\work_simple_bus&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c875a0] str=&#39;\work_simple_bus&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:5</a>.0-5.0&gt; [0x2c88f20] str=&#39;\clk&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:6</a>.0-6.0&gt; [0x2c878a0] str=&#39;\req&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:6</a>.0-6.0&gt; [0x2c87a20] str=&#39;\gnt&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:7</a>.0-7.0&gt; [0x2c87ba0] str=&#39;\addr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:7</a>.0-7.0&gt; [0x2c87d20] str=&#39;\data&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:8</a>.0-8.0&gt; [0x2c87ef0] str=&#39;\mode&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:9</a>.0-9.0&gt; [0x2c88070] str=&#39;\start&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:9</a>.0-9.0&gt; [0x2c881f0] str=&#39;\rdy&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c875a0] str=&#39;\work_simple_bus&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:5</a>.0-5.0&gt; [0x2c88f20] str=&#39;\clk&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:6</a>.0-6.0&gt; [0x2c878a0] str=&#39;\req&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:6</a>.0-6.0&gt; [0x2c87a20] str=&#39;\gnt&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:7</a>.0-7.0&gt; [0x2c87ba0] str=&#39;\addr&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:7</a>.0-7.0&gt; [0x2c87d20] str=&#39;\data&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:8</a>.0-8.0&gt; [0x2c87ef0] str=&#39;\mode&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:9</a>.0-9.0&gt; [0x2c88070] str=&#39;\start&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:9</a>.0-9.0&gt; [0x2c881f0] str=&#39;\rdy&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c884e0] str=&#39;\work_top&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:21</a>.0-21.0&gt; [0x2c88600] str=&#39;\sb_intf1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c88980] str=&#39;\work_simple_bus&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:21</a>.0-21.0&gt; [0x2c88aa0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:21</a>.0-21.0&gt; [0x2c88bc0] str=&#39;\clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:22</a>.0-22.0&gt; [0x2c88de0] str=&#39;\sb_intf2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c89160] str=&#39;\work_simple_bus&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:22</a>.0-22.0&gt; [0x2c89280] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:22</a>.0-22.0&gt; [0x2c893a0] str=&#39;\clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:23</a>.0-23.0&gt; [0x2c895c0] str=&#39;\mem1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c89bb0] str=&#39;\work_memMod&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:23</a>.0-23.0&gt; [0x2c89d10] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:23</a>.0-23.0&gt; [0x2c89e30] str=&#39;\sb_intf1&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:24</a>.0-24.0&gt; [0x2c8a370] str=&#39;\cpu1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c8a900] str=&#39;\work_cpuMod&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:24</a>.0-24.0&gt; [0x2c8aa60] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:24</a>.0-24.0&gt; [0x2c8ab80] str=&#39;\sb_intf1&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:25</a>.0-25.0&gt; [0x2c8af40] str=&#39;\mem2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c8b0c0] str=&#39;\work_memMod&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:25</a>.0-25.0&gt; [0x2c8b1e0] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:25</a>.0-25.0&gt; [0x2c8b300] str=&#39;\sb_intf2&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:26</a>.0-26.0&gt; [0x2c8b6c0] str=&#39;\cpu2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c8b7e0] str=&#39;\work_cpuMod&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:26</a>.0-26.0&gt; [0x2c8b900] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:26</a>.0-26.0&gt; [0x2c8ba20] str=&#39;\sb_intf2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:20</a>.0-20.0&gt; [0x2c8bc40] str=&#39;\clk&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c884e0] str=&#39;\work_top&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:21</a>.0-21.0&gt; [0x2c88600] str=&#39;\sb_intf1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c88980] str=&#39;\work_simple_bus&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:21</a>.0-21.0&gt; [0x2c88aa0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:21</a>.0-21.0&gt; [0x2c88bc0 -&gt; 0x2c8bc40] str=&#39;\clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:22</a>.0-22.0&gt; [0x2c88de0] str=&#39;\sb_intf2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c89160] str=&#39;\work_simple_bus&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:22</a>.0-22.0&gt; [0x2c89280] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:22</a>.0-22.0&gt; [0x2c893a0 -&gt; 0x2c8bc40] str=&#39;\clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:23</a>.0-23.0&gt; [0x2c895c0] str=&#39;\mem1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c89bb0] str=&#39;\work_memMod&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:23</a>.0-23.0&gt; [0x2c89d10] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:23</a>.0-23.0&gt; [0x2c89e30 -&gt; 0x2c88600] str=&#39;\sb_intf1&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:24</a>.0-24.0&gt; [0x2c8a370] str=&#39;\cpu1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c8a900] str=&#39;\work_cpuMod&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:24</a>.0-24.0&gt; [0x2c8aa60] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:24</a>.0-24.0&gt; [0x2c8ab80 -&gt; 0x2c88600] str=&#39;\sb_intf1&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:25</a>.0-25.0&gt; [0x2c8af40] str=&#39;\mem2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c8b0c0] str=&#39;\work_memMod&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:25</a>.0-25.0&gt; [0x2c8b1e0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:25</a>.0-25.0&gt; [0x2c8b300 -&gt; 0x2c88de0] str=&#39;\sb_intf2&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:26</a>.0-26.0&gt; [0x2c8b6c0] str=&#39;\cpu2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c8b7e0] str=&#39;\work_cpuMod&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:26</a>.0-26.0&gt; [0x2c8b900] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:26</a>.0-26.0&gt; [0x2c8ba20 -&gt; 0x2c88de0] str=&#39;\sb_intf2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:20</a>.0-20.0&gt; [0x2c8bc40] str=&#39;\clk&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_memMod
Generating RTLIL representation for module `\work_memMod&#39;.
Warning: wire &#39;\a.gnt&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0.

2.2. Analyzing design hierarchy..
Top module:  \work_memMod
Used module:     \work_simple_bus

2.3. Analyzing design hierarchy..
Top module:  \work_memMod
Used module:     \work_simple_bus

2.4. Analyzing design hierarchy..
Top module:  \work_memMod
Used module:     \work_simple_bus
Removing unused module `\work_top&#39;.
Removing unused module `\work_i2&#39;.
Removing unused module `\work_i1&#39;.
Removing unused module `\work_cpuMod&#39;.
Removed 4 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_memMod.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>$3&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_memMod.\a.gnt&#39; using process `\work_memMod.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>$3&#39;.
  created $dff cell `$procdff$5&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_memMod.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>$3&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_memMod..
Warning: Wire work_memMod.\avail is used but has no driver.
checking module work_simple_bus..
found and reported 1 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_memMod ===

   Number of wires:                 11
   Number of wire bits:             11
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                            1
     $dff                            1
     work_simple_bus                 1

=== work_simple_bus ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   work_memMod                       1
     work_simple_bus                 1

   Number of wires:                 19
   Number of wire bits:             19
   Number of public wires:          17
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and                            1
     $dff                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_memMod..
Warning: Wire work_memMod.\avail is used but has no driver.
checking module work_simple_bus..
found and reported 1 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_memMod&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;interfaces_replaced_in_module&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;a.gnt&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;a.clk&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;a.req&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;a.rdy&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;a.start&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;a.mode&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;a.data&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;a.addr&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 9 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$and$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;B&#34;: [ 10 ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$procdff$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 3 ],
            &#34;D&#34;: [ 11 ],
            &#34;Q&#34;: [ 2 ]
          }
        },
        &#34;a_inst_from_top_dummy&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_simple_bus&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\a.gnt[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&#34;
          }
        },
        &#34;a.addr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34;
          }
        },
        &#34;a.clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34;
          }
        },
        &#34;a.data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34;
          }
        },
        &#34;a.gnt&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34;
          }
        },
        &#34;a.mode&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34;
          }
        },
        &#34;a.rdy&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34;
          }
        },
        &#34;a.req&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34;
          }
        },
        &#34;a.start&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34;
          }
        },
        &#34;avail&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:12</a>.0-12.0&#34;
          }
        }
      }
    },
    &#34;work_simple_bus&#34;: {
      &#34;attributes&#34;: {
        &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;addr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:7</a>.0-7.0&#34;
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:5</a>.0-5.0&#34;
          }
        },
        &#34;data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:7</a>.0-7.0&#34;
          }
        },
        &#34;gnt&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;mode&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:8</a>.0-8.0&#34;
          }
        },
        &#34;rdy&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:9</a>.0-9.0&#34;
          }
        },
        &#34;req&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;start&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:9</a>.0-9.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_memMod&#39;.

(* top =  1  *)
(* interfaces_replaced_in_module =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_memMod(\a.gnt , \a.clk , \a.req , \a.rdy , \a.start , \a.mode , \a.data , \a.addr );
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:13</a>.0-13.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&#34; *)
  wire _1_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34; *)
  inout \a.addr ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34; *)
  inout \a.clk ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34; *)
  inout \a.data ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34; *)
  inout \a.gnt ;
  reg \a.gnt ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34; *)
  inout \a.mode ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34; *)
  inout \a.rdy ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34; *)
  inout \a.req ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34; *)
  inout \a.start ;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:12</a>.0-12.0&#34; *)
  wire avail;
  assign _1_ = \a.req  &amp; (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:14</a>.0-14.0&#34; *) avail;
  always @(posedge \a.clk )
      \a.gnt  &lt;= _1_;
  (* is_interface = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:0</a>.0-0.0&#34; *)
  work_simple_bus a_inst_from_top_dummy (
  );
  assign _0_ = _1_;
endmodule
Dumping module `\work_simple_bus&#39;.

(* is_interface =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_simple_bus(clk);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:7</a>.0-7.0&#34; *)
  wire addr;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:5</a>.0-5.0&#34; *)
  input clk;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:7</a>.0-7.0&#34; *)
  wire data;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:6</a>.0-6.0&#34; *)
  wire gnt;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:8</a>.0-8.0&#34; *)
  wire mode;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:9</a>.0-9.0&#34; *)
  wire rdy;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:6</a>.0-6.0&#34; *)
  wire req;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv:9</a>.0-9.0&#34; *)
  wire start;
endmodule

Warnings: 5 unique messages, 7 total
End of script. Logfile hash: 0180585c3d, CPU: user 0.01s system 0.01s, MEM: 13.58 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 74% 2x read_uhdm (0 sec), 24% 2x write_verilog (0 sec), ...

</pre>
</body>