// Seed: 883746432
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output id_3,
    output id_4
);
  tri1 id_5;
  assign id_5[1] = 1'd0;
  logic id_6;
  logic id_7;
endmodule
