<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>STR (register, SIMD&amp;FP) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">STR (register, SIMD&amp;FP)</h2><p class="aml">Store SIMD&amp;FP register (register offset). This instruction stores a single SIMD&amp;FP register to memory. The address that is used for the store is calculated from a base register value and an offset register value. The offset can be optionally shifted and extended.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">x</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">option</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="3"/><td/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td/><td colspan="5"/><td colspan="3"/><td/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">8-bit<span class="bitdiff"> (size == 00 &amp;&amp; opc == 00 &amp;&amp; option != 011)</span></h4><a id="STR_B_ldst_regoff"/><p class="asm-code">STR  <a href="#sa_bt" title="8-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Bt></a>, [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>, (<a href="#sa_wm" title="When {field{option&lt;0>}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm></a>|<a href="#sa_xm" title="When {field{option&lt;0>}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm></a>), <a href="#sa_extend" title="Index extend specifier (field &quot;option&quot;) [SXTW,SXTX,UXTW]">&lt;extend></a> {<a href="#sa_amount" title="Index shift amount, it must be {value{#0}} (field &quot;S&quot;)">&lt;amount></a>}]</p></div><div class="encoding"><h4 class="encoding">8-bit<span class="bitdiff"> (size == 00 &amp;&amp; opc == 00 &amp;&amp; option == 011)</span></h4><a id="STR_BL_ldst_regoff"/><p class="asm-code">STR  <a href="#sa_bt" title="8-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Bt></a>, [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>, <a href="#sa_xm" title="When {field{option&lt;0>}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm></a>{, LSL <a href="#sa_amount" title="Index shift amount, it must be {value{#0}} (field &quot;S&quot;)">&lt;amount></a>}]</p></div><div class="encoding"><h4 class="encoding">16-bit<span class="bitdiff"> (size == 01 &amp;&amp; opc == 00)</span></h4><a id="STR_H_ldst_regoff"/><p class="asm-code">STR  <a href="#sa_ht" title="16-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Ht></a>, [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>, (<a href="#sa_wm" title="When {field{option&lt;0>}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm></a>|<a href="#sa_xm" title="When {field{option&lt;0>}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm></a>){, <a href="#sa_extend_1" title="Index extend/shift specifier, default LSL, and which must be omitted for LSL option when &lt;amount> is omitted (field &quot;option&quot;) [LSL,SXTW,SXTX,UXTW]">&lt;extend></a> {<a href="#sa_amount_2" title="Index shift amount, optional when &lt;extend> is not LSL (field &quot;S&quot;) [#0,#1]">&lt;amount></a>}}]</p></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (size == 10 &amp;&amp; opc == 00)</span></h4><a id="STR_S_ldst_regoff"/><p class="asm-code">STR  <a href="#sa_st" title="32-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;St></a>, [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>, (<a href="#sa_wm" title="When {field{option&lt;0>}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm></a>|<a href="#sa_xm" title="When {field{option&lt;0>}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm></a>){, <a href="#sa_extend_1" title="Index extend/shift specifier, default LSL, and which must be omitted for LSL option when &lt;amount> is omitted (field &quot;option&quot;) [LSL,SXTW,SXTX,UXTW]">&lt;extend></a> {<a href="#sa_amount_4" title="Index shift amount, optional when &lt;extend> is not LSL (field &quot;S&quot;) [#0,#2]">&lt;amount></a>}}]</p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (size == 11 &amp;&amp; opc == 00)</span></h4><a id="STR_D_ldst_regoff"/><p class="asm-code">STR  <a href="#sa_dt" title="64-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Dt></a>, [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>, (<a href="#sa_wm" title="When {field{option&lt;0>}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm></a>|<a href="#sa_xm" title="When {field{option&lt;0>}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm></a>){, <a href="#sa_extend_1" title="Index extend/shift specifier, default LSL, and which must be omitted for LSL option when &lt;amount> is omitted (field &quot;option&quot;) [LSL,SXTW,SXTX,UXTW]">&lt;extend></a> {<a href="#sa_amount_1" title="Index shift amount, optional when &lt;extend> is not LSL (field &quot;S&quot;) [#0,#3]">&lt;amount></a>}}]</p></div><div class="encoding"><h4 class="encoding">128-bit<span class="bitdiff"> (size == 00 &amp;&amp; opc == 10)</span></h4><a id="STR_Q_ldst_regoff"/><p class="asm-code">STR  <a href="#sa_qt" title="128-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Qt></a>, [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>, (<a href="#sa_wm" title="When {field{option&lt;0>}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm></a>|<a href="#sa_xm" title="When {field{option&lt;0>}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm></a>){, <a href="#sa_extend_1" title="Index extend/shift specifier, default LSL, and which must be omitted for LSL option when &lt;amount> is omitted (field &quot;option&quot;) [LSL,SXTW,SXTX,UXTW]">&lt;extend></a> {<a href="#sa_amount_3" title="Index shift amount, optional when &lt;extend> is not LSL (field &quot;S&quot;) [#0,#4]">&lt;amount></a>}}]</p></div><p class="pseudocode"><del>boolean wback = FALSE;
boolean postindex = FALSE;
</del>integer scale = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(opc&lt;1>:size);
if scale > 4 then UNDEFINED;
if option&lt;1> == '0' then UNDEFINED;    // sub-word index
<a href="shared_pseudocode.html#ExtendType" title="enumeration ExtendType  {ExtendType_SXTB, ExtendType_SXTH, ExtendType_SXTW, ExtendType_SXTX, ExtendType_UXTB, ExtendType_UXTH, ExtendType_UXTW, ExtendType_UXTX}">ExtendType</a> extend_type = <a href="shared_pseudocode.html#impl-aarch64.DecodeRegExtend.1" title="function: ExtendType DecodeRegExtend(bits(3) op)">DecodeRegExtend</a>(option);
integer shift = if S == '1' then scale else 0;</p><div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Bt></td><td><a id="sa_bt"/><p class="aml">Is the 8-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dt></td><td><a id="sa_dt"/><p class="aml">Is the 64-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ht></td><td><a id="sa_ht"/><p class="aml">Is the 16-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Qt></td><td><a id="sa_qt"/><p class="aml">Is the 128-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;St></td><td><a id="sa_st"/><p class="aml">Is the 32-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP></td><td><a id="sa_xn_sp"/><p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wm></td><td><a id="sa_wm"/><p class="aml">When option&lt;0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm></td><td><a id="sa_xm"/><p class="aml">When option&lt;0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;extend></td><td><a id="sa_extend"/><p>For the 8-bit variant: is the index extend specifier, 
      encoded in
      <q>option</q>:
        </p><table class="valuetable"><thead><tr><th class="bitfield">option</th><th class="symbol">&lt;extend></th></tr></thead><tbody><tr><td class="bitfield">010</td><td class="symbol">UXTW</td></tr><tr><td class="bitfield">110</td><td class="symbol">SXTW</td></tr><tr><td class="bitfield">111</td><td class="symbol">SXTX</td></tr></tbody></table></td></tr><tr><td/><td><a id="sa_extend_1"/><p>For the 128-bit, 16-bit, 32-bit and 64-bit variant: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when &lt;amount> is omitted. 
      encoded in
      <q>option</q>:
        </p><table class="valuetable"><thead><tr><th class="bitfield">option</th><th class="symbol">&lt;extend></th></tr></thead><tbody><tr><td class="bitfield">010</td><td class="symbol">UXTW</td></tr><tr><td class="bitfield">011</td><td class="symbol">LSL</td></tr><tr><td class="bitfield">110</td><td class="symbol">SXTW</td></tr><tr><td class="bitfield">111</td><td class="symbol">SXTX</td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;amount></td><td><a id="sa_amount"/><p class="aml">For the 8-bit variant: is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.</p></td></tr><tr><td/><td><a id="sa_amount_2"/><p>For the 16-bit variant: is the index shift amount, optional only when &lt;extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
      encoded in
      <q>S</q>:
        </p><table class="valuetable"><thead><tr><th class="bitfield">S</th><th class="symbol">&lt;amount></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">#0</td></tr><tr><td class="bitfield">1</td><td class="symbol">#1</td></tr></tbody></table></td></tr><tr><td/><td><a id="sa_amount_4"/><p>For the 32-bit variant: is the index shift amount, optional only when &lt;extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
      encoded in
      <q>S</q>:
        </p><table class="valuetable"><thead><tr><th class="bitfield">S</th><th class="symbol">&lt;amount></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">#0</td></tr><tr><td class="bitfield">1</td><td class="symbol">#2</td></tr></tbody></table></td></tr><tr><td/><td><a id="sa_amount_1"/><p>For the 64-bit variant: is the index shift amount, optional only when &lt;extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
      encoded in
      <q>S</q>:
        </p><table class="valuetable"><thead><tr><th class="bitfield">S</th><th class="symbol">&lt;amount></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">#0</td></tr><tr><td class="bitfield">1</td><td class="symbol">#3</td></tr></tbody></table></td></tr><tr><td/><td><a id="sa_amount_3"/><p>For the 128-bit variant: is the index shift amount, optional only when &lt;extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
      encoded in
      <q>S</q>:
        </p><table class="valuetable"><thead><tr><th class="bitfield">S</th><th class="symbol">&lt;amount></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">#0</td></tr><tr><td class="bitfield">1</td><td class="symbol">#4</td></tr></tbody></table></td></tr></table></div><div class="syntax-notes"/><div class="ps"><a id="postdecode"/><h3 class="pseudocode">Shared Decode</h3><p class="pseudocode">integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a><ins>(Rm);</ins><del>(Rm);
boolean nontemporal = FALSE;</del>
<a href="shared_pseudocode.html#MemOp" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp</a> memop = if opc&lt;0> == '1' then <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> else <a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>;
integer datasize = 8 &lt;&lt; scale;
boolean tagchecked = memop != <a href="shared_pseudocode.html#MemOp_PREFETCH" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_PREFETCH</a>;</p></div><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode">bits(64) offset = <a href="shared_pseudocode.html#impl-aarch64.ExtendReg.4" title="function: bits(N) ExtendReg(integer reg, ExtendType exttype, integer shift, integer N)">ExtendReg</a>(m, extend_type, shift, 64);
<a href="shared_pseudocode.html#impl-aarch64.CheckFPEnabled64.0" title="function: CheckFPEnabled64()">CheckFPEnabled64</a>();
bits(64) address;
bits(datasize) data;

<a href="shared_pseudocode.html#AccessDescriptor" title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, MPAMinfo mpam )">AccessDescriptor</a> accdesc = <a href="shared_pseudocode.html#impl-shared.CreateAccDescASIMD.3" title="function: AccessDescriptor CreateAccDescASIMD(MemOp memop, boolean nontemporal, boolean tagchecked)">CreateAccDescASIMD</a><ins>(memop, FALSE, tagchecked);
</ins><del>(memop, nontemporal, tagchecked);
</del>
if n == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(64) SP[]">SP</a>[];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, 64];

<ins>address = address + offset;
</ins><del>if ! postindex then
    address = address + offset;
</del>
case memop of
    when <a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>
        data = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a>[t, datasize];
        Mem[address, datasize DIV 8, accdesc] = data;

    when <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a>
        data = <a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccessDescriptor accdesc]">Mem</a>[address, datasize DIV 8, accdesc];
        <a href="shared_pseudocode.html#impl-aarch64.V.write.2" title="accessor: V[integer n, integer width] = bits(width) value">V</a><ins>[t, datasize] = data;</ins><del>[t, datasize] = data;

if wback then
    if postindex then
        address = address + offset;
    if n == 31 then</del><a href="shared_pseudocode.html#impl-aarch64.SP.write.0" title="accessor: SP[] = bits(64) value"><del>SP</del></a><del>[] = address;
    else
        </del><a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value"><del>X</del></a><del>[n, 64] = address;</del></p></div><h3>Operational information</h3><p class="aml">If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.59, AdvSIMD v29.12, pseudocode v2022-12_rel, sve v2022-12_relb
      ; Build timestamp: <ins>2022-12-14T23</ins><del>2022-12-14T22</del>:<ins>21</ins><del>29</del>
    </p><p class="copyconf">
      Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>