/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  reg [19:0] _02_;
  reg [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [14:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [2:0] celloutsig_0_83z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [15:0] celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_14z;
  wire [26:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [36:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_0z & celloutsig_0_29z[5]);
  assign celloutsig_1_9z = !(celloutsig_1_8z ? in_data[178] : celloutsig_1_4z);
  assign celloutsig_0_17z = !(celloutsig_0_9z ? celloutsig_0_13z[4] : celloutsig_0_13z[0]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z | celloutsig_0_1z[0]);
  assign celloutsig_0_16z = ~(celloutsig_0_13z[0] | celloutsig_0_14z);
  assign celloutsig_0_18z = ~(celloutsig_0_12z | celloutsig_0_3z);
  assign celloutsig_1_1z = ~((in_data[97] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_14z | celloutsig_0_2z) & celloutsig_0_10z);
  assign celloutsig_0_30z = ~((celloutsig_0_5z[3] | celloutsig_0_18z) & celloutsig_0_7z);
  assign celloutsig_0_48z = ~((celloutsig_0_29z[4] | celloutsig_0_22z[2]) & (celloutsig_0_35z | celloutsig_0_12z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[35] | in_data[177]) & (in_data[97] | celloutsig_1_0z));
  assign celloutsig_0_0z = in_data[18] | ~(in_data[9]);
  assign celloutsig_0_80z = celloutsig_0_75z | ~(celloutsig_0_75z);
  assign celloutsig_0_10z = in_data[46] | ~(celloutsig_0_1z[0]);
  assign celloutsig_0_14z = celloutsig_0_13z[3] | ~(celloutsig_0_1z[2]);
  assign celloutsig_0_24z = celloutsig_0_3z | ~(celloutsig_0_20z);
  assign celloutsig_0_39z = ~(celloutsig_0_32z ^ _00_);
  assign celloutsig_1_18z = ~(celloutsig_1_4z ^ celloutsig_1_5z[2]);
  assign celloutsig_0_2z = ~(in_data[18] ^ celloutsig_0_0z);
  assign celloutsig_0_8z = celloutsig_0_5z[15:9] + celloutsig_0_5z[14:8];
  assign celloutsig_0_29z = { celloutsig_0_28z[2:1], celloutsig_0_4z, _01_[5:1], _00_ } + { celloutsig_0_13z[5], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_16z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 20'h00000;
    else _02_ <= { celloutsig_0_5z[13:7], _01_[5:1], _00_, celloutsig_0_52z, celloutsig_0_15z, celloutsig_0_40z, celloutsig_0_21z, celloutsig_0_10z };
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_1_6z[2:0], celloutsig_1_4z };
  reg [5:0] _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _27_ <= 6'h00;
    else _27_ <= { celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_21z };
  assign { _01_[5:1], _00_ } = _27_;
  assign celloutsig_0_41z = { celloutsig_0_6z[12], celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_34z } & { celloutsig_0_5z[17:15], celloutsig_0_4z };
  assign celloutsig_0_6z = in_data[63:51] & { celloutsig_0_5z[11:1], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_31z = { celloutsig_0_19z[6:4], celloutsig_0_16z } & { celloutsig_0_13z[4:2], celloutsig_0_0z };
  assign celloutsig_0_35z = ! celloutsig_0_23z;
  assign celloutsig_0_75z = ! { celloutsig_0_8z[4:0], celloutsig_0_8z };
  assign celloutsig_0_34z = { celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_3z } < { celloutsig_0_0z, celloutsig_0_31z };
  assign celloutsig_1_0z = in_data[146:135] < in_data[117:106];
  assign celloutsig_0_46z = { celloutsig_0_41z, celloutsig_0_41z, celloutsig_0_36z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_10z } % { 1'h1, celloutsig_0_6z[9:0], celloutsig_0_31z };
  assign celloutsig_0_5z = { in_data[94:82], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, in_data[88:78], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_15z } % { 1'h1, celloutsig_0_5z[14:9], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_18z } % { 1'h1, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[38:37], celloutsig_0_0z } % { 1'h1, in_data[10:9] };
  assign celloutsig_0_23z = { celloutsig_0_6z[5:3], celloutsig_0_7z, celloutsig_0_17z } % { 1'h1, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_13z = celloutsig_0_12z ? { celloutsig_0_5z[8:6], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z } : celloutsig_0_11z;
  assign celloutsig_0_43z = { celloutsig_0_28z[2:1], celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_30z, celloutsig_0_14z } != { celloutsig_0_8z[3], celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[159:153], celloutsig_1_3z } != { celloutsig_1_2z[28:22], celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[105:102] != celloutsig_1_7z;
  assign celloutsig_0_83z = ~ celloutsig_0_6z[3:1];
  assign celloutsig_0_91z = ~ { _02_[12:2], celloutsig_0_48z, celloutsig_0_83z, celloutsig_0_69z };
  assign celloutsig_1_5z = ~ celloutsig_1_2z[16:12];
  assign celloutsig_1_7z = ~ celloutsig_1_2z[22:19];
  assign celloutsig_1_15z = ~ celloutsig_1_2z[35:9];
  assign celloutsig_0_33z = celloutsig_0_4z & celloutsig_0_30z;
  assign celloutsig_0_7z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[58:52], celloutsig_0_0z };
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_2z[24:4], celloutsig_1_0z };
  assign celloutsig_0_37z = ~^ { celloutsig_0_8z[6:2], celloutsig_0_20z };
  assign celloutsig_0_52z = ~^ { celloutsig_0_46z[10], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_37z, _01_[5:1], _00_ };
  assign celloutsig_0_69z = ~^ { celloutsig_0_5z[9:7], celloutsig_0_43z, celloutsig_0_44z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_90z = ~^ { celloutsig_0_80z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_36z = ^ { _01_[1], _00_, celloutsig_0_33z };
  assign celloutsig_0_44z = ^ { celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_43z, celloutsig_0_31z };
  assign celloutsig_0_9z = ^ { in_data[42:32], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_12z = ^ { in_data[40:26], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_20z = ^ celloutsig_0_19z[4:2];
  assign celloutsig_1_2z = in_data[141:105] >>> in_data[170:134];
  assign celloutsig_0_11z = celloutsig_0_6z[8:1] >>> { celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_6z = { in_data[149:147], celloutsig_1_4z, celloutsig_1_0z } ^ in_data[144:140];
  assign celloutsig_1_14z = { in_data[186:175], celloutsig_1_9z } ^ { celloutsig_1_7z[3:1], celloutsig_1_3z, _03_, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_9z } ^ { celloutsig_0_1z[0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_21z = { celloutsig_0_19z[4], celloutsig_0_16z, celloutsig_0_16z } ^ { celloutsig_0_6z[12:11], celloutsig_0_2z };
  assign celloutsig_0_32z = ~((celloutsig_0_28z[1] & celloutsig_0_15z) | (celloutsig_0_0z & celloutsig_0_18z));
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_3z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { out_data[106:102], out_data[99], out_data[96], out_data[100], out_data[101], out_data[98] } = { celloutsig_1_14z[11:7], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z } & { celloutsig_1_15z[20:16], celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_15z[15], celloutsig_1_8z };
  assign { _01_[8:6], _01_[0] } = { celloutsig_0_28z[2:1], celloutsig_0_4z, _00_ };
  assign { out_data[128], out_data[97], out_data[32], out_data[15:0] } = { celloutsig_1_18z, out_data[100], celloutsig_0_90z, celloutsig_0_91z };
endmodule
