<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<unit xmlns="http://www.srcML.org/srcML/src" xmlns:pos="http://www.srcML.org/srcML/position" revision="1.0.0" language="C" filename="dataset/ropgen/aug/0/12681.c" pos:tabs="8"><function pos:start="1:1" pos:end="263:1"><type pos:start="1:1" pos:end="1:15"><specifier pos:start="1:1" pos:end="1:6">static</specifier> <name pos:start="1:8" pos:end="1:15">uint64_t</name></type> <name pos:start="1:17" pos:end="1:26">cchip_read</name><parameter_list pos:start="1:27" pos:end="1:68">(<parameter pos:start="1:28" pos:end="1:39"><decl pos:start="1:28" pos:end="1:39"><type pos:start="1:28" pos:end="1:39"><name pos:start="1:28" pos:end="1:31">void</name> <modifier pos:start="1:33" pos:end="1:33">*</modifier></type><name pos:start="1:34" pos:end="1:39">opaque</name></decl></parameter>, <parameter pos:start="1:42" pos:end="1:52"><decl pos:start="1:42" pos:end="1:52"><type pos:start="1:42" pos:end="1:52"><name pos:start="1:42" pos:end="1:47">hwaddr</name></type> <name pos:start="1:49" pos:end="1:52">addr</name></decl></parameter>, <parameter pos:start="1:55" pos:end="1:67"><decl pos:start="1:55" pos:end="1:67"><type pos:start="1:55" pos:end="1:67"><name pos:start="1:55" pos:end="1:62">unsigned</name></type> <name pos:start="1:64" pos:end="1:67">size</name></decl></parameter>)</parameter_list>

<block pos:start="3:1" pos:end="263:1">{<block_content pos:start="5:5" pos:end="261:15">

    <decl_stmt pos:start="5:5" pos:end="5:32"><decl pos:start="5:5" pos:end="5:31"><type pos:start="5:5" pos:end="5:14"><name pos:start="5:5" pos:end="5:12">CPUState</name> <modifier pos:start="5:14" pos:end="5:14">*</modifier></type><name pos:start="5:15" pos:end="5:17">cpu</name> <init pos:start="5:19" pos:end="5:31">= <expr pos:start="5:21" pos:end="5:31"><name pos:start="5:21" pos:end="5:31">current_cpu</name></expr></init></decl>;</decl_stmt>

    <decl_stmt pos:start="7:5" pos:end="7:29"><decl pos:start="7:5" pos:end="7:28"><type pos:start="7:5" pos:end="7:18"><name pos:start="7:5" pos:end="7:16">TyphoonState</name> <modifier pos:start="7:18" pos:end="7:18">*</modifier></type><name pos:start="7:19" pos:end="7:19">s</name> <init pos:start="7:21" pos:end="7:28">= <expr pos:start="7:23" pos:end="7:28"><name pos:start="7:23" pos:end="7:28">opaque</name></expr></init></decl>;</decl_stmt>

    <decl_stmt pos:start="9:5" pos:end="9:21"><decl pos:start="9:5" pos:end="9:20"><type pos:start="9:5" pos:end="9:12"><name pos:start="9:5" pos:end="9:12">uint64_t</name></type> <name pos:start="9:14" pos:end="9:16">ret</name> <init pos:start="9:18" pos:end="9:20">= <expr pos:start="9:20" pos:end="9:20"><literal type="number" pos:start="9:20" pos:end="9:20">0</literal></expr></init></decl>;</decl_stmt>



    <if_stmt pos:start="13:5" pos:end="17:5"><if pos:start="13:5" pos:end="17:5">if <condition pos:start="13:8" pos:end="13:17">(<expr pos:start="13:9" pos:end="13:16"><name pos:start="13:9" pos:end="13:12">addr</name> <operator pos:start="13:14" pos:end="13:14">&amp;</operator> <literal type="number" pos:start="13:16" pos:end="13:16">4</literal></expr>)</condition> <block pos:start="13:19" pos:end="17:5">{<block_content pos:start="15:9" pos:end="15:28">

        <return pos:start="15:9" pos:end="15:28">return <expr pos:start="15:16" pos:end="15:27"><name pos:start="15:16" pos:end="15:27"><name pos:start="15:16" pos:end="15:16">s</name><operator pos:start="15:17" pos:end="15:18">-&gt;</operator><name pos:start="15:19" pos:end="15:27">latch_tmp</name></name></expr>;</return>

    </block_content>}</block></if></if_stmt>



    <switch pos:start="21:5" pos:end="255:5">switch <condition pos:start="21:12" pos:end="21:17">(<expr pos:start="21:13" pos:end="21:16"><name pos:start="21:13" pos:end="21:16">addr</name></expr>)</condition> <block pos:start="21:19" pos:end="255:5">{<block_content pos:start="23:5" pos:end="253:18">

    <case pos:start="23:5" pos:end="23:16">case <expr pos:start="23:10" pos:end="23:15"><literal type="number" pos:start="23:10" pos:end="23:15">0x0000</literal></expr>:</case>

        <comment type="block" pos:start="25:9" pos:end="25:56">/* CSC: Cchip System Configuration Register.  */</comment>

        <comment type="block" pos:start="27:9" pos:end="29:43">/* All sorts of data here; probably the only thing relevant is

           PIP&lt;14&gt; Pchip 1 Present = 0.  */</comment>

        <break pos:start="31:9" pos:end="31:14">break;</break>



    <case pos:start="35:5" pos:end="35:16">case <expr pos:start="35:10" pos:end="35:15"><literal type="number" pos:start="35:10" pos:end="35:15">0x0040</literal></expr>:</case>

        <comment type="block" pos:start="37:9" pos:end="37:43">/* MTR: Memory Timing Register.  */</comment>

        <comment type="block" pos:start="39:9" pos:end="39:55">/* All sorts of stuff related to real DRAM.  */</comment>

        <break pos:start="41:9" pos:end="41:14">break;</break>



    <case pos:start="45:5" pos:end="45:16">case <expr pos:start="45:10" pos:end="45:15"><literal type="number" pos:start="45:10" pos:end="45:15">0x0080</literal></expr>:</case>

        <comment type="block" pos:start="47:9" pos:end="47:44">/* MISC: Miscellaneous Register.  */</comment>

        <expr_stmt pos:start="49:9" pos:end="49:51"><expr pos:start="49:9" pos:end="49:50"><name pos:start="49:9" pos:end="49:11">ret</name> <operator pos:start="49:13" pos:end="49:13">=</operator> <name pos:start="49:15" pos:end="49:27"><name pos:start="49:15" pos:end="49:15">s</name><operator pos:start="49:16" pos:end="49:17">-&gt;</operator><name pos:start="49:18" pos:end="49:22">cchip</name><operator pos:start="49:23" pos:end="49:23">.</operator><name pos:start="49:24" pos:end="49:27">misc</name></name> <operator pos:start="49:29" pos:end="49:29">|</operator> <operator pos:start="49:31" pos:end="49:31">(</operator><name pos:start="49:32" pos:end="49:45"><name pos:start="49:32" pos:end="49:34">cpu</name><operator pos:start="49:35" pos:end="49:36">-&gt;</operator><name pos:start="49:37" pos:end="49:45">cpu_index</name></name> <operator pos:start="49:47" pos:end="49:47">&amp;</operator> <literal type="number" pos:start="49:49" pos:end="49:49">3</literal><operator pos:start="49:50" pos:end="49:50">)</operator></expr>;</expr_stmt>

        <break pos:start="51:9" pos:end="51:14">break;</break>



    <case pos:start="55:5" pos:end="55:16">case <expr pos:start="55:10" pos:end="55:15"><literal type="number" pos:start="55:10" pos:end="55:15">0x00c0</literal></expr>:</case>

        <comment type="block" pos:start="57:9" pos:end="57:52">/* MPD: Memory Presence Detect Register.  */</comment>

        <break pos:start="59:9" pos:end="59:14">break;</break>



    <case pos:start="63:5" pos:end="63:16">case <expr pos:start="63:10" pos:end="63:15"><literal type="number" pos:start="63:10" pos:end="63:15">0x0100</literal></expr>:</case> <comment type="block" pos:start="63:18" pos:end="63:27">/* AAR0 */</comment>

    <case pos:start="65:5" pos:end="65:16">case <expr pos:start="65:10" pos:end="65:15"><literal type="number" pos:start="65:10" pos:end="65:15">0x0140</literal></expr>:</case> <comment type="block" pos:start="65:18" pos:end="65:27">/* AAR1 */</comment>

    <case pos:start="67:5" pos:end="67:16">case <expr pos:start="67:10" pos:end="67:15"><literal type="number" pos:start="67:10" pos:end="67:15">0x0180</literal></expr>:</case> <comment type="block" pos:start="67:18" pos:end="67:27">/* AAR2 */</comment>

    <case pos:start="69:5" pos:end="69:16">case <expr pos:start="69:10" pos:end="69:15"><literal type="number" pos:start="69:10" pos:end="69:15">0x01c0</literal></expr>:</case> <comment type="block" pos:start="69:18" pos:end="69:27">/* AAR3 */</comment>

        <comment type="block" pos:start="71:9" pos:end="71:43">/* AAR: Array Address Register.  */</comment>

        <comment type="block" pos:start="73:9" pos:end="73:51">/* All sorts of information about DRAM.  */</comment>

        <break pos:start="75:9" pos:end="75:14">break;</break>



    <case pos:start="79:5" pos:end="79:16">case <expr pos:start="79:10" pos:end="79:15"><literal type="number" pos:start="79:10" pos:end="79:15">0x0200</literal></expr>:</case>

        <comment type="block" pos:start="81:9" pos:end="81:58">/* DIM0: Device Interrupt Mask Register, CPU0.  */</comment>

        <expr_stmt pos:start="83:9" pos:end="83:30"><expr pos:start="83:9" pos:end="83:29"><name pos:start="83:9" pos:end="83:11">ret</name> <operator pos:start="83:13" pos:end="83:13">=</operator> <name pos:start="83:15" pos:end="83:29"><name pos:start="83:15" pos:end="83:15">s</name><operator pos:start="83:16" pos:end="83:17">-&gt;</operator><name pos:start="83:18" pos:end="83:22">cchip</name><operator pos:start="83:23" pos:end="83:23">.</operator><name pos:start="83:24" pos:end="83:26">dim</name><index pos:start="83:27" pos:end="83:29">[<expr pos:start="83:28" pos:end="83:28"><literal type="number" pos:start="83:28" pos:end="83:28">0</literal></expr>]</index></name></expr>;</expr_stmt>

        <break pos:start="85:9" pos:end="85:14">break;</break>

    <case pos:start="87:5" pos:end="87:16">case <expr pos:start="87:10" pos:end="87:15"><literal type="number" pos:start="87:10" pos:end="87:15">0x0240</literal></expr>:</case>

        <comment type="block" pos:start="89:9" pos:end="89:58">/* DIM1: Device Interrupt Mask Register, CPU1.  */</comment>

        <expr_stmt pos:start="91:9" pos:end="91:30"><expr pos:start="91:9" pos:end="91:29"><name pos:start="91:9" pos:end="91:11">ret</name> <operator pos:start="91:13" pos:end="91:13">=</operator> <name pos:start="91:15" pos:end="91:29"><name pos:start="91:15" pos:end="91:15">s</name><operator pos:start="91:16" pos:end="91:17">-&gt;</operator><name pos:start="91:18" pos:end="91:22">cchip</name><operator pos:start="91:23" pos:end="91:23">.</operator><name pos:start="91:24" pos:end="91:26">dim</name><index pos:start="91:27" pos:end="91:29">[<expr pos:start="91:28" pos:end="91:28"><literal type="number" pos:start="91:28" pos:end="91:28">1</literal></expr>]</index></name></expr>;</expr_stmt>

        <break pos:start="93:9" pos:end="93:14">break;</break>

    <case pos:start="95:5" pos:end="95:16">case <expr pos:start="95:10" pos:end="95:15"><literal type="number" pos:start="95:10" pos:end="95:15">0x0280</literal></expr>:</case>

        <comment type="block" pos:start="97:9" pos:end="97:61">/* DIR0: Device Interrupt Request Register, CPU0.  */</comment>

        <expr_stmt pos:start="99:9" pos:end="99:46"><expr pos:start="99:9" pos:end="99:45"><name pos:start="99:9" pos:end="99:11">ret</name> <operator pos:start="99:13" pos:end="99:13">=</operator> <name pos:start="99:15" pos:end="99:29"><name pos:start="99:15" pos:end="99:15">s</name><operator pos:start="99:16" pos:end="99:17">-&gt;</operator><name pos:start="99:18" pos:end="99:22">cchip</name><operator pos:start="99:23" pos:end="99:23">.</operator><name pos:start="99:24" pos:end="99:26">dim</name><index pos:start="99:27" pos:end="99:29">[<expr pos:start="99:28" pos:end="99:28"><literal type="number" pos:start="99:28" pos:end="99:28">0</literal></expr>]</index></name> <operator pos:start="99:31" pos:end="99:31">&amp;</operator> <name pos:start="99:33" pos:end="99:45"><name pos:start="99:33" pos:end="99:33">s</name><operator pos:start="99:34" pos:end="99:35">-&gt;</operator><name pos:start="99:36" pos:end="99:40">cchip</name><operator pos:start="99:41" pos:end="99:41">.</operator><name pos:start="99:42" pos:end="99:45">drir</name></name></expr>;</expr_stmt>

        <break pos:start="101:9" pos:end="101:14">break;</break>

    <case pos:start="103:5" pos:end="103:16">case <expr pos:start="103:10" pos:end="103:15"><literal type="number" pos:start="103:10" pos:end="103:15">0x02c0</literal></expr>:</case>

        <comment type="block" pos:start="105:9" pos:end="105:61">/* DIR1: Device Interrupt Request Register, CPU1.  */</comment>

        <expr_stmt pos:start="107:9" pos:end="107:46"><expr pos:start="107:9" pos:end="107:45"><name pos:start="107:9" pos:end="107:11">ret</name> <operator pos:start="107:13" pos:end="107:13">=</operator> <name pos:start="107:15" pos:end="107:29"><name pos:start="107:15" pos:end="107:15">s</name><operator pos:start="107:16" pos:end="107:17">-&gt;</operator><name pos:start="107:18" pos:end="107:22">cchip</name><operator pos:start="107:23" pos:end="107:23">.</operator><name pos:start="107:24" pos:end="107:26">dim</name><index pos:start="107:27" pos:end="107:29">[<expr pos:start="107:28" pos:end="107:28"><literal type="number" pos:start="107:28" pos:end="107:28">1</literal></expr>]</index></name> <operator pos:start="107:31" pos:end="107:31">&amp;</operator> <name pos:start="107:33" pos:end="107:45"><name pos:start="107:33" pos:end="107:33">s</name><operator pos:start="107:34" pos:end="107:35">-&gt;</operator><name pos:start="107:36" pos:end="107:40">cchip</name><operator pos:start="107:41" pos:end="107:41">.</operator><name pos:start="107:42" pos:end="107:45">drir</name></name></expr>;</expr_stmt>

        <break pos:start="109:9" pos:end="109:14">break;</break>

    <case pos:start="111:5" pos:end="111:16">case <expr pos:start="111:10" pos:end="111:15"><literal type="number" pos:start="111:10" pos:end="111:15">0x0300</literal></expr>:</case>

        <comment type="block" pos:start="113:9" pos:end="113:59">/* DRIR: Device Raw Interrupt Request Register.  */</comment>

        <expr_stmt pos:start="115:9" pos:end="115:28"><expr pos:start="115:9" pos:end="115:27"><name pos:start="115:9" pos:end="115:11">ret</name> <operator pos:start="115:13" pos:end="115:13">=</operator> <name pos:start="115:15" pos:end="115:27"><name pos:start="115:15" pos:end="115:15">s</name><operator pos:start="115:16" pos:end="115:17">-&gt;</operator><name pos:start="115:18" pos:end="115:22">cchip</name><operator pos:start="115:23" pos:end="115:23">.</operator><name pos:start="115:24" pos:end="115:27">drir</name></name></expr>;</expr_stmt>

        <break pos:start="117:9" pos:end="117:14">break;</break>



    <case pos:start="121:5" pos:end="121:16">case <expr pos:start="121:10" pos:end="121:15"><literal type="number" pos:start="121:10" pos:end="121:15">0x0340</literal></expr>:</case>

        <comment type="block" pos:start="123:9" pos:end="123:44">/* PRBEN: Probe Enable Register.  */</comment>

        <break pos:start="125:9" pos:end="125:14">break;</break>



    <case pos:start="129:5" pos:end="129:16">case <expr pos:start="129:10" pos:end="129:15"><literal type="number" pos:start="129:10" pos:end="129:15">0x0380</literal></expr>:</case>

        <comment type="block" pos:start="131:9" pos:end="131:58">/* IIC0: Interval Ignore Count Register, CPU0.  */</comment>

        <expr_stmt pos:start="133:9" pos:end="133:30"><expr pos:start="133:9" pos:end="133:29"><name pos:start="133:9" pos:end="133:11">ret</name> <operator pos:start="133:13" pos:end="133:13">=</operator> <name pos:start="133:15" pos:end="133:29"><name pos:start="133:15" pos:end="133:15">s</name><operator pos:start="133:16" pos:end="133:17">-&gt;</operator><name pos:start="133:18" pos:end="133:22">cchip</name><operator pos:start="133:23" pos:end="133:23">.</operator><name pos:start="133:24" pos:end="133:26">iic</name><index pos:start="133:27" pos:end="133:29">[<expr pos:start="133:28" pos:end="133:28"><literal type="number" pos:start="133:28" pos:end="133:28">0</literal></expr>]</index></name></expr>;</expr_stmt>

        <break pos:start="135:9" pos:end="135:14">break;</break>

    <case pos:start="137:5" pos:end="137:16">case <expr pos:start="137:10" pos:end="137:15"><literal type="number" pos:start="137:10" pos:end="137:15">0x03c0</literal></expr>:</case>

        <comment type="block" pos:start="139:9" pos:end="139:58">/* IIC1: Interval Ignore Count Register, CPU1.  */</comment>

        <expr_stmt pos:start="141:9" pos:end="141:30"><expr pos:start="141:9" pos:end="141:29"><name pos:start="141:9" pos:end="141:11">ret</name> <operator pos:start="141:13" pos:end="141:13">=</operator> <name pos:start="141:15" pos:end="141:29"><name pos:start="141:15" pos:end="141:15">s</name><operator pos:start="141:16" pos:end="141:17">-&gt;</operator><name pos:start="141:18" pos:end="141:22">cchip</name><operator pos:start="141:23" pos:end="141:23">.</operator><name pos:start="141:24" pos:end="141:26">iic</name><index pos:start="141:27" pos:end="141:29">[<expr pos:start="141:28" pos:end="141:28"><literal type="number" pos:start="141:28" pos:end="141:28">1</literal></expr>]</index></name></expr>;</expr_stmt>

        <break pos:start="143:9" pos:end="143:14">break;</break>



    <case pos:start="147:5" pos:end="147:16">case <expr pos:start="147:10" pos:end="147:15"><literal type="number" pos:start="147:10" pos:end="147:15">0x0400</literal></expr>:</case> <comment type="block" pos:start="147:18" pos:end="147:27">/* MPR0 */</comment>

    <case pos:start="149:5" pos:end="149:16">case <expr pos:start="149:10" pos:end="149:15"><literal type="number" pos:start="149:10" pos:end="149:15">0x0440</literal></expr>:</case> <comment type="block" pos:start="149:18" pos:end="149:27">/* MPR1 */</comment>

    <case pos:start="151:5" pos:end="151:16">case <expr pos:start="151:10" pos:end="151:15"><literal type="number" pos:start="151:10" pos:end="151:15">0x0480</literal></expr>:</case> <comment type="block" pos:start="151:18" pos:end="151:27">/* MPR2 */</comment>

    <case pos:start="153:5" pos:end="153:16">case <expr pos:start="153:10" pos:end="153:15"><literal type="number" pos:start="153:10" pos:end="153:15">0x04c0</literal></expr>:</case> <comment type="block" pos:start="153:18" pos:end="153:27">/* MPR3 */</comment>

        <comment type="block" pos:start="155:9" pos:end="155:48">/* MPR: Memory Programming Register.  */</comment>

        <break pos:start="157:9" pos:end="157:14">break;</break>



    <case pos:start="161:5" pos:end="161:16">case <expr pos:start="161:10" pos:end="161:15"><literal type="number" pos:start="161:10" pos:end="161:15">0x0580</literal></expr>:</case>

        <comment type="block" pos:start="163:9" pos:end="163:43">/* TTR: TIGbus Timing Register.  */</comment>

        <comment type="block" pos:start="165:9" pos:end="165:72">/* All sorts of stuff related to interrupt delivery timings.  */</comment>

        <break pos:start="167:9" pos:end="167:14">break;</break>

    <case pos:start="169:5" pos:end="169:16">case <expr pos:start="169:10" pos:end="169:15"><literal type="number" pos:start="169:10" pos:end="169:15">0x05c0</literal></expr>:</case>

        <comment type="block" pos:start="171:9" pos:end="171:50">/* TDR: TIGbug Device Timing Register.  */</comment>

        <break pos:start="173:9" pos:end="173:14">break;</break>



    <case pos:start="177:5" pos:end="177:16">case <expr pos:start="177:10" pos:end="177:15"><literal type="number" pos:start="177:10" pos:end="177:15">0x0600</literal></expr>:</case>

        <comment type="block" pos:start="179:9" pos:end="179:58">/* DIM2: Device Interrupt Mask Register, CPU2.  */</comment>

        <expr_stmt pos:start="181:9" pos:end="181:30"><expr pos:start="181:9" pos:end="181:29"><name pos:start="181:9" pos:end="181:11">ret</name> <operator pos:start="181:13" pos:end="181:13">=</operator> <name pos:start="181:15" pos:end="181:29"><name pos:start="181:15" pos:end="181:15">s</name><operator pos:start="181:16" pos:end="181:17">-&gt;</operator><name pos:start="181:18" pos:end="181:22">cchip</name><operator pos:start="181:23" pos:end="181:23">.</operator><name pos:start="181:24" pos:end="181:26">dim</name><index pos:start="181:27" pos:end="181:29">[<expr pos:start="181:28" pos:end="181:28"><literal type="number" pos:start="181:28" pos:end="181:28">2</literal></expr>]</index></name></expr>;</expr_stmt>

        <break pos:start="183:9" pos:end="183:14">break;</break>

    <case pos:start="185:5" pos:end="185:16">case <expr pos:start="185:10" pos:end="185:15"><literal type="number" pos:start="185:10" pos:end="185:15">0x0640</literal></expr>:</case>

        <comment type="block" pos:start="187:9" pos:end="187:58">/* DIM3: Device Interrupt Mask Register, CPU3.  */</comment>

        <expr_stmt pos:start="189:9" pos:end="189:30"><expr pos:start="189:9" pos:end="189:29"><name pos:start="189:9" pos:end="189:11">ret</name> <operator pos:start="189:13" pos:end="189:13">=</operator> <name pos:start="189:15" pos:end="189:29"><name pos:start="189:15" pos:end="189:15">s</name><operator pos:start="189:16" pos:end="189:17">-&gt;</operator><name pos:start="189:18" pos:end="189:22">cchip</name><operator pos:start="189:23" pos:end="189:23">.</operator><name pos:start="189:24" pos:end="189:26">dim</name><index pos:start="189:27" pos:end="189:29">[<expr pos:start="189:28" pos:end="189:28"><literal type="number" pos:start="189:28" pos:end="189:28">3</literal></expr>]</index></name></expr>;</expr_stmt>

        <break pos:start="191:9" pos:end="191:14">break;</break>

    <case pos:start="193:5" pos:end="193:16">case <expr pos:start="193:10" pos:end="193:15"><literal type="number" pos:start="193:10" pos:end="193:15">0x0680</literal></expr>:</case>

        <comment type="block" pos:start="195:9" pos:end="195:61">/* DIR2: Device Interrupt Request Register, CPU2.  */</comment>

        <expr_stmt pos:start="197:9" pos:end="197:46"><expr pos:start="197:9" pos:end="197:45"><name pos:start="197:9" pos:end="197:11">ret</name> <operator pos:start="197:13" pos:end="197:13">=</operator> <name pos:start="197:15" pos:end="197:29"><name pos:start="197:15" pos:end="197:15">s</name><operator pos:start="197:16" pos:end="197:17">-&gt;</operator><name pos:start="197:18" pos:end="197:22">cchip</name><operator pos:start="197:23" pos:end="197:23">.</operator><name pos:start="197:24" pos:end="197:26">dim</name><index pos:start="197:27" pos:end="197:29">[<expr pos:start="197:28" pos:end="197:28"><literal type="number" pos:start="197:28" pos:end="197:28">2</literal></expr>]</index></name> <operator pos:start="197:31" pos:end="197:31">&amp;</operator> <name pos:start="197:33" pos:end="197:45"><name pos:start="197:33" pos:end="197:33">s</name><operator pos:start="197:34" pos:end="197:35">-&gt;</operator><name pos:start="197:36" pos:end="197:40">cchip</name><operator pos:start="197:41" pos:end="197:41">.</operator><name pos:start="197:42" pos:end="197:45">drir</name></name></expr>;</expr_stmt>

        <break pos:start="199:9" pos:end="199:14">break;</break>

    <case pos:start="201:5" pos:end="201:16">case <expr pos:start="201:10" pos:end="201:15"><literal type="number" pos:start="201:10" pos:end="201:15">0x06c0</literal></expr>:</case>

        <comment type="block" pos:start="203:9" pos:end="203:61">/* DIR3: Device Interrupt Request Register, CPU3.  */</comment>

        <expr_stmt pos:start="205:9" pos:end="205:46"><expr pos:start="205:9" pos:end="205:45"><name pos:start="205:9" pos:end="205:11">ret</name> <operator pos:start="205:13" pos:end="205:13">=</operator> <name pos:start="205:15" pos:end="205:29"><name pos:start="205:15" pos:end="205:15">s</name><operator pos:start="205:16" pos:end="205:17">-&gt;</operator><name pos:start="205:18" pos:end="205:22">cchip</name><operator pos:start="205:23" pos:end="205:23">.</operator><name pos:start="205:24" pos:end="205:26">dim</name><index pos:start="205:27" pos:end="205:29">[<expr pos:start="205:28" pos:end="205:28"><literal type="number" pos:start="205:28" pos:end="205:28">3</literal></expr>]</index></name> <operator pos:start="205:31" pos:end="205:31">&amp;</operator> <name pos:start="205:33" pos:end="205:45"><name pos:start="205:33" pos:end="205:33">s</name><operator pos:start="205:34" pos:end="205:35">-&gt;</operator><name pos:start="205:36" pos:end="205:40">cchip</name><operator pos:start="205:41" pos:end="205:41">.</operator><name pos:start="205:42" pos:end="205:45">drir</name></name></expr>;</expr_stmt>

        <break pos:start="207:9" pos:end="207:14">break;</break>



    <case pos:start="211:5" pos:end="211:16">case <expr pos:start="211:10" pos:end="211:15"><literal type="number" pos:start="211:10" pos:end="211:15">0x0700</literal></expr>:</case>

        <comment type="block" pos:start="213:9" pos:end="213:58">/* IIC2: Interval Ignore Count Register, CPU2.  */</comment>

        <expr_stmt pos:start="215:9" pos:end="215:30"><expr pos:start="215:9" pos:end="215:29"><name pos:start="215:9" pos:end="215:11">ret</name> <operator pos:start="215:13" pos:end="215:13">=</operator> <name pos:start="215:15" pos:end="215:29"><name pos:start="215:15" pos:end="215:15">s</name><operator pos:start="215:16" pos:end="215:17">-&gt;</operator><name pos:start="215:18" pos:end="215:22">cchip</name><operator pos:start="215:23" pos:end="215:23">.</operator><name pos:start="215:24" pos:end="215:26">iic</name><index pos:start="215:27" pos:end="215:29">[<expr pos:start="215:28" pos:end="215:28"><literal type="number" pos:start="215:28" pos:end="215:28">2</literal></expr>]</index></name></expr>;</expr_stmt>

        <break pos:start="217:9" pos:end="217:14">break;</break>

    <case pos:start="219:5" pos:end="219:16">case <expr pos:start="219:10" pos:end="219:15"><literal type="number" pos:start="219:10" pos:end="219:15">0x0740</literal></expr>:</case>

        <comment type="block" pos:start="221:9" pos:end="221:58">/* IIC3: Interval Ignore Count Register, CPU3.  */</comment>

        <expr_stmt pos:start="223:9" pos:end="223:30"><expr pos:start="223:9" pos:end="223:29"><name pos:start="223:9" pos:end="223:11">ret</name> <operator pos:start="223:13" pos:end="223:13">=</operator> <name pos:start="223:15" pos:end="223:29"><name pos:start="223:15" pos:end="223:15">s</name><operator pos:start="223:16" pos:end="223:17">-&gt;</operator><name pos:start="223:18" pos:end="223:22">cchip</name><operator pos:start="223:23" pos:end="223:23">.</operator><name pos:start="223:24" pos:end="223:26">iic</name><index pos:start="223:27" pos:end="223:29">[<expr pos:start="223:28" pos:end="223:28"><literal type="number" pos:start="223:28" pos:end="223:28">3</literal></expr>]</index></name></expr>;</expr_stmt>

        <break pos:start="225:9" pos:end="225:14">break;</break>



    <case pos:start="229:5" pos:end="229:16">case <expr pos:start="229:10" pos:end="229:15"><literal type="number" pos:start="229:10" pos:end="229:15">0x0780</literal></expr>:</case>

        <comment type="block" pos:start="231:9" pos:end="231:46">/* PWR: Power Management Control.   */</comment>

        <break pos:start="233:9" pos:end="233:14">break;</break>

    

    <case pos:start="237:5" pos:end="237:16">case <expr pos:start="237:10" pos:end="237:15"><literal type="number" pos:start="237:10" pos:end="237:15">0x0c00</literal></expr>:</case> <comment type="block" pos:start="237:18" pos:end="237:31">/* CMONCTLA */</comment>

    <case pos:start="239:5" pos:end="239:16">case <expr pos:start="239:10" pos:end="239:15"><literal type="number" pos:start="239:10" pos:end="239:15">0x0c40</literal></expr>:</case> <comment type="block" pos:start="239:18" pos:end="239:31">/* CMONCTLB */</comment>

    <case pos:start="241:5" pos:end="241:16">case <expr pos:start="241:10" pos:end="241:15"><literal type="number" pos:start="241:10" pos:end="241:15">0x0c80</literal></expr>:</case> <comment type="block" pos:start="241:18" pos:end="241:32">/* CMONCNT01 */</comment>

    <case pos:start="243:5" pos:end="243:16">case <expr pos:start="243:10" pos:end="243:15"><literal type="number" pos:start="243:10" pos:end="243:15">0x0cc0</literal></expr>:</case> <comment type="block" pos:start="243:18" pos:end="243:32">/* CMONCNT23 */</comment>

        <break pos:start="245:9" pos:end="245:14">break;</break>



    <default pos:start="249:5" pos:end="249:12">default:</default>

        <expr_stmt pos:start="251:9" pos:end="251:64"><expr pos:start="251:9" pos:end="251:63"><call pos:start="251:9" pos:end="251:63"><name pos:start="251:9" pos:end="251:29">cpu_unassigned_access</name><argument_list pos:start="251:30" pos:end="251:63">(<argument pos:start="251:31" pos:end="251:33"><expr pos:start="251:31" pos:end="251:33"><name pos:start="251:31" pos:end="251:33">cpu</name></expr></argument>, <argument pos:start="251:36" pos:end="251:39"><expr pos:start="251:36" pos:end="251:39"><name pos:start="251:36" pos:end="251:39">addr</name></expr></argument>, <argument pos:start="251:42" pos:end="251:46"><expr pos:start="251:42" pos:end="251:46"><name pos:start="251:42" pos:end="251:46">false</name></expr></argument>, <argument pos:start="251:49" pos:end="251:53"><expr pos:start="251:49" pos:end="251:53"><name pos:start="251:49" pos:end="251:53">false</name></expr></argument>, <argument pos:start="251:56" pos:end="251:56"><expr pos:start="251:56" pos:end="251:56"><literal type="number" pos:start="251:56" pos:end="251:56">0</literal></expr></argument>, <argument pos:start="251:59" pos:end="251:62"><expr pos:start="251:59" pos:end="251:62"><name pos:start="251:59" pos:end="251:62">size</name></expr></argument>)</argument_list></call></expr>;</expr_stmt>

        <return pos:start="253:9" pos:end="253:18">return <expr pos:start="253:16" pos:end="253:17"><operator pos:start="253:16" pos:end="253:16">-</operator><literal type="number" pos:start="253:17" pos:end="253:17">1</literal></expr>;</return>

    </block_content>}</block></switch>



    <expr_stmt pos:start="259:5" pos:end="259:29"><expr pos:start="259:5" pos:end="259:28"><name pos:start="259:5" pos:end="259:16"><name pos:start="259:5" pos:end="259:5">s</name><operator pos:start="259:6" pos:end="259:7">-&gt;</operator><name pos:start="259:8" pos:end="259:16">latch_tmp</name></name> <operator pos:start="259:18" pos:end="259:18">=</operator> <name pos:start="259:20" pos:end="259:22">ret</name> <operator pos:start="259:24" pos:end="259:25">&gt;&gt;</operator> <literal type="number" pos:start="259:27" pos:end="259:28">32</literal></expr>;</expr_stmt>

    <return pos:start="261:5" pos:end="261:15">return <expr pos:start="261:12" pos:end="261:14"><name pos:start="261:12" pos:end="261:14">ret</name></expr>;</return>

</block_content>}</block></function>
</unit>
