$date
	Mon Aug 18 09:26:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex $end
$scope module ex1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # carry $end
$var wire 1 $ sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1$
1"
#40
0"
1!
#60
0$
1#
1"
#80
