\hypertarget{stm32f1xx__hal__adc_8h}{}\doxysection{Drivers/\+STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f1xx\+\_\+hal\+\_\+adc.h File Reference}
\label{stm32f1xx__hal__adc_8h}\index{Drivers/STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_adc.h@{Drivers/STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_adc.h}}


Header file containing functions prototypes of ADC HAL library.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+hal\+\_\+adc.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f1xx__hal__adc_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f1xx__hal__adc_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC and regular group initialization. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC channel for regular group ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Configuration analog watchdog definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_____a_d_c___handle_type_def}{\+\_\+\+\_\+\+ADC\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC handle Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET}}~0x00000000U
\begin{DoxyCompactList}\small\item\em HAL ADC state machine\+: ADC states definition (bitfields) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+READY}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+INTERNAL}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+TIMEOUT}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+INTERNAL}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+CONFIG}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+DMA}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+BUSY}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+EOC}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+OVR}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga28309e91f810694b13b5035f4ff698ce}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+EOSMP}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+BUSY}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+EOC}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga0e29888675cbdd18e461fcd7711a2ad4}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+JQOVF}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD1}}~0x00010000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD2}}~0x00020000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD3}}~0x00040000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+MULTIMODE\+\_\+\+SLAVE}}~0x00100000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}}~0x00U
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga7182f9ffc028f217db8724c7bc348f2f}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+INTERNAL}}~0x01U
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+OVR}}~0x02U
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+DMA}}~0x04U
\item 
\#define \mbox{\hyperlink{group___a_d_c___data__align_gafed5c0d327ad6d2cc0960f7943beb265}{ADC\+\_\+\+DATAALIGN\+\_\+\+RIGHT}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___data__align_ga8afeead661c1ffbc27a5405a254d60ba}{ADC\+\_\+\+DATAALIGN\+\_\+\+LEFT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\+\_\+\+CR2\+\_\+\+ALIGN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___scan__mode_ga6e269121b26e999155863ce52c522883}{ADC\+\_\+\+SCAN\+\_\+\+DISABLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___scan__mode_ga1e109b8619961829ff2bc368c1725382}{ADC\+\_\+\+SCAN\+\_\+\+ENABLE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\+\_\+\+CR1\+\_\+\+SCAN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0cfed2e6b3dfe7a8794b29822e314c}{ADC\+\_\+\+CR2\+\_\+\+EXTTRIG}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga3c5075aee5af4eae02f1a72d6216199c}{ADC\+\_\+\+CHANNEL\+\_\+0}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaeb119201733a871c94971c51843ffaac}{ADC\+\_\+\+CHANNEL\+\_\+1}}~((uint32\+\_\+t)(                                                                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gad576132ebd78a3429be34f44e474c914}{ADC\+\_\+\+CHANNEL\+\_\+2}}~((uint32\+\_\+t)(                                                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}                 ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga56dba5d35f1f7bcad41e4f9a7da3b125}{ADC\+\_\+\+CHANNEL\+\_\+3}}~((uint32\+\_\+t)(                                                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga66f19737ad81a0a62eb97854d0e41a54}{ADC\+\_\+\+CHANNEL\+\_\+4}}~((uint32\+\_\+t)(                                  \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}                                  ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga716f2836f655c753c629de439ce50ecf}{ADC\+\_\+\+CHANNEL\+\_\+5}}~((uint32\+\_\+t)(                                  \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}                  $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga418f0223ea88773157638097391716a5}{ADC\+\_\+\+CHANNEL\+\_\+6}}~((uint32\+\_\+t)(                                  \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}                 ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga03b8138c2d87274f94ba675a7e18e666}{ADC\+\_\+\+CHANNEL\+\_\+7}}~((uint32\+\_\+t)(                                  \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gab0917f6b66213f33f2e2ea8781df5aa9}{ADC\+\_\+\+CHANNEL\+\_\+8}}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}                                                   ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga95f485ecc05187c3d475238a88beef1c}{ADC\+\_\+\+CHANNEL\+\_\+9}}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}                                   $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaa55df8c97225d32b495959896897567c}{ADC\+\_\+\+CHANNEL\+\_\+10}}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}                  $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}                 ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaf36361a33c07b04f8ab1d58d232bc434}{ADC\+\_\+\+CHANNEL\+\_\+11}}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}                  $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0}{ADC\+\_\+\+CHANNEL\+\_\+12}}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}                                  ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gad7550270d90a1a12b00cd9f8ad9f1fc2}{ADC\+\_\+\+CHANNEL\+\_\+13}}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}                  $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga9caff32bcda5dd83f662bf398ab14d36}{ADC\+\_\+\+CHANNEL\+\_\+14}}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}                 ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga66f41aad197a6de160dd8958c90653a2}{ADC\+\_\+\+CHANNEL\+\_\+15}}~((uint32\+\_\+t)(                 \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga7892590f524e7356deb1e513bbc0cdaf}{ADC\+\_\+\+CHANNEL\+\_\+16}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}                                                                    ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaf7760a480f79c62d19260291f8afb6e1}{ADC\+\_\+\+CHANNEL\+\_\+17}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}                                                    $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga8f0da1e8fa8504c92a368f6eb8e229b3}{ADC\+\_\+\+CHANNEL\+\_\+\+TEMPSENSOR}}~\mbox{\hyperlink{group___a_d_c__channels_ga7892590f524e7356deb1e513bbc0cdaf}{ADC\+\_\+\+CHANNEL\+\_\+16}}  /$\ast$ ADC internal channel (no connection on device pin) $\ast$/
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga2647a044275a295693e8fb01db3172f9}{ADC\+\_\+\+CHANNEL\+\_\+\+VREFINT}}~\mbox{\hyperlink{group___a_d_c__channels_gaf7760a480f79c62d19260291f8afb6e1}{ADC\+\_\+\+CHANNEL\+\_\+17}}  /$\ast$ ADC internal channel (no connection on device pin) $\ast$/
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga01ae8ddd4c3f0a7cace13273c1e67fdd}{ADC\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE\+\_\+5}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_gac0aff040aa3a0e63147fcdd8ab805af1}{ADC\+\_\+\+SAMPLETIME\+\_\+7\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(                                      \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga96ddc2c8f5aec56ef5b6dc7cf908842a}{ADC\+\_\+\+SAMPLETIME\+\_\+13\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}                   ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga2fb67421195d0c9f1edb705dcfcd754f}{ADC\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga190357836133681e150ddc7242151661}{ADC\+\_\+\+SAMPLETIME\+\_\+41\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}                                      ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga4ea55e3a10a04630820387755f4f448a}{ADC\+\_\+\+SAMPLETIME\+\_\+55\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}                    $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga15c48307b1f2aed2a1c3c6338c13b070}{ADC\+\_\+\+SAMPLETIME\+\_\+71\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}                   ))
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga7172f3d957445df5b98648b25ccc64d4}{ADC\+\_\+\+SAMPLETIME\+\_\+239\+CYCLES\+\_\+5}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gadf298d930c7a4f313ece62320dbd600c}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+1}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga21f2593d1950de1b7f98770a21009826}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+2}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gadaab09acdc0504f6ed8a84d7de6170dc}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+3}}~0x00000003U
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gae23fcbfa4f2a1c919038739cbcb57410}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+4}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga288d36b6b6e483116ca423ee5709580e}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+5}}~0x00000005U
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga6636e3943689f2a196256c939b3aa5f5}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+6}}~0x00000006U
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga63bea206a722dd11460d09b619aa4145}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+7}}~0x00000007U
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gab39e2e0fb73beec47d249a75a42b5293}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+8}}~0x00000008U
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga2df1ef58ff97a2a6946b4cc0978e9693}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+9}}~0x00000009U
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gad969d11913f157d860cc3e8ea81d2bcf}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+10}}~0x0000000\+AU
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gada79d07e1e30ef538ae3eb4d611d35a6}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+11}}~0x0000000\+BU
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga038fc7ee28205a62242e105ac4004931}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+12}}~0x0000000\+CU
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gaf705597a827461af553a94766ca6e84b}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+13}}~0x0000000\+DU
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_gab062685d9e3235869566d82891f5842b}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+14}}~0x0000000\+EU
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga36d371d1ced7f233fdf59ffc67234b4d}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+15}}~0x0000000\+FU
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga85f2ea453f67b9a5aad74aa94b696adb}{ADC\+\_\+\+REGULAR\+\_\+\+RANK\+\_\+16}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__mode_gad173f9dd01d4585c9b7c8c324de399c0}{ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__mode_gad4cf176e721fd2382fbc7937e352db67}{ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REG}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__mode_ga47d8850a833f799ceb433491a3d6659c}{ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+INJEC}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__mode_gaa0c246b49622fa85c7df6e11f583dffb}{ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REGINJEC}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__mode_gad9d25140644089dd34084cb4dfa7ebd8}{ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REG}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__mode_gacf2ee0d67e728fd6258270b239823713}{ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+INJEC}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__mode_ga8ab72f0e7dfee943acb5cccacff7e4a0}{ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REGINJEC}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__group_ga5330c69e67bd145bcf413b153e4dbf81}{ADC\+\_\+\+REGULAR\+\_\+\+GROUP}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\+\_\+\+FLAG\+\_\+\+EOC}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__group_gaa4bd962bf44dede624f7174fbc2c1dfb}{ADC\+\_\+\+INJECTED\+\_\+\+GROUP}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{ADC\+\_\+\+FLAG\+\_\+\+JEOC}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__group_ga33c9e815701f0495ceb9f46a598dfb78}{ADC\+\_\+\+REGULAR\+\_\+\+INJECTED\+\_\+\+GROUP}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\+\_\+\+FLAG\+\_\+\+EOC}} $\vert$ \mbox{\hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{ADC\+\_\+\+FLAG\+\_\+\+JEOC}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___event__type_ga2d1d545ea1bfecba7a7081be6ef2cb93}{ADC\+\_\+\+AWD\+\_\+\+EVENT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\+\_\+\+FLAG\+\_\+\+AWD}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___event__type_ga0e6a24521d8bdc762fd916fb48c45475}{ADC\+\_\+\+AWD1\+\_\+\+EVENT}}~\mbox{\hyperlink{group___a_d_c___event__type_ga2d1d545ea1bfecba7a7081be6ef2cb93}{ADC\+\_\+\+AWD\+\_\+\+EVENT}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\+\_\+\+IT\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}{ADC\+\_\+\+IT\+\_\+\+JEOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{ADC\+\_\+\+IT\+\_\+\+AWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gad0c59ae7749c69b5b91f2c533db1b619}{ADC\+\_\+\+FLAG\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{ADC\+\_\+\+SR\+\_\+\+STRT}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_ga278f4e866f4322c1120bf0db5301c432}{ADC\+\_\+\+FLAG\+\_\+\+JSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{ADC\+\_\+\+SR\+\_\+\+JSTRT}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\+\_\+\+FLAG\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{ADC\+\_\+\+SR\+\_\+\+EOC}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{ADC\+\_\+\+FLAG\+\_\+\+JEOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{ADC\+\_\+\+SR\+\_\+\+JEOC}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\+\_\+\+FLAG\+\_\+\+AWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{ADC\+\_\+\+SR\+\_\+\+AWD}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_ga7ebea47f239b6c4adcd21c1a3f37924b}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE5}}~14U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_gaaf1d507fa306119181bf974555e07d05}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+7\+CYCLES5}}~20U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_ga16659d5def5b956b4ebe3d121f542a50}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+13\+CYCLES5}}~26U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_ga1b56cd115eada8fddc7be2536d48e26a}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES5}}~41U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_ga4fe23644b043f6da3c29c2bd64b70a72}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+41\+CYCLES5}}~54U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_gaaa7f37416a33b8c5b748a6714101d44d}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+55\+CYCLES5}}~68U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_ga4d77fdfe1abfac5d2614dff6ae205513}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+71\+CYCLES5}}~84U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_gae0f9947c74b398f5c40bc4dd7da1ba97}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+239\+CYCLES5}}~252U
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga79d9b6d4fc9bb417c6449bf81ed3cad3}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT2}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaa49cebaf9c1607e518b5aa80843f0363}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT2}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga4156dd6c39351f51c68a5e20e9e90e9e}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT1}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga956c6dd7c36d22338b1f02c8cf50951e}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT1}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga7f89481d55c4c17c803cc8970b8e0c9c}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT0}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaebd2df79b5d6dd744c2fe13ef77551de}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT0}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaa1292c07842f46409fc83fc5bed6a685}{ADC\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE5\+\_\+\+SMPR2\+ALLCHANNELS}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga6984867eaaaafa513cf3957f6efd8a92}{ADC\+\_\+\+SAMPLETIME\+\_\+7\+CYCLES5\+\_\+\+SMPR2\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga7f89481d55c4c17c803cc8970b8e0c9c}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga5917713e764d601159d80d6d01e8fe6a}{ADC\+\_\+\+SAMPLETIME\+\_\+13\+CYCLES5\+\_\+\+SMPR2\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga4156dd6c39351f51c68a5e20e9e90e9e}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gadb18fb6faaf51b50651e2e5a0203a0b3}{ADC\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES5\+\_\+\+SMPR2\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga4156dd6c39351f51c68a5e20e9e90e9e}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT1}} $\vert$ \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga7f89481d55c4c17c803cc8970b8e0c9c}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga6b9be33f3d49006a74ef909dc08fe6e7}{ADC\+\_\+\+SAMPLETIME\+\_\+41\+CYCLES5\+\_\+\+SMPR2\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga79d9b6d4fc9bb417c6449bf81ed3cad3}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT2}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga6805f24c0b6a743158270cefb208a633}{ADC\+\_\+\+SAMPLETIME\+\_\+55\+CYCLES5\+\_\+\+SMPR2\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga79d9b6d4fc9bb417c6449bf81ed3cad3}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT2}} $\vert$ \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga7f89481d55c4c17c803cc8970b8e0c9c}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga821e81d0582c2a28d87d4e444ab7753c}{ADC\+\_\+\+SAMPLETIME\+\_\+71\+CYCLES5\+\_\+\+SMPR2\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga79d9b6d4fc9bb417c6449bf81ed3cad3}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT2}} $\vert$ \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga4156dd6c39351f51c68a5e20e9e90e9e}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gafeb3479f9d022768e661767b6c247a15}{ADC\+\_\+\+SAMPLETIME\+\_\+239\+CYCLES5\+\_\+\+SMPR2\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga79d9b6d4fc9bb417c6449bf81ed3cad3}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT2}} $\vert$ \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga4156dd6c39351f51c68a5e20e9e90e9e}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT1}} $\vert$ \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga7f89481d55c4c17c803cc8970b8e0c9c}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR2\+BIT0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga7a96662f9bd0fb429774526613f154e7}{ADC\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE5\+\_\+\+SMPR1\+ALLCHANNELS}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga9f143d6d3774d904caef4de401d01f15}{ADC\+\_\+\+SAMPLETIME\+\_\+7\+CYCLES5\+\_\+\+SMPR1\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaebd2df79b5d6dd744c2fe13ef77551de}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gac35b289f50a9b7baa6613729ff872dbe}{ADC\+\_\+\+SAMPLETIME\+\_\+13\+CYCLES5\+\_\+\+SMPR1\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga956c6dd7c36d22338b1f02c8cf50951e}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga02a543f59835c39016502054cf0bfc63}{ADC\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES5\+\_\+\+SMPR1\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga956c6dd7c36d22338b1f02c8cf50951e}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT1}} $\vert$ \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaebd2df79b5d6dd744c2fe13ef77551de}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga4e67a3f90595a06cd5b95ef1df6ade6e}{ADC\+\_\+\+SAMPLETIME\+\_\+41\+CYCLES5\+\_\+\+SMPR1\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaa49cebaf9c1607e518b5aa80843f0363}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT2}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gacc7326edc082928befeeb5ce02b3f2ab}{ADC\+\_\+\+SAMPLETIME\+\_\+55\+CYCLES5\+\_\+\+SMPR1\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaa49cebaf9c1607e518b5aa80843f0363}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT2}} $\vert$ \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaebd2df79b5d6dd744c2fe13ef77551de}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gad286da3d7be2eab1c617b4c38ccfe02d}{ADC\+\_\+\+SAMPLETIME\+\_\+71\+CYCLES5\+\_\+\+SMPR1\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaa49cebaf9c1607e518b5aa80843f0363}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT2}} $\vert$ \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga956c6dd7c36d22338b1f02c8cf50951e}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga1f73f7f89435bc2d63db39ebe9f0d72a}{ADC\+\_\+\+SAMPLETIME\+\_\+239\+CYCLES5\+\_\+\+SMPR1\+ALLCHANNELS}}~(\mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaa49cebaf9c1607e518b5aa80843f0363}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT2}} $\vert$ \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_ga956c6dd7c36d22338b1f02c8cf50951e}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT1}} $\vert$ \mbox{\hyperlink{group___a_d_c__sampling__times__all__channels_gaebd2df79b5d6dd744c2fe13ef77551de}{ADC\+\_\+\+SAMPLETIME\+\_\+\+ALLCHANNELS\+\_\+\+SMPR1\+BIT0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___constants_ga790f33c46bdd17e04ec3421d98a73504}{ADC\+\_\+\+FLAG\+\_\+\+POSTCONV\+\_\+\+ALL}}~(\mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\+\_\+\+FLAG\+\_\+\+EOC}} $\vert$ \mbox{\hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{ADC\+\_\+\+FLAG\+\_\+\+JEOC}} $\vert$ \mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\+\_\+\+FLAG\+\_\+\+AWD}} )
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaadf16862da7593def189559423c287f4}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}})))
\begin{DoxyCompactList}\small\item\em Enable the ADC peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}})))
\begin{DoxyCompactList}\small\item\em Disable the ADC peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_ga650073de508d335d0a1c7bf9b4d07afe}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~  (\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Enable the ADC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~  (\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Disable the ADC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaf29cd943cb451e4ed1f07bd7d4854fb0}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks if the specified ADC interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~  ((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get the selected ADC\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~  (\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR, $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Clear the ADC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___macros_gacb290bae25b972942021331122a3600f}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset ADC handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}{ADC\+\_\+\+IS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of ADC state\+: enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}{ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+REGULAR}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}}) == \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}{ADC\+\_\+\+SOFTWARE\+\_\+\+START}})
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of regular group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa3a1c2197a097b9bb8159b6eb1ac8941}{ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}}) == \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_gae90a9b5e1ae0cb2ef2c711d90b0b382b}{ADC\+\_\+\+INJECTED\+\_\+\+SOFTWARE\+\_\+\+START}})
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of injected group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET}}~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em Simultaneously clears and sets specific bits of the handle State. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}})
\begin{DoxyCompactList}\small\item\em Clear ADC error code (set it to error code\+: \char`\"{}no error\char`\"{}) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2b29c0e46fa4205f77b15fe7c3425fb8}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+SHIFT}}(\+\_\+\+Nbr\+Of\+Conversion\+\_\+)~  (((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58db108cdbc75716bedb45ba9fabe727}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Set ADC number of conversions into regular channel sequence length. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}{ADC\+\_\+\+SMPR1}}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~  ((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0f3653aea6b1db3875f59d5c3bdc74}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos}} $\ast$ ((\+\_\+\+CHANNELNB\+\_\+) -\/ 10)))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 10 and 18. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaeb66714538d978d4d336a4a6ef0d58bc}{ADC\+\_\+\+SMPR2}}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~  ((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7d6076724526beda6cb481eb3ea5e7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos}} $\ast$ (\+\_\+\+CHANNELNB\+\_\+)))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 0 and 9. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga173aa2d3480ddaac12fe6a853bead899}{ADC\+\_\+\+SQR3\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~  ((\+\_\+\+CHANNELNB\+\_\+) $<$$<$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d0269f674151ea3e8e38760675099c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}} $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 1)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 1 and 6. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad07a38a5b6d28f23ecbe027222f59bd0}{ADC\+\_\+\+SQR2\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~  ((\+\_\+\+CHANNELNB\+\_\+) $<$$<$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab83e34058c7c593c58b4fc8f7d27084}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}} $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 7)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 7 and 12. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga89869cd79b14d222a9b235bd150fc512}{ADC\+\_\+\+SQR1\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~  ((\+\_\+\+CHANNELNB\+\_\+) $<$$<$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca511d19962e09ad2294844874a00de}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}} $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 13)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 13 and 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gafac7dc7cf0679da43a697df5ca1b79fd}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+SHIFT}}(\+\_\+\+JSQR\+\_\+\+JL\+\_\+)~  (((\+\_\+\+JSQR\+\_\+\+JL\+\_\+) -\/1) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dd38cefe9e4ca58d8535c9b2386cb1}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Set the injected sequence length. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa7218626a8bbabdc160a2c5cbe6fb0ab}{ADC\+\_\+\+JSQR\+\_\+\+RK\+\_\+\+JL}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+,  \+\_\+\+JSQR\+\_\+\+JL\+\_\+)~  ((\+\_\+\+CHANNELNB\+\_\+) $<$$<$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086dad3b0d75e5a34736717f639f54bc}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}} $\ast$ ((4 -\/ ((\+\_\+\+JSQR\+\_\+\+JL\+\_\+) -\/ (\+\_\+\+RANKNB\+\_\+))) -\/ 1)))
\begin{DoxyCompactList}\small\item\em Set the selected injected channel rank Note\+: on STM32\+F1 devices, channel rank position in JSQR register is depending on total number of ranks selected into injected sequencer (ranks sequence starting from 4-\/JL) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae92924f248b2fd7693ce648275a8087c}{ADC\+\_\+\+CR2\+\_\+\+CONTINUOUS}}(\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+)~  ((\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4401869d89774c7f187aa72c3f9fae2}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Enable ADC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaf52092c7978306ff922b2a6b42087472}{ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS\+\_\+\+NUM}}(\+\_\+\+NBR\+\_\+\+DISCONTINUOUS\+\_\+\+CONV\+\_\+)~  (((\+\_\+\+NBR\+\_\+\+DISCONTINUOUS\+\_\+\+CONV\+\_\+) -\/ 1) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d84715b6f383cea1ca241d0c76194}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Configures the number of discontinuous conversions for the regular group channels. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga8cd628bbd49f48a40b2de13077c7ba3d}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+SET}}(\+\_\+\+SCAN\+\_\+\+MODE\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable ADC scan mode to convert multiple ranks with sequencer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga649e53d6a9a5716d9dce4d58904a3884}{ADC\+\_\+\+CONVCYCLES\+\_\+\+MAX\+\_\+\+RANGE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Get the maximum ADC conversion cycles on all channels. Returns the selected sampling time + conversion time (12.\+5 ADC clock cycles) Approximation of sampling time within 4 ranges, returns the highest value\+: below 7.\+5 cycles \{1.\+5 cycle; 7.\+5 cycles\}, between 13.\+5 cycles and 28.\+5 cycles \{13.\+5 cycles; 28.\+5 cycles\} between 41.\+5 cycles and 71.\+5 cycles \{41.\+5 cycles; 55.\+5 cycles; 71.\+5cycles\} equal to 239.\+5 cycles Unit\+: ADC clock cycles. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2903b620e3c61dc47ed8c0fbf4197801}{IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN}}(ALIGN)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad86e7d7e94679a54f66e79b002f936f0}{IS\+\_\+\+ADC\+\_\+\+SCAN\+\_\+\+MODE}}(SCAN\+\_\+\+MODE)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa862868aea997c7a9e1c808faee75e6c}{IS\+\_\+\+ADC\+\_\+\+EXTTRIG\+\_\+\+EDGE}}(EDGE)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaba41910dcb2b449c613a5ef638862e77}{IS\+\_\+\+ADC\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga30e0307fa009e1c383d3047b48e94644}{IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}}(TIME)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga5f9a2272b497dd6afd324d6dedbb89dc}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga331ffc36ba5922efeff033f075e8174d}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG\+\_\+\+MODE}}(WATCHDOG)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga575ea8557edb68b24e8f9a10bb8b1cae}{IS\+\_\+\+ADC\+\_\+\+CONVERSION\+\_\+\+GROUP}}(CONVERSION)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga26fd0ba397566ade5d960ff29bccbc31}{IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE}}(EVENT)~((EVENT) == \mbox{\hyperlink{group___a_d_c___event__type_ga2d1d545ea1bfecba7a7081be6ef2cb93}{ADC\+\_\+\+AWD\+\_\+\+EVENT}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__range__verification_gaeb31ee1528be1bee3768ff81e4e644d9}{IS\+\_\+\+ADC\+\_\+\+RANGE}}(ADC\+\_\+\+VALUE)~((ADC\+\_\+\+VALUE) $<$= 0x0\+FFFU)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__nb__conv__verification_ga81fb7f617e88ad4d86c25f040dcbc12f}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+NB\+\_\+\+CONV}}(LENGTH)~(((LENGTH) $>$= 1U) \&\& ((LENGTH) $<$= 16U))
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__discontinuous__mode__number__verification_ga5883ebe5aa1b4424a532439dbb2e9428}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISCONT\+\_\+\+NUMBER}}(NUMBER)~(((NUMBER) $>$= 1U) \&\& ((NUMBER) $<$= 8U))
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_____a_d_c___handle_type_def}{\+\_\+\+\_\+\+ADC\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC handle Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga33ddb73d4880bd425aaa43c5c52bb13a}{HAL\+\_\+\+ADC\+\_\+\+Init}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga165940b437c6a8843c6032199adbf0a8}{HAL\+\_\+\+ADC\+\_\+\+De\+Init}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group1_gaa30863492d5c3103e3e8ce8a63dadd07}{HAL\+\_\+\+ADC\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\begin{DoxyCompactList}\small\item\em ADC MSP Initialization This function configures the hardware resources used in this example. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga39b0f8e80268ab3e660ead921ad4b22f}{HAL\+\_\+\+ADC\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\begin{DoxyCompactList}\small\item\em ADC MSP De-\/\+Initialization This function freeze the hardware resources used in this example. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga193666e3bde978627c9ee1e2073c69c0}{HAL\+\_\+\+ADC\+\_\+\+Start}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga1b00cb85fc6c0f40fabd02701528711d}{HAL\+\_\+\+ADC\+\_\+\+Stop}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gad9c0b5763ab75357407e22d310befc30}{HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Conversion}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga139d1a4ab69bea84cb39918840e1a64e}{HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Event}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Event\+Type, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gaeb53035f47a937d54de2164d6c939a04}{HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+IT}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gae44e6d3d0d9c60897daa7ccfd368952c}{HAL\+\_\+\+ADC\+\_\+\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga7c3ef5532dddebe7fd76bb8f589d11fd}{HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+DMA}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t $\ast$p\+Data, uint32\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gae113bcf7fc3d8ce07d68403bb5a11560}{HAL\+\_\+\+ADC\+\_\+\+Stop\+\_\+\+DMA}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga421008ca3885339acb12f400958ffbe4}{HAL\+\_\+\+ADC\+\_\+\+Get\+Value}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga28aaa5662eced92c5a4d23d8bd6b29ca}{HAL\+\_\+\+ADC\+\_\+\+IRQHandler}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gaf20a88180db1113be1e89266917d148b}{HAL\+\_\+\+ADC\+\_\+\+Conv\+Cplt\+Callback}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gad7e3dafc08886b97b9c9e23267645b9e}{HAL\+\_\+\+ADC\+\_\+\+Conv\+Half\+Cplt\+Callback}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group2_ga8cf5c59c6355fe7cf3c10816c761b9c2}{HAL\+\_\+\+ADC\+\_\+\+Level\+Out\+Of\+Window\+Callback}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions___group2_gadea1a55c5199d5cb4cfc1fdcd32be1b2}{HAL\+\_\+\+ADC\+\_\+\+Error\+Callback}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group3_gac6f70c4927204d6f50ab44c8e4800106}{HAL\+\_\+\+ADC\+\_\+\+Config\+Channel}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}} $\ast$s\+Config)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___exported___functions___group3_gaebd9d3c15de8c92e92e18ee38d1bd998}{HAL\+\_\+\+ADC\+\_\+\+Analog\+WDGConfig}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}} $\ast$Analog\+WDGConfig)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c___exported___functions___group4_ga894143f0fa1502ac0afa6eae8fdaadcc}{HAL\+\_\+\+ADC\+\_\+\+Get\+State}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c___exported___functions___group4_ga3a546afb96f473f266573783f37ee8af}{HAL\+\_\+\+ADC\+\_\+\+Get\+Error}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___private___functions_ga034b9253bac7f083ec43b5b09873ebf1}{ADC\+\_\+\+Enable}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c___private___functions_ga646e302bd6f80b1a063f31b556806630}{ADC\+\_\+\+Conversion\+Stop\+\_\+\+Disable}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gae7b1bbe670aef90157adbb5616202df3}{ADC\+\_\+\+Stabilization\+Time}} (uint32\+\_\+t Delay\+Us)
\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga055840e53820295bac4f4f0998ffcfb0}{ADC\+\_\+\+DMAConv\+Cplt}} (\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga27abcd16a928caf2b6c719ea67c12b25}{ADC\+\_\+\+DMAHalf\+Conv\+Cplt}} (\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gaede41b9e917d64ad31fbbb8ae9fab79c}{ADC\+\_\+\+DMAError}} (\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file containing functions prototypes of ADC HAL library. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 