<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
   <name preferredWidth="225" />
   <description preferredWidth="396" />
   <inputclock preferredWidth="229" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="3840" height="2100" x="0" y="0" />
 <generation synthesis="VHDL" greybox="0" simulation="NONE" block_symbol_file="0" />
 <hdlexample language="VHDL" />
</preferences>
