
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptreplay_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401618 <.init>:
  401618:	stp	x29, x30, [sp, #-16]!
  40161c:	mov	x29, sp
  401620:	bl	401ae0 <ferror@plt+0x60>
  401624:	ldp	x29, x30, [sp], #16
  401628:	ret

Disassembly of section .plt:

0000000000401630 <memcpy@plt-0x20>:
  401630:	stp	x16, x30, [sp, #-16]!
  401634:	adrp	x16, 417000 <ferror@plt+0x15580>
  401638:	ldr	x17, [x16, #4088]
  40163c:	add	x16, x16, #0xff8
  401640:	br	x17
  401644:	nop
  401648:	nop
  40164c:	nop

0000000000401650 <memcpy@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16580>
  401654:	ldr	x17, [x16]
  401658:	add	x16, x16, #0x0
  40165c:	br	x17

0000000000401660 <_exit@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16580>
  401664:	ldr	x17, [x16, #8]
  401668:	add	x16, x16, #0x8
  40166c:	br	x17

0000000000401670 <strtoul@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16580>
  401674:	ldr	x17, [x16, #16]
  401678:	add	x16, x16, #0x10
  40167c:	br	x17

0000000000401680 <strlen@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16580>
  401684:	ldr	x17, [x16, #24]
  401688:	add	x16, x16, #0x18
  40168c:	br	x17

0000000000401690 <fputs@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16580>
  401694:	ldr	x17, [x16, #32]
  401698:	add	x16, x16, #0x20
  40169c:	br	x17

00000000004016a0 <exit@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016a4:	ldr	x17, [x16, #40]
  4016a8:	add	x16, x16, #0x28
  4016ac:	br	x17

00000000004016b0 <dup@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016b4:	ldr	x17, [x16, #48]
  4016b8:	add	x16, x16, #0x30
  4016bc:	br	x17

00000000004016c0 <getegid@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016c4:	ldr	x17, [x16, #56]
  4016c8:	add	x16, x16, #0x38
  4016cc:	br	x17

00000000004016d0 <strtod@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016d4:	ldr	x17, [x16, #64]
  4016d8:	add	x16, x16, #0x40
  4016dc:	br	x17

00000000004016e0 <geteuid@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016e4:	ldr	x17, [x16, #72]
  4016e8:	add	x16, x16, #0x48
  4016ec:	br	x17

00000000004016f0 <getuid@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016f4:	ldr	x17, [x16, #80]
  4016f8:	add	x16, x16, #0x50
  4016fc:	br	x17

0000000000401700 <__cxa_atexit@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16580>
  401704:	ldr	x17, [x16, #88]
  401708:	add	x16, x16, #0x58
  40170c:	br	x17

0000000000401710 <fputc@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16580>
  401714:	ldr	x17, [x16, #96]
  401718:	add	x16, x16, #0x60
  40171c:	br	x17

0000000000401720 <snprintf@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16580>
  401724:	ldr	x17, [x16, #104]
  401728:	add	x16, x16, #0x68
  40172c:	br	x17

0000000000401730 <localeconv@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16580>
  401734:	ldr	x17, [x16, #112]
  401738:	add	x16, x16, #0x70
  40173c:	br	x17

0000000000401740 <fileno@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16580>
  401744:	ldr	x17, [x16, #120]
  401748:	add	x16, x16, #0x78
  40174c:	br	x17

0000000000401750 <fclose@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16580>
  401754:	ldr	x17, [x16, #128]
  401758:	add	x16, x16, #0x80
  40175c:	br	x17

0000000000401760 <getpid@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16580>
  401764:	ldr	x17, [x16, #136]
  401768:	add	x16, x16, #0x88
  40176c:	br	x17

0000000000401770 <fopen@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16580>
  401774:	ldr	x17, [x16, #144]
  401778:	add	x16, x16, #0x90
  40177c:	br	x17

0000000000401780 <malloc@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16580>
  401784:	ldr	x17, [x16, #152]
  401788:	add	x16, x16, #0x98
  40178c:	br	x17

0000000000401790 <__isoc99_fscanf@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16580>
  401794:	ldr	x17, [x16, #160]
  401798:	add	x16, x16, #0xa0
  40179c:	br	x17

00000000004017a0 <__strtol_internal@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017a4:	ldr	x17, [x16, #168]
  4017a8:	add	x16, x16, #0xa8
  4017ac:	br	x17

00000000004017b0 <strncmp@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017b4:	ldr	x17, [x16, #176]
  4017b8:	add	x16, x16, #0xb0
  4017bc:	br	x17

00000000004017c0 <bindtextdomain@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017c4:	ldr	x17, [x16, #184]
  4017c8:	add	x16, x16, #0xb8
  4017cc:	br	x17

00000000004017d0 <__libc_start_main@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017d4:	ldr	x17, [x16, #192]
  4017d8:	add	x16, x16, #0xc0
  4017dc:	br	x17

00000000004017e0 <fgetc@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017e4:	ldr	x17, [x16, #200]
  4017e8:	add	x16, x16, #0xc8
  4017ec:	br	x17

00000000004017f0 <__strtoul_internal@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017f4:	ldr	x17, [x16, #208]
  4017f8:	add	x16, x16, #0xd0
  4017fc:	br	x17

0000000000401800 <calloc@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16580>
  401804:	ldr	x17, [x16, #216]
  401808:	add	x16, x16, #0xd8
  40180c:	br	x17

0000000000401810 <dprintf@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16580>
  401814:	ldr	x17, [x16, #224]
  401818:	add	x16, x16, #0xe0
  40181c:	br	x17

0000000000401820 <realloc@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16580>
  401824:	ldr	x17, [x16, #232]
  401828:	add	x16, x16, #0xe8
  40182c:	br	x17

0000000000401830 <strdup@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16580>
  401834:	ldr	x17, [x16, #240]
  401838:	add	x16, x16, #0xf0
  40183c:	br	x17

0000000000401840 <close@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16580>
  401844:	ldr	x17, [x16, #248]
  401848:	add	x16, x16, #0xf8
  40184c:	br	x17

0000000000401850 <__gmon_start__@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16580>
  401854:	ldr	x17, [x16, #256]
  401858:	add	x16, x16, #0x100
  40185c:	br	x17

0000000000401860 <write@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16580>
  401864:	ldr	x17, [x16, #264]
  401868:	add	x16, x16, #0x108
  40186c:	br	x17

0000000000401870 <fseek@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16580>
  401874:	ldr	x17, [x16, #272]
  401878:	add	x16, x16, #0x110
  40187c:	br	x17

0000000000401880 <abort@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16580>
  401884:	ldr	x17, [x16, #280]
  401888:	add	x16, x16, #0x118
  40188c:	br	x17

0000000000401890 <feof@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16580>
  401894:	ldr	x17, [x16, #288]
  401898:	add	x16, x16, #0x120
  40189c:	br	x17

00000000004018a0 <textdomain@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018a4:	ldr	x17, [x16, #296]
  4018a8:	add	x16, x16, #0x128
  4018ac:	br	x17

00000000004018b0 <getopt_long@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018b4:	ldr	x17, [x16, #304]
  4018b8:	add	x16, x16, #0x130
  4018bc:	br	x17

00000000004018c0 <strcmp@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018c4:	ldr	x17, [x16, #312]
  4018c8:	add	x16, x16, #0x138
  4018cc:	br	x17

00000000004018d0 <warn@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018d4:	ldr	x17, [x16, #320]
  4018d8:	add	x16, x16, #0x140
  4018dc:	br	x17

00000000004018e0 <__ctype_b_loc@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018e4:	ldr	x17, [x16, #328]
  4018e8:	add	x16, x16, #0x148
  4018ec:	br	x17

00000000004018f0 <strtol@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018f4:	ldr	x17, [x16, #336]
  4018f8:	add	x16, x16, #0x150
  4018fc:	br	x17

0000000000401900 <fread@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16580>
  401904:	ldr	x17, [x16, #344]
  401908:	add	x16, x16, #0x158
  40190c:	br	x17

0000000000401910 <free@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x16580>
  401914:	ldr	x17, [x16, #352]
  401918:	add	x16, x16, #0x160
  40191c:	br	x17

0000000000401920 <ungetc@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x16580>
  401924:	ldr	x17, [x16, #360]
  401928:	add	x16, x16, #0x168
  40192c:	br	x17

0000000000401930 <getgid@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x16580>
  401934:	ldr	x17, [x16, #368]
  401938:	add	x16, x16, #0x170
  40193c:	br	x17

0000000000401940 <nanosleep@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16580>
  401944:	ldr	x17, [x16, #376]
  401948:	add	x16, x16, #0x178
  40194c:	br	x17

0000000000401950 <vasprintf@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16580>
  401954:	ldr	x17, [x16, #384]
  401958:	add	x16, x16, #0x180
  40195c:	br	x17

0000000000401960 <strndup@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16580>
  401964:	ldr	x17, [x16, #392]
  401968:	add	x16, x16, #0x188
  40196c:	br	x17

0000000000401970 <strspn@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16580>
  401974:	ldr	x17, [x16, #400]
  401978:	add	x16, x16, #0x190
  40197c:	br	x17

0000000000401980 <strchr@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16580>
  401984:	ldr	x17, [x16, #408]
  401988:	add	x16, x16, #0x198
  40198c:	br	x17

0000000000401990 <fflush@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16580>
  401994:	ldr	x17, [x16, #416]
  401998:	add	x16, x16, #0x1a0
  40199c:	br	x17

00000000004019a0 <warnx@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019a4:	ldr	x17, [x16, #424]
  4019a8:	add	x16, x16, #0x1a8
  4019ac:	br	x17

00000000004019b0 <dcgettext@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019b4:	ldr	x17, [x16, #432]
  4019b8:	add	x16, x16, #0x1b0
  4019bc:	br	x17

00000000004019c0 <errx@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019c4:	ldr	x17, [x16, #440]
  4019c8:	add	x16, x16, #0x1b8
  4019cc:	br	x17

00000000004019d0 <strcspn@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019d4:	ldr	x17, [x16, #448]
  4019d8:	add	x16, x16, #0x1c0
  4019dc:	br	x17

00000000004019e0 <vfprintf@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019e4:	ldr	x17, [x16, #456]
  4019e8:	add	x16, x16, #0x1c8
  4019ec:	br	x17

00000000004019f0 <printf@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019f4:	ldr	x17, [x16, #464]
  4019f8:	add	x16, x16, #0x1d0
  4019fc:	br	x17

0000000000401a00 <__assert_fail@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a04:	ldr	x17, [x16, #472]
  401a08:	add	x16, x16, #0x1d8
  401a0c:	br	x17

0000000000401a10 <__errno_location@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a14:	ldr	x17, [x16, #480]
  401a18:	add	x16, x16, #0x1e0
  401a1c:	br	x17

0000000000401a20 <getenv@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a24:	ldr	x17, [x16, #488]
  401a28:	add	x16, x16, #0x1e8
  401a2c:	br	x17

0000000000401a30 <putchar@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a34:	ldr	x17, [x16, #496]
  401a38:	add	x16, x16, #0x1f0
  401a3c:	br	x17

0000000000401a40 <fprintf@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a44:	ldr	x17, [x16, #504]
  401a48:	add	x16, x16, #0x1f8
  401a4c:	br	x17

0000000000401a50 <fgets@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a54:	ldr	x17, [x16, #512]
  401a58:	add	x16, x16, #0x200
  401a5c:	br	x17

0000000000401a60 <err@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a64:	ldr	x17, [x16, #520]
  401a68:	add	x16, x16, #0x208
  401a6c:	br	x17

0000000000401a70 <setlocale@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a74:	ldr	x17, [x16, #528]
  401a78:	add	x16, x16, #0x210
  401a7c:	br	x17

0000000000401a80 <ferror@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a84:	ldr	x17, [x16, #536]
  401a88:	add	x16, x16, #0x218
  401a8c:	br	x17

Disassembly of section .text:

0000000000401a90 <.text>:
  401a90:	mov	x29, #0x0                   	// #0
  401a94:	mov	x30, #0x0                   	// #0
  401a98:	mov	x5, x0
  401a9c:	ldr	x1, [sp]
  401aa0:	add	x2, sp, #0x8
  401aa4:	mov	x6, sp
  401aa8:	movz	x0, #0x0, lsl #48
  401aac:	movk	x0, #0x0, lsl #32
  401ab0:	movk	x0, #0x40, lsl #16
  401ab4:	movk	x0, #0x1e68
  401ab8:	movz	x3, #0x0, lsl #48
  401abc:	movk	x3, #0x0, lsl #32
  401ac0:	movk	x3, #0x40, lsl #16
  401ac4:	movk	x3, #0x5e28
  401ac8:	movz	x4, #0x0, lsl #48
  401acc:	movk	x4, #0x0, lsl #32
  401ad0:	movk	x4, #0x40, lsl #16
  401ad4:	movk	x4, #0x5ea8
  401ad8:	bl	4017d0 <__libc_start_main@plt>
  401adc:	bl	401880 <abort@plt>
  401ae0:	adrp	x0, 417000 <ferror@plt+0x15580>
  401ae4:	ldr	x0, [x0, #4064]
  401ae8:	cbz	x0, 401af0 <ferror@plt+0x70>
  401aec:	b	401850 <__gmon_start__@plt>
  401af0:	ret
  401af4:	adrp	x0, 418000 <ferror@plt+0x16580>
  401af8:	add	x0, x0, #0x238
  401afc:	adrp	x1, 418000 <ferror@plt+0x16580>
  401b00:	add	x1, x1, #0x238
  401b04:	cmp	x0, x1
  401b08:	b.eq	401b3c <ferror@plt+0xbc>  // b.none
  401b0c:	stp	x29, x30, [sp, #-32]!
  401b10:	mov	x29, sp
  401b14:	adrp	x0, 405000 <ferror@plt+0x3580>
  401b18:	ldr	x0, [x0, #3800]
  401b1c:	str	x0, [sp, #24]
  401b20:	mov	x1, x0
  401b24:	cbz	x1, 401b34 <ferror@plt+0xb4>
  401b28:	adrp	x0, 418000 <ferror@plt+0x16580>
  401b2c:	add	x0, x0, #0x238
  401b30:	blr	x1
  401b34:	ldp	x29, x30, [sp], #32
  401b38:	ret
  401b3c:	ret
  401b40:	adrp	x0, 418000 <ferror@plt+0x16580>
  401b44:	add	x0, x0, #0x238
  401b48:	adrp	x1, 418000 <ferror@plt+0x16580>
  401b4c:	add	x1, x1, #0x238
  401b50:	sub	x0, x0, x1
  401b54:	lsr	x1, x0, #63
  401b58:	add	x0, x1, x0, asr #3
  401b5c:	cmp	xzr, x0, asr #1
  401b60:	b.eq	401b98 <ferror@plt+0x118>  // b.none
  401b64:	stp	x29, x30, [sp, #-32]!
  401b68:	mov	x29, sp
  401b6c:	asr	x1, x0, #1
  401b70:	adrp	x0, 405000 <ferror@plt+0x3580>
  401b74:	ldr	x0, [x0, #3808]
  401b78:	str	x0, [sp, #24]
  401b7c:	mov	x2, x0
  401b80:	cbz	x2, 401b90 <ferror@plt+0x110>
  401b84:	adrp	x0, 418000 <ferror@plt+0x16580>
  401b88:	add	x0, x0, #0x238
  401b8c:	blr	x2
  401b90:	ldp	x29, x30, [sp], #32
  401b94:	ret
  401b98:	ret
  401b9c:	adrp	x0, 418000 <ferror@plt+0x16580>
  401ba0:	ldrb	w0, [x0, #608]
  401ba4:	cbnz	w0, 401bc8 <ferror@plt+0x148>
  401ba8:	stp	x29, x30, [sp, #-16]!
  401bac:	mov	x29, sp
  401bb0:	bl	401af4 <ferror@plt+0x74>
  401bb4:	adrp	x0, 418000 <ferror@plt+0x16580>
  401bb8:	mov	w1, #0x1                   	// #1
  401bbc:	strb	w1, [x0, #608]
  401bc0:	ldp	x29, x30, [sp], #16
  401bc4:	ret
  401bc8:	ret
  401bcc:	stp	x29, x30, [sp, #-16]!
  401bd0:	mov	x29, sp
  401bd4:	bl	401b40 <ferror@plt+0xc0>
  401bd8:	ldp	x29, x30, [sp], #16
  401bdc:	ret
  401be0:	stp	x29, x30, [sp, #-32]!
  401be4:	mov	x29, sp
  401be8:	str	x19, [sp, #16]
  401bec:	mov	x19, x0
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	adrp	x1, 405000 <ferror@plt+0x3580>
  401bf8:	add	x1, x1, #0xee8
  401bfc:	mov	x0, #0x0                   	// #0
  401c00:	bl	4019b0 <dcgettext@plt>
  401c04:	mov	x1, x0
  401c08:	mov	x0, x19
  401c0c:	bl	404d84 <ferror@plt+0x3304>
  401c10:	fcmp	d0, d0
  401c14:	b.vs	401c24 <ferror@plt+0x1a4>
  401c18:	ldr	x19, [sp, #16]
  401c1c:	ldp	x29, x30, [sp], #32
  401c20:	ret
  401c24:	bl	401a10 <__errno_location@plt>
  401c28:	mov	w1, #0x16                  	// #22
  401c2c:	str	w1, [x0]
  401c30:	mov	w2, #0x5                   	// #5
  401c34:	adrp	x1, 405000 <ferror@plt+0x3580>
  401c38:	add	x1, x1, #0xee8
  401c3c:	mov	x0, #0x0                   	// #0
  401c40:	bl	4019b0 <dcgettext@plt>
  401c44:	mov	x3, x19
  401c48:	mov	x2, x0
  401c4c:	adrp	x1, 405000 <ferror@plt+0x3580>
  401c50:	add	x1, x1, #0xf00
  401c54:	mov	w0, #0x1                   	// #1
  401c58:	bl	401a60 <err@plt>
  401c5c:	stp	x29, x30, [sp, #-48]!
  401c60:	mov	x29, sp
  401c64:	stp	x19, x20, [sp, #16]
  401c68:	str	x21, [sp, #32]
  401c6c:	mov	x20, x0
  401c70:	mov	x21, x1
  401c74:	mov	w19, w2
  401c78:	mov	w1, w2
  401c7c:	bl	401980 <strchr@plt>
  401c80:	cbz	x0, 401c94 <ferror@plt+0x214>
  401c84:	ldp	x19, x20, [sp, #16]
  401c88:	ldr	x21, [sp, #32]
  401c8c:	ldp	x29, x30, [sp], #48
  401c90:	ret
  401c94:	mov	x0, x20
  401c98:	bl	401680 <strlen@plt>
  401c9c:	add	x1, x0, #0x1
  401ca0:	cmp	x1, x21
  401ca4:	b.cs	401c84 <ferror@plt+0x204>  // b.hs, b.nlast
  401ca8:	strb	w19, [x20, x0]
  401cac:	b	401c84 <ferror@plt+0x204>
  401cb0:	stp	x29, x30, [sp, #-288]!
  401cb4:	mov	x29, sp
  401cb8:	str	x19, [sp, #16]
  401cbc:	str	x1, [sp, #232]
  401cc0:	str	x2, [sp, #240]
  401cc4:	str	x3, [sp, #248]
  401cc8:	str	x4, [sp, #256]
  401ccc:	str	x5, [sp, #264]
  401cd0:	str	x6, [sp, #272]
  401cd4:	str	x7, [sp, #280]
  401cd8:	str	q0, [sp, #96]
  401cdc:	str	q1, [sp, #112]
  401ce0:	str	q2, [sp, #128]
  401ce4:	str	q3, [sp, #144]
  401ce8:	str	q4, [sp, #160]
  401cec:	str	q5, [sp, #176]
  401cf0:	str	q6, [sp, #192]
  401cf4:	str	q7, [sp, #208]
  401cf8:	add	x1, sp, #0x120
  401cfc:	str	x1, [sp, #64]
  401d00:	str	x1, [sp, #72]
  401d04:	add	x1, sp, #0xe0
  401d08:	str	x1, [sp, #80]
  401d0c:	mov	w1, #0xffffffc8            	// #-56
  401d10:	str	w1, [sp, #88]
  401d14:	mov	w1, #0xffffff80            	// #-128
  401d18:	str	w1, [sp, #92]
  401d1c:	ldp	x2, x3, [sp, #64]
  401d20:	stp	x2, x3, [sp, #32]
  401d24:	ldp	x2, x3, [sp, #80]
  401d28:	stp	x2, x3, [sp, #48]
  401d2c:	adrp	x19, 418000 <ferror@plt+0x16580>
  401d30:	add	x2, sp, #0x20
  401d34:	mov	x1, x0
  401d38:	ldr	x0, [x19, #568]
  401d3c:	bl	4019e0 <vfprintf@plt>
  401d40:	ldr	x1, [x19, #568]
  401d44:	mov	w0, #0xa                   	// #10
  401d48:	bl	401710 <fputc@plt>
  401d4c:	ldr	x19, [sp, #16]
  401d50:	ldp	x29, x30, [sp], #288
  401d54:	ret
  401d58:	stp	x29, x30, [sp, #-32]!
  401d5c:	mov	x29, sp
  401d60:	stp	x19, x20, [sp, #16]
  401d64:	adrp	x0, 418000 <ferror@plt+0x16580>
  401d68:	ldr	x20, [x0, #592]
  401d6c:	bl	401a10 <__errno_location@plt>
  401d70:	mov	x19, x0
  401d74:	str	wzr, [x0]
  401d78:	mov	x0, x20
  401d7c:	bl	401a80 <ferror@plt>
  401d80:	cbz	w0, 401dc8 <ferror@plt+0x348>
  401d84:	ldr	w0, [x19]
  401d88:	cmp	w0, #0x9
  401d8c:	b.eq	401d98 <ferror@plt+0x318>  // b.none
  401d90:	cmp	w0, #0x20
  401d94:	b.ne	401df4 <ferror@plt+0x374>  // b.any
  401d98:	adrp	x0, 418000 <ferror@plt+0x16580>
  401d9c:	ldr	x20, [x0, #568]
  401da0:	str	wzr, [x19]
  401da4:	mov	x0, x20
  401da8:	bl	401a80 <ferror@plt>
  401dac:	cbz	w0, 401e34 <ferror@plt+0x3b4>
  401db0:	ldr	w0, [x19]
  401db4:	cmp	w0, #0x9
  401db8:	b.ne	401e60 <ferror@plt+0x3e0>  // b.any
  401dbc:	ldp	x19, x20, [sp, #16]
  401dc0:	ldp	x29, x30, [sp], #32
  401dc4:	ret
  401dc8:	mov	x0, x20
  401dcc:	bl	401990 <fflush@plt>
  401dd0:	cbnz	w0, 401d84 <ferror@plt+0x304>
  401dd4:	mov	x0, x20
  401dd8:	bl	401740 <fileno@plt>
  401ddc:	tbnz	w0, #31, 401d84 <ferror@plt+0x304>
  401de0:	bl	4016b0 <dup@plt>
  401de4:	tbnz	w0, #31, 401d84 <ferror@plt+0x304>
  401de8:	bl	401840 <close@plt>
  401dec:	cbz	w0, 401d98 <ferror@plt+0x318>
  401df0:	b	401d84 <ferror@plt+0x304>
  401df4:	cbz	w0, 401e18 <ferror@plt+0x398>
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	adrp	x1, 405000 <ferror@plt+0x3580>
  401e00:	add	x1, x1, #0xf08
  401e04:	mov	x0, #0x0                   	// #0
  401e08:	bl	4019b0 <dcgettext@plt>
  401e0c:	bl	4018d0 <warn@plt>
  401e10:	mov	w0, #0x1                   	// #1
  401e14:	bl	401660 <_exit@plt>
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	adrp	x1, 405000 <ferror@plt+0x3580>
  401e20:	add	x1, x1, #0xf08
  401e24:	mov	x0, #0x0                   	// #0
  401e28:	bl	4019b0 <dcgettext@plt>
  401e2c:	bl	4019a0 <warnx@plt>
  401e30:	b	401e10 <ferror@plt+0x390>
  401e34:	mov	x0, x20
  401e38:	bl	401990 <fflush@plt>
  401e3c:	cbnz	w0, 401db0 <ferror@plt+0x330>
  401e40:	mov	x0, x20
  401e44:	bl	401740 <fileno@plt>
  401e48:	tbnz	w0, #31, 401db0 <ferror@plt+0x330>
  401e4c:	bl	4016b0 <dup@plt>
  401e50:	tbnz	w0, #31, 401db0 <ferror@plt+0x330>
  401e54:	bl	401840 <close@plt>
  401e58:	cbz	w0, 401dbc <ferror@plt+0x33c>
  401e5c:	b	401db0 <ferror@plt+0x330>
  401e60:	mov	w0, #0x1                   	// #1
  401e64:	bl	401660 <_exit@plt>
  401e68:	stp	x29, x30, [sp, #-224]!
  401e6c:	mov	x29, sp
  401e70:	stp	x19, x20, [sp, #16]
  401e74:	stp	x21, x22, [sp, #32]
  401e78:	stp	x23, x24, [sp, #48]
  401e7c:	stp	x25, x26, [sp, #64]
  401e80:	stp	x27, x28, [sp, #80]
  401e84:	str	d8, [sp, #96]
  401e88:	mov	w21, w0
  401e8c:	mov	x22, x1
  401e90:	str	xzr, [sp, #200]
  401e94:	adrp	x0, 406000 <ferror@plt+0x4580>
  401e98:	ldrh	w0, [x0, #2056]
  401e9c:	strh	w0, [sp, #192]
  401ea0:	stur	wzr, [sp, #194]
  401ea4:	str	xzr, [sp, #184]
  401ea8:	adrp	x1, 406000 <ferror@plt+0x4580>
  401eac:	add	x1, x1, #0x948
  401eb0:	mov	w0, #0x6                   	// #6
  401eb4:	bl	401a70 <setlocale@plt>
  401eb8:	adrp	x1, 405000 <ferror@plt+0x3580>
  401ebc:	add	x1, x1, #0xf30
  401ec0:	mov	w0, #0x1                   	// #1
  401ec4:	bl	401a70 <setlocale@plt>
  401ec8:	adrp	x19, 405000 <ferror@plt+0x3580>
  401ecc:	add	x19, x19, #0xf50
  401ed0:	adrp	x1, 405000 <ferror@plt+0x3580>
  401ed4:	add	x1, x1, #0xf38
  401ed8:	mov	x0, x19
  401edc:	bl	4017c0 <bindtextdomain@plt>
  401ee0:	mov	x0, x19
  401ee4:	bl	4018a0 <textdomain@plt>
  401ee8:	adrp	x0, 401000 <memcpy@plt-0x650>
  401eec:	add	x0, x0, #0xd58
  401ef0:	bl	405eb0 <ferror@plt+0x4430>
  401ef4:	bl	402ed0 <ferror@plt+0x1450>
  401ef8:	str	xzr, [sp, #216]
  401efc:	str	xzr, [sp, #208]
  401f00:	mov	w24, #0x0                   	// #0
  401f04:	mov	w26, #0x0                   	// #0
  401f08:	str	wzr, [sp, #140]
  401f0c:	fmov	d8, #1.000000000000000000e+00
  401f10:	mov	x27, #0x0                   	// #0
  401f14:	str	xzr, [sp, #128]
  401f18:	str	xzr, [sp, #120]
  401f1c:	mov	x28, #0x0                   	// #0
  401f20:	adrp	x20, 406000 <ferror@plt+0x4580>
  401f24:	add	x20, x20, #0x5c8
  401f28:	adrp	x23, 406000 <ferror@plt+0x4580>
  401f2c:	add	x23, x23, #0x468
  401f30:	adrp	x25, 405000 <ferror@plt+0x3580>
  401f34:	add	x25, x25, #0xff0
  401f38:	b	402028 <ferror@plt+0x5a8>
  401f3c:	ldr	w1, [x3, #4]!
  401f40:	cmp	w1, #0x0
  401f44:	ccmp	w0, w1, #0x1, ne  // ne = any
  401f48:	b.ge	401f80 <ferror@plt+0x500>  // b.tcont
  401f4c:	b	401f58 <ferror@plt+0x4d8>
  401f50:	cmp	w0, w1
  401f54:	b.ne	401f98 <ferror@plt+0x518>  // b.any
  401f58:	ldr	w1, [x19, #64]!
  401f5c:	add	x2, x2, #0x4
  401f60:	cmp	w1, #0x0
  401f64:	ccmp	w0, w1, #0x1, ne  // ne = any
  401f68:	b.lt	401ffc <ferror@plt+0x57c>  // b.tstop
  401f6c:	ldr	w1, [x19]
  401f70:	cmp	w1, #0x0
  401f74:	mov	x3, x19
  401f78:	ccmp	w0, w1, #0x1, ne  // ne = any
  401f7c:	b.lt	401f58 <ferror@plt+0x4d8>  // b.tstop
  401f80:	cmp	w0, w1
  401f84:	b.ne	401f3c <ferror@plt+0x4bc>  // b.any
  401f88:	ldr	w1, [x2]
  401f8c:	cbnz	w1, 401f50 <ferror@plt+0x4d0>
  401f90:	str	w0, [x2]
  401f94:	b	401f58 <ferror@plt+0x4d8>
  401f98:	adrp	x0, 418000 <ferror@plt+0x16580>
  401f9c:	ldr	x20, [x0, #568]
  401fa0:	mov	w2, #0x5                   	// #5
  401fa4:	adrp	x1, 405000 <ferror@plt+0x3580>
  401fa8:	add	x1, x1, #0xf60
  401fac:	mov	x0, #0x0                   	// #0
  401fb0:	bl	4019b0 <dcgettext@plt>
  401fb4:	adrp	x1, 418000 <ferror@plt+0x16580>
  401fb8:	ldr	x2, [x1, #600]
  401fbc:	mov	x1, x0
  401fc0:	mov	x0, x20
  401fc4:	bl	401a40 <fprintf@plt>
  401fc8:	mov	x20, #0x0                   	// #0
  401fcc:	adrp	x21, 405000 <ferror@plt+0x3580>
  401fd0:	add	x21, x21, #0xf18
  401fd4:	adrp	x22, 406000 <ferror@plt+0x4580>
  401fd8:	adrp	x23, 406000 <ferror@plt+0x4580>
  401fdc:	add	x23, x23, #0x568
  401fe0:	b	402a08 <ferror@plt+0xf88>
  401fe4:	adrp	x0, 418000 <ferror@plt+0x16580>
  401fe8:	ldr	x1, [x0, #568]
  401fec:	mov	w0, #0xa                   	// #10
  401ff0:	bl	401710 <fputc@plt>
  401ff4:	mov	w0, #0x1                   	// #1
  401ff8:	bl	4016a0 <exit@plt>
  401ffc:	cmp	w0, #0x64
  402000:	b.eq	4023d0 <ferror@plt+0x950>  // b.none
  402004:	b.le	40205c <ferror@plt+0x5dc>
  402008:	cmp	w0, #0x74
  40200c:	b.eq	4023b4 <ferror@plt+0x934>  // b.none
  402010:	b.le	4020fc <ferror@plt+0x67c>
  402014:	cmp	w0, #0x78
  402018:	b.eq	40241c <ferror@plt+0x99c>  // b.none
  40201c:	cmp	w0, #0x80
  402020:	b.ne	402518 <ferror@plt+0xa98>  // b.any
  402024:	mov	w24, #0x1                   	// #1
  402028:	mov	x4, #0x0                   	// #0
  40202c:	mov	x3, x20
  402030:	mov	x2, x23
  402034:	mov	x1, x22
  402038:	mov	w0, w21
  40203c:	bl	4018b0 <getopt_long@plt>
  402040:	cmn	w0, #0x1
  402044:	b.eq	402558 <ferror@plt+0xad8>  // b.none
  402048:	cmp	w0, #0x4e
  40204c:	b.le	401ffc <ferror@plt+0x57c>
  402050:	add	x2, sp, #0xb8
  402054:	add	x19, x20, #0x1c0
  402058:	b	401f6c <ferror@plt+0x4ec>
  40205c:	cmp	w0, #0x54
  402060:	b.eq	4023b4 <ferror@plt+0x934>  // b.none
  402064:	b.le	4020c8 <ferror@plt+0x648>
  402068:	cmp	w0, #0x56
  40206c:	b.eq	4024e8 <ferror@plt+0xa68>  // b.none
  402070:	cmp	w0, #0x63
  402074:	b.ne	402518 <ferror@plt+0xa98>  // b.any
  402078:	adrp	x0, 418000 <ferror@plt+0x16580>
  40207c:	ldr	x19, [x0, #576]
  402080:	mov	x1, x19
  402084:	adrp	x0, 405000 <ferror@plt+0x3580>
  402088:	add	x0, x0, #0xf90
  40208c:	bl	4018c0 <strcmp@plt>
  402090:	mov	w26, w0
  402094:	cbz	w0, 402028 <ferror@plt+0x5a8>
  402098:	mov	x1, x19
  40209c:	adrp	x0, 405000 <ferror@plt+0x3580>
  4020a0:	add	x0, x0, #0xf98
  4020a4:	bl	4018c0 <strcmp@plt>
  4020a8:	cbz	w0, 402550 <ferror@plt+0xad0>
  4020ac:	mov	x1, x19
  4020b0:	adrp	x0, 405000 <ferror@plt+0x3580>
  4020b4:	add	x0, x0, #0xfa0
  4020b8:	bl	4018c0 <strcmp@plt>
  4020bc:	cbnz	w0, 40238c <ferror@plt+0x90c>
  4020c0:	mov	w26, #0x2                   	// #2
  4020c4:	b	402028 <ferror@plt+0x5a8>
  4020c8:	cmp	w0, #0x49
  4020cc:	b.eq	4023c0 <ferror@plt+0x940>  // b.none
  4020d0:	cmp	w0, #0x4f
  4020d4:	b.ne	4020e4 <ferror@plt+0x664>  // b.any
  4020d8:	adrp	x0, 418000 <ferror@plt+0x16580>
  4020dc:	ldr	x28, [x0, #576]
  4020e0:	b	402028 <ferror@plt+0x5a8>
  4020e4:	cmp	w0, #0x42
  4020e8:	b.ne	402518 <ferror@plt+0xa98>  // b.any
  4020ec:	adrp	x0, 418000 <ferror@plt+0x16580>
  4020f0:	ldr	x0, [x0, #576]
  4020f4:	str	x0, [sp, #128]
  4020f8:	b	402028 <ferror@plt+0x5a8>
  4020fc:	cmp	w0, #0x6d
  402100:	b.eq	4023ec <ferror@plt+0x96c>  // b.none
  402104:	cmp	w0, #0x73
  402108:	b.eq	4020d8 <ferror@plt+0x658>  // b.none
  40210c:	cmp	w0, #0x68
  402110:	b.ne	402518 <ferror@plt+0xa98>  // b.any
  402114:	adrp	x0, 418000 <ferror@plt+0x16580>
  402118:	ldr	x19, [x0, #592]
  40211c:	mov	w2, #0x5                   	// #5
  402120:	adrp	x1, 406000 <ferror@plt+0x4580>
  402124:	add	x1, x1, #0x58
  402128:	mov	x0, #0x0                   	// #0
  40212c:	bl	4019b0 <dcgettext@plt>
  402130:	mov	x1, x19
  402134:	bl	401690 <fputs@plt>
  402138:	mov	w2, #0x5                   	// #5
  40213c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402140:	add	x1, x1, #0x68
  402144:	mov	x0, #0x0                   	// #0
  402148:	bl	4019b0 <dcgettext@plt>
  40214c:	adrp	x20, 418000 <ferror@plt+0x16580>
  402150:	ldr	x2, [x20, #600]
  402154:	mov	x1, x0
  402158:	mov	x0, x19
  40215c:	bl	401a40 <fprintf@plt>
  402160:	mov	w2, #0x5                   	// #5
  402164:	adrp	x1, 406000 <ferror@plt+0x4580>
  402168:	add	x1, x1, #0x78
  40216c:	mov	x0, #0x0                   	// #0
  402170:	bl	4019b0 <dcgettext@plt>
  402174:	ldr	x2, [x20, #600]
  402178:	mov	x1, x0
  40217c:	mov	x0, x19
  402180:	bl	401a40 <fprintf@plt>
  402184:	mov	x1, x19
  402188:	mov	w0, #0xa                   	// #10
  40218c:	bl	401710 <fputc@plt>
  402190:	mov	w2, #0x5                   	// #5
  402194:	adrp	x1, 406000 <ferror@plt+0x4580>
  402198:	add	x1, x1, #0xa8
  40219c:	mov	x0, #0x0                   	// #0
  4021a0:	bl	4019b0 <dcgettext@plt>
  4021a4:	mov	x1, x19
  4021a8:	bl	401690 <fputs@plt>
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4021b4:	add	x1, x1, #0xe8
  4021b8:	mov	x0, #0x0                   	// #0
  4021bc:	bl	4019b0 <dcgettext@plt>
  4021c0:	mov	x1, x19
  4021c4:	bl	401690 <fputs@plt>
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	adrp	x1, 406000 <ferror@plt+0x4580>
  4021d0:	add	x1, x1, #0xf8
  4021d4:	mov	x0, #0x0                   	// #0
  4021d8:	bl	4019b0 <dcgettext@plt>
  4021dc:	mov	x1, x19
  4021e0:	bl	401690 <fputs@plt>
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4021ec:	add	x1, x1, #0x130
  4021f0:	mov	x0, #0x0                   	// #0
  4021f4:	bl	4019b0 <dcgettext@plt>
  4021f8:	mov	x1, x19
  4021fc:	bl	401690 <fputs@plt>
  402200:	mov	w2, #0x5                   	// #5
  402204:	adrp	x1, 406000 <ferror@plt+0x4580>
  402208:	add	x1, x1, #0x158
  40220c:	mov	x0, #0x0                   	// #0
  402210:	bl	4019b0 <dcgettext@plt>
  402214:	mov	x1, x19
  402218:	bl	401690 <fputs@plt>
  40221c:	mov	w2, #0x5                   	// #5
  402220:	adrp	x1, 406000 <ferror@plt+0x4580>
  402224:	add	x1, x1, #0x188
  402228:	mov	x0, #0x0                   	// #0
  40222c:	bl	4019b0 <dcgettext@plt>
  402230:	mov	x1, x19
  402234:	bl	401690 <fputs@plt>
  402238:	mov	w2, #0x5                   	// #5
  40223c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402240:	add	x1, x1, #0x1c8
  402244:	mov	x0, #0x0                   	// #0
  402248:	bl	4019b0 <dcgettext@plt>
  40224c:	mov	x1, x19
  402250:	bl	401690 <fputs@plt>
  402254:	mov	x1, x19
  402258:	mov	w0, #0xa                   	// #10
  40225c:	bl	401710 <fputc@plt>
  402260:	mov	w2, #0x5                   	// #5
  402264:	adrp	x1, 406000 <ferror@plt+0x4580>
  402268:	add	x1, x1, #0x208
  40226c:	mov	x0, #0x0                   	// #0
  402270:	bl	4019b0 <dcgettext@plt>
  402274:	mov	x1, x19
  402278:	bl	401690 <fputs@plt>
  40227c:	mov	x1, x19
  402280:	mov	w0, #0xa                   	// #10
  402284:	bl	401710 <fputc@plt>
  402288:	mov	w2, #0x5                   	// #5
  40228c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402290:	add	x1, x1, #0x240
  402294:	mov	x0, #0x0                   	// #0
  402298:	bl	4019b0 <dcgettext@plt>
  40229c:	mov	x1, x19
  4022a0:	bl	401690 <fputs@plt>
  4022a4:	mov	w2, #0x5                   	// #5
  4022a8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4022ac:	add	x1, x1, #0x290
  4022b0:	mov	x0, #0x0                   	// #0
  4022b4:	bl	4019b0 <dcgettext@plt>
  4022b8:	mov	x1, x19
  4022bc:	bl	401690 <fputs@plt>
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4022c8:	add	x1, x1, #0x2e0
  4022cc:	mov	x0, #0x0                   	// #0
  4022d0:	bl	4019b0 <dcgettext@plt>
  4022d4:	mov	x1, x19
  4022d8:	bl	401690 <fputs@plt>
  4022dc:	mov	w2, #0x5                   	// #5
  4022e0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4022e4:	add	x1, x1, #0x330
  4022e8:	mov	x0, #0x0                   	// #0
  4022ec:	bl	4019b0 <dcgettext@plt>
  4022f0:	mov	x1, x19
  4022f4:	bl	401690 <fputs@plt>
  4022f8:	mov	w2, #0x5                   	// #5
  4022fc:	adrp	x1, 406000 <ferror@plt+0x4580>
  402300:	add	x1, x1, #0x370
  402304:	mov	x0, #0x0                   	// #0
  402308:	bl	4019b0 <dcgettext@plt>
  40230c:	mov	x1, x19
  402310:	bl	401690 <fputs@plt>
  402314:	mov	w2, #0x5                   	// #5
  402318:	adrp	x1, 406000 <ferror@plt+0x4580>
  40231c:	add	x1, x1, #0x3b0
  402320:	mov	x0, #0x0                   	// #0
  402324:	bl	4019b0 <dcgettext@plt>
  402328:	mov	x19, x0
  40232c:	mov	w2, #0x5                   	// #5
  402330:	adrp	x1, 406000 <ferror@plt+0x4580>
  402334:	add	x1, x1, #0x3c8
  402338:	mov	x0, #0x0                   	// #0
  40233c:	bl	4019b0 <dcgettext@plt>
  402340:	mov	x4, x0
  402344:	adrp	x3, 406000 <ferror@plt+0x4580>
  402348:	add	x3, x3, #0x3d8
  40234c:	mov	x2, x19
  402350:	adrp	x1, 406000 <ferror@plt+0x4580>
  402354:	add	x1, x1, #0x3e8
  402358:	adrp	x0, 406000 <ferror@plt+0x4580>
  40235c:	add	x0, x0, #0x3f8
  402360:	bl	4019f0 <printf@plt>
  402364:	mov	w2, #0x5                   	// #5
  402368:	adrp	x1, 406000 <ferror@plt+0x4580>
  40236c:	add	x1, x1, #0x410
  402370:	mov	x0, #0x0                   	// #0
  402374:	bl	4019b0 <dcgettext@plt>
  402378:	adrp	x1, 406000 <ferror@plt+0x4580>
  40237c:	add	x1, x1, #0x430
  402380:	bl	4019f0 <printf@plt>
  402384:	mov	w0, #0x0                   	// #0
  402388:	bl	4016a0 <exit@plt>
  40238c:	mov	w2, #0x5                   	// #5
  402390:	adrp	x1, 405000 <ferror@plt+0x3580>
  402394:	add	x1, x1, #0xfa8
  402398:	mov	x0, #0x0                   	// #0
  40239c:	bl	4019b0 <dcgettext@plt>
  4023a0:	adrp	x1, 418000 <ferror@plt+0x16580>
  4023a4:	ldr	x2, [x1, #576]
  4023a8:	mov	x1, x0
  4023ac:	mov	w0, #0x1                   	// #1
  4023b0:	bl	4019c0 <errx@plt>
  4023b4:	adrp	x0, 418000 <ferror@plt+0x16580>
  4023b8:	ldr	x27, [x0, #576]
  4023bc:	b	402028 <ferror@plt+0x5a8>
  4023c0:	adrp	x0, 418000 <ferror@plt+0x16580>
  4023c4:	ldr	x0, [x0, #576]
  4023c8:	str	x0, [sp, #120]
  4023cc:	b	402028 <ferror@plt+0x5a8>
  4023d0:	adrp	x0, 418000 <ferror@plt+0x16580>
  4023d4:	ldr	x0, [x0, #576]
  4023d8:	bl	401be0 <ferror@plt+0x160>
  4023dc:	fmov	d8, d0
  4023e0:	mov	w0, #0x1                   	// #1
  4023e4:	str	w0, [sp, #140]
  4023e8:	b	402028 <ferror@plt+0x5a8>
  4023ec:	adrp	x0, 418000 <ferror@plt+0x16580>
  4023f0:	ldr	x19, [x0, #576]
  4023f4:	mov	w2, #0x5                   	// #5
  4023f8:	adrp	x1, 405000 <ferror@plt+0x3580>
  4023fc:	add	x1, x1, #0xfc8
  402400:	mov	x0, #0x0                   	// #0
  402404:	bl	4019b0 <dcgettext@plt>
  402408:	mov	x2, x0
  40240c:	add	x1, sp, #0xd0
  402410:	mov	x0, x19
  402414:	bl	405010 <ferror@plt+0x3590>
  402418:	b	402028 <ferror@plt+0x5a8>
  40241c:	adrp	x0, 418000 <ferror@plt+0x16580>
  402420:	ldr	x19, [x0, #576]
  402424:	mov	x1, x19
  402428:	mov	x0, x25
  40242c:	bl	4018c0 <strcmp@plt>
  402430:	cbz	w0, 402484 <ferror@plt+0xa04>
  402434:	mov	x1, x19
  402438:	adrp	x0, 405000 <ferror@plt+0x3580>
  40243c:	add	x0, x0, #0xff8
  402440:	bl	4018c0 <strcmp@plt>
  402444:	cbz	w0, 402498 <ferror@plt+0xa18>
  402448:	mov	x1, x19
  40244c:	adrp	x0, 406000 <ferror@plt+0x4580>
  402450:	add	x0, x0, #0x0
  402454:	bl	4018c0 <strcmp@plt>
  402458:	cbz	w0, 4024ac <ferror@plt+0xa2c>
  40245c:	mov	x1, x19
  402460:	adrp	x0, 406000 <ferror@plt+0x4580>
  402464:	add	x0, x0, #0x8
  402468:	bl	4018c0 <strcmp@plt>
  40246c:	cbnz	w0, 4024c0 <ferror@plt+0xa40>
  402470:	mov	w2, #0x48                  	// #72
  402474:	mov	x1, #0x6                   	// #6
  402478:	add	x0, sp, #0xc0
  40247c:	bl	401c5c <ferror@plt+0x1dc>
  402480:	b	402028 <ferror@plt+0x5a8>
  402484:	mov	w2, #0x49                  	// #73
  402488:	mov	x1, #0x6                   	// #6
  40248c:	add	x0, sp, #0xc0
  402490:	bl	401c5c <ferror@plt+0x1dc>
  402494:	b	402028 <ferror@plt+0x5a8>
  402498:	mov	w2, #0x4f                  	// #79
  40249c:	mov	x1, #0x6                   	// #6
  4024a0:	add	x0, sp, #0xc0
  4024a4:	bl	401c5c <ferror@plt+0x1dc>
  4024a8:	b	402028 <ferror@plt+0x5a8>
  4024ac:	mov	w2, #0x53                  	// #83
  4024b0:	mov	x1, #0x6                   	// #6
  4024b4:	add	x0, sp, #0xc0
  4024b8:	bl	401c5c <ferror@plt+0x1dc>
  4024bc:	b	402028 <ferror@plt+0x5a8>
  4024c0:	mov	w2, #0x5                   	// #5
  4024c4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4024c8:	add	x1, x1, #0x10
  4024cc:	mov	x0, #0x0                   	// #0
  4024d0:	bl	4019b0 <dcgettext@plt>
  4024d4:	adrp	x1, 418000 <ferror@plt+0x16580>
  4024d8:	ldr	x2, [x1, #576]
  4024dc:	mov	x1, x0
  4024e0:	mov	w0, #0x1                   	// #1
  4024e4:	bl	4019c0 <errx@plt>
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	adrp	x1, 406000 <ferror@plt+0x4580>
  4024f0:	add	x1, x1, #0x30
  4024f4:	mov	x0, #0x0                   	// #0
  4024f8:	bl	4019b0 <dcgettext@plt>
  4024fc:	adrp	x2, 406000 <ferror@plt+0x4580>
  402500:	add	x2, x2, #0x40
  402504:	adrp	x1, 418000 <ferror@plt+0x16580>
  402508:	ldr	x1, [x1, #600]
  40250c:	bl	4019f0 <printf@plt>
  402510:	mov	w0, #0x0                   	// #0
  402514:	bl	4016a0 <exit@plt>
  402518:	adrp	x0, 418000 <ferror@plt+0x16580>
  40251c:	ldr	x19, [x0, #568]
  402520:	mov	w2, #0x5                   	// #5
  402524:	adrp	x1, 406000 <ferror@plt+0x4580>
  402528:	add	x1, x1, #0x440
  40252c:	mov	x0, #0x0                   	// #0
  402530:	bl	4019b0 <dcgettext@plt>
  402534:	adrp	x1, 418000 <ferror@plt+0x16580>
  402538:	ldr	x2, [x1, #600]
  40253c:	mov	x1, x0
  402540:	mov	x0, x19
  402544:	bl	401a40 <fprintf@plt>
  402548:	mov	w0, #0x1                   	// #1
  40254c:	bl	4016a0 <exit@plt>
  402550:	mov	w26, #0x1                   	// #1
  402554:	b	402028 <ferror@plt+0x5a8>
  402558:	adrp	x0, 418000 <ferror@plt+0x16580>
  40255c:	ldr	w0, [x0, #584]
  402560:	sub	w21, w21, w0
  402564:	sbfiz	x1, x0, #3, #32
  402568:	add	x0, x22, w0, sxtw #3
  40256c:	cbz	w24, 402594 <ferror@plt+0xb14>
  402570:	mov	w2, #0x48                  	// #72
  402574:	strb	w2, [sp, #192]
  402578:	strb	wzr, [sp, #193]
  40257c:	cmp	x27, #0x0
  402580:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  402584:	b.gt	4025a0 <ferror@plt+0xb20>
  402588:	eor	w24, w24, #0x1
  40258c:	mov	w1, #0x0                   	// #0
  402590:	b	4025f0 <ferror@plt+0xb70>
  402594:	cmp	x27, #0x0
  402598:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  40259c:	b.le	4025dc <ferror@plt+0xb5c>
  4025a0:	ldr	x27, [x22, x1]
  4025a4:	mov	w1, #0x1                   	// #1
  4025a8:	eor	w2, w24, #0x1
  4025ac:	cmp	x28, #0x0
  4025b0:	csel	w24, w2, wzr, eq  // eq = none
  4025b4:	cbz	w24, 4025e4 <ferror@plt+0xb64>
  4025b8:	ldr	x2, [sp, #120]
  4025bc:	ldr	x3, [sp, #128]
  4025c0:	orr	x2, x2, x3
  4025c4:	cbnz	x2, 4025ec <ferror@plt+0xb6c>
  4025c8:	cmp	w1, w21
  4025cc:	b.ge	4026cc <ferror@plt+0xc4c>  // b.tcont
  4025d0:	ldr	x28, [x0, w1, sxtw #3]
  4025d4:	add	w1, w1, #0x1
  4025d8:	b	4025f0 <ferror@plt+0xb70>
  4025dc:	mov	w1, w24
  4025e0:	b	4025a8 <ferror@plt+0xb28>
  4025e4:	mov	w24, w2
  4025e8:	b	4025f0 <ferror@plt+0xb70>
  4025ec:	mov	x28, #0x0                   	// #0
  4025f0:	ldr	w2, [sp, #140]
  4025f4:	cbnz	w2, 402604 <ferror@plt+0xb84>
  4025f8:	cmp	w1, w21
  4025fc:	b.lt	4026d8 <ferror@plt+0xc58>  // b.tstop
  402600:	fmov	d8, #1.000000000000000000e+00
  402604:	cbz	x27, 4026e8 <ferror@plt+0xc68>
  402608:	ldr	x0, [sp, #120]
  40260c:	orr	x0, x28, x0
  402610:	cbnz	x0, 402728 <ferror@plt+0xca8>
  402614:	ldr	x0, [sp, #128]
  402618:	cmp	x0, #0x0
  40261c:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  402620:	b.ne	402708 <ferror@plt+0xc88>  // b.any
  402624:	bl	402fd8 <ferror@plt+0x1558>
  402628:	mov	x19, x0
  40262c:	mov	x1, x27
  402630:	bl	403108 <ferror@plt+0x1688>
  402634:	cbnz	w0, 40279c <ferror@plt+0xd1c>
  402638:	ldr	x2, [sp, #128]
  40263c:	cbz	x2, 402808 <ferror@plt+0xd88>
  402640:	adrp	x1, 406000 <ferror@plt+0x4580>
  402644:	add	x1, x1, #0x4e0
  402648:	mov	x0, x19
  40264c:	bl	403378 <ferror@plt+0x18f8>
  402650:	cbnz	w0, 4027e4 <ferror@plt+0xd64>
  402654:	ldrsb	w0, [sp, #192]
  402658:	cbz	w0, 402844 <ferror@plt+0xdc4>
  40265c:	ldrsb	w1, [sp, #192]
  402660:	ldrsb	w0, [sp, #193]
  402664:	cmp	w0, #0x0
  402668:	mov	w0, #0x4f                  	// #79
  40266c:	csel	w1, w1, w0, eq  // eq = none
  402670:	mov	x0, x19
  402674:	bl	403050 <ferror@plt+0x15d0>
  402678:	mov	w1, w26
  40267c:	mov	x0, x19
  402680:	bl	403090 <ferror@plt+0x1610>
  402684:	fmov	d0, #1.000000000000000000e+00
  402688:	fcmp	d8, d0
  40268c:	b.ne	402860 <ferror@plt+0xde0>  // b.any
  402690:	ldr	x0, [sp, #208]
  402694:	ldr	x1, [sp, #216]
  402698:	orr	x0, x0, x1
  40269c:	cbz	x0, 4026ac <ferror@plt+0xc2c>
  4026a0:	add	x1, sp, #0xd0
  4026a4:	mov	x0, x19
  4026a8:	bl	4030e4 <ferror@plt+0x1664>
  4026ac:	adrp	x1, 406000 <ferror@plt+0x4580>
  4026b0:	add	x1, x1, #0x5c8
  4026b4:	add	x1, x1, #0x248
  4026b8:	mov	x0, x19
  4026bc:	bl	4030cc <ferror@plt+0x164c>
  4026c0:	adrp	x20, 418000 <ferror@plt+0x16580>
  4026c4:	add	x20, x20, #0x264
  4026c8:	b	4028cc <ferror@plt+0xe4c>
  4026cc:	adrp	x28, 405000 <ferror@plt+0x3580>
  4026d0:	add	x28, x28, #0xf20
  4026d4:	b	4025f0 <ferror@plt+0xb70>
  4026d8:	ldr	x0, [x0, w1, sxtw #3]
  4026dc:	bl	401be0 <ferror@plt+0x160>
  4026e0:	fmov	d8, d0
  4026e4:	b	402604 <ferror@plt+0xb84>
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	adrp	x1, 406000 <ferror@plt+0x4580>
  4026f0:	add	x1, x1, #0x480
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	bl	4019b0 <dcgettext@plt>
  4026fc:	mov	x1, x0
  402700:	mov	w0, #0x1                   	// #1
  402704:	bl	4019c0 <errx@plt>
  402708:	mov	w2, #0x5                   	// #5
  40270c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402710:	add	x1, x1, #0x4a0
  402714:	mov	x0, #0x0                   	// #0
  402718:	bl	4019b0 <dcgettext@plt>
  40271c:	mov	x1, x0
  402720:	mov	w0, #0x1                   	// #1
  402724:	bl	4019c0 <errx@plt>
  402728:	bl	402fd8 <ferror@plt+0x1558>
  40272c:	mov	x19, x0
  402730:	mov	x1, x27
  402734:	bl	403108 <ferror@plt+0x1688>
  402738:	cbnz	w0, 40279c <ferror@plt+0xd1c>
  40273c:	cbz	x28, 402758 <ferror@plt+0xcd8>
  402740:	mov	x2, x28
  402744:	adrp	x1, 406000 <ferror@plt+0x4580>
  402748:	add	x1, x1, #0x4d0
  40274c:	mov	x0, x19
  402750:	bl	403378 <ferror@plt+0x18f8>
  402754:	cbnz	w0, 4027c0 <ferror@plt+0xd40>
  402758:	ldr	x0, [sp, #120]
  40275c:	cbz	x0, 402638 <ferror@plt+0xbb8>
  402760:	mov	x2, x0
  402764:	adrp	x1, 406000 <ferror@plt+0x4580>
  402768:	add	x1, x1, #0x4d8
  40276c:	mov	x0, x19
  402770:	bl	403378 <ferror@plt+0x18f8>
  402774:	cbz	w0, 402638 <ferror@plt+0xbb8>
  402778:	mov	w2, #0x5                   	// #5
  40277c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402780:	add	x1, x1, #0x4c0
  402784:	mov	x0, #0x0                   	// #0
  402788:	bl	4019b0 <dcgettext@plt>
  40278c:	ldr	x2, [sp, #120]
  402790:	mov	x1, x0
  402794:	mov	w0, #0x1                   	// #1
  402798:	bl	401a60 <err@plt>
  40279c:	mov	w2, #0x5                   	// #5
  4027a0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4027a4:	add	x1, x1, #0x4c0
  4027a8:	mov	x0, #0x0                   	// #0
  4027ac:	bl	4019b0 <dcgettext@plt>
  4027b0:	mov	x2, x27
  4027b4:	mov	x1, x0
  4027b8:	mov	w0, #0x1                   	// #1
  4027bc:	bl	401a60 <err@plt>
  4027c0:	mov	w2, #0x5                   	// #5
  4027c4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4027c8:	add	x1, x1, #0x4c0
  4027cc:	mov	x0, #0x0                   	// #0
  4027d0:	bl	4019b0 <dcgettext@plt>
  4027d4:	mov	x2, x28
  4027d8:	mov	x1, x0
  4027dc:	mov	w0, #0x1                   	// #1
  4027e0:	bl	401a60 <err@plt>
  4027e4:	mov	w2, #0x5                   	// #5
  4027e8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4027ec:	add	x1, x1, #0x4c0
  4027f0:	mov	x0, #0x0                   	// #0
  4027f4:	bl	4019b0 <dcgettext@plt>
  4027f8:	ldr	x2, [sp, #128]
  4027fc:	mov	x1, x0
  402800:	mov	w0, #0x1                   	// #1
  402804:	bl	401a60 <err@plt>
  402808:	ldrsb	w0, [sp, #192]
  40280c:	cbnz	w0, 40265c <ferror@plt+0xbdc>
  402810:	ldr	x0, [sp, #128]
  402814:	orr	x28, x28, x0
  402818:	cbnz	x28, 402844 <ferror@plt+0xdc4>
  40281c:	ldr	x0, [sp, #120]
  402820:	cbz	x0, 402858 <ferror@plt+0xdd8>
  402824:	mov	w2, #0x49                  	// #73
  402828:	mov	x1, #0x6                   	// #6
  40282c:	add	x0, sp, #0xc0
  402830:	bl	401c5c <ferror@plt+0x1dc>
  402834:	ldrsb	w1, [sp, #192]
  402838:	cbnz	w1, 402660 <ferror@plt+0xbe0>
  40283c:	mov	w1, #0x4f                  	// #79
  402840:	b	402670 <ferror@plt+0xbf0>
  402844:	mov	w2, #0x4f                  	// #79
  402848:	mov	x1, #0x6                   	// #6
  40284c:	add	x0, sp, #0xc0
  402850:	bl	401c5c <ferror@plt+0x1dc>
  402854:	b	402834 <ferror@plt+0xdb4>
  402858:	mov	w1, #0x4f                  	// #79
  40285c:	b	402670 <ferror@plt+0xbf0>
  402860:	fmov	d0, d8
  402864:	mov	x0, x19
  402868:	bl	4030fc <ferror@plt+0x167c>
  40286c:	b	402690 <ferror@plt+0xc10>
  402870:	adrp	x0, 418000 <ferror@plt+0x16580>
  402874:	ldr	x22, [x0, #568]
  402878:	bl	401760 <getpid@plt>
  40287c:	adrp	x4, 406000 <ferror@plt+0x4580>
  402880:	add	x4, x4, #0x4e8
  402884:	adrp	x3, 406000 <ferror@plt+0x4580>
  402888:	add	x3, x3, #0x4f0
  40288c:	mov	w2, w0
  402890:	adrp	x1, 406000 <ferror@plt+0x4580>
  402894:	add	x1, x1, #0x500
  402898:	mov	x0, x22
  40289c:	bl	401a40 <fprintf@plt>
  4028a0:	ldr	x2, [x21, #8]
  4028a4:	ldr	x1, [x21]
  4028a8:	adrp	x0, 406000 <ferror@plt+0x4580>
  4028ac:	add	x0, x0, #0x510
  4028b0:	bl	401cb0 <ferror@plt+0x230>
  4028b4:	b	402920 <ferror@plt+0xea0>
  4028b8:	mov	w2, #0x1                   	// #1
  4028bc:	ldr	x1, [sp, #200]
  4028c0:	mov	x0, x19
  4028c4:	bl	403c9c <ferror@plt+0x221c>
  4028c8:	cbnz	w0, 402950 <ferror@plt+0xed0>
  4028cc:	add	x2, sp, #0xc8
  4028d0:	add	x1, sp, #0xc0
  4028d4:	mov	x0, x19
  4028d8:	bl	403604 <ferror@plt+0x1b84>
  4028dc:	cbnz	w0, 402950 <ferror@plt+0xed0>
  4028e0:	cbz	w24, 4028b8 <ferror@plt+0xe38>
  4028e4:	ldr	x0, [sp, #200]
  4028e8:	bl	403540 <ferror@plt+0x1ac0>
  4028ec:	mov	x21, x0
  4028f0:	cbz	x0, 4028b8 <ferror@plt+0xe38>
  4028f4:	ldr	x0, [x0]
  4028f8:	cbnz	x0, 402904 <ferror@plt+0xe84>
  4028fc:	ldr	x1, [x21, #8]
  402900:	cbz	x1, 4028b8 <ferror@plt+0xe38>
  402904:	str	x0, [sp, #152]
  402908:	ldr	x0, [x21, #8]
  40290c:	mov	x1, #0x3e8                 	// #1000
  402910:	mul	x0, x0, x1
  402914:	str	x0, [sp, #160]
  402918:	ldr	w0, [x20]
  40291c:	tbnz	w0, #2, 402870 <ferror@plt+0xdf0>
  402920:	add	x1, sp, #0xa8
  402924:	add	x0, sp, #0x98
  402928:	bl	401940 <nanosleep@plt>
  40292c:	cmn	w0, #0x1
  402930:	b.ne	4028b8 <ferror@plt+0xe38>  // b.any
  402934:	bl	401a10 <__errno_location@plt>
  402938:	ldr	w0, [x0]
  40293c:	cmp	w0, #0x4
  402940:	b.ne	4028b8 <ferror@plt+0xe38>  // b.any
  402944:	ldp	x0, x1, [sp, #168]
  402948:	stp	x0, x1, [sp, #152]
  40294c:	b	402920 <ferror@plt+0xea0>
  402950:	ldr	x1, [sp, #200]
  402954:	cmp	x1, #0x0
  402958:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40295c:	b.lt	40297c <ferror@plt+0xefc>  // b.tstop
  402960:	tbnz	w0, #31, 4029ac <ferror@plt+0xf2c>
  402964:	mov	w0, #0xa                   	// #10
  402968:	bl	401a30 <putchar@plt>
  40296c:	mov	x0, x19
  402970:	bl	40300c <ferror@plt+0x158c>
  402974:	mov	w0, #0x0                   	// #0
  402978:	bl	4016a0 <exit@plt>
  40297c:	mov	w2, #0x5                   	// #5
  402980:	adrp	x1, 406000 <ferror@plt+0x4580>
  402984:	add	x1, x1, #0x530
  402988:	mov	x0, #0x0                   	// #0
  40298c:	bl	4019b0 <dcgettext@plt>
  402990:	mov	x19, x0
  402994:	ldr	x0, [sp, #200]
  402998:	bl	403578 <ferror@plt+0x1af8>
  40299c:	mov	x2, x0
  4029a0:	mov	x1, x19
  4029a4:	mov	w0, #0x1                   	// #1
  4029a8:	bl	401a60 <err@plt>
  4029ac:	mov	w2, #0x5                   	// #5
  4029b0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4029b4:	add	x1, x1, #0x548
  4029b8:	mov	x0, #0x0                   	// #0
  4029bc:	bl	4019b0 <dcgettext@plt>
  4029c0:	mov	x20, x0
  4029c4:	mov	x0, x19
  4029c8:	bl	403308 <ferror@plt+0x1888>
  4029cc:	mov	x21, x0
  4029d0:	mov	x0, x19
  4029d4:	bl	403340 <ferror@plt+0x18c0>
  4029d8:	mov	w3, w0
  4029dc:	mov	x2, x21
  4029e0:	mov	x1, x20
  4029e4:	mov	w0, #0x1                   	// #1
  4029e8:	bl	401a60 <err@plt>
  4029ec:	mov	x1, x23
  4029f0:	adrp	x0, 418000 <ferror@plt+0x16580>
  4029f4:	ldr	x0, [x0, #568]
  4029f8:	bl	401a40 <fprintf@plt>
  4029fc:	add	x20, x20, #0x4
  402a00:	cmp	x20, #0x3c
  402a04:	b.eq	401fe4 <ferror@plt+0x564>  // b.none
  402a08:	ldr	w3, [x19, x20]
  402a0c:	cbz	w3, 401fe4 <ferror@plt+0x564>
  402a10:	mov	x2, x21
  402a14:	add	x0, x22, #0x5c8
  402a18:	ldr	w1, [x0, #24]
  402a1c:	cmp	w3, w1
  402a20:	b.eq	4029ec <ferror@plt+0xf6c>  // b.none
  402a24:	ldr	x2, [x0, #32]!
  402a28:	cbnz	x2, 402a18 <ferror@plt+0xf98>
  402a2c:	sub	w0, w3, #0x21
  402a30:	cmp	w0, #0x5d
  402a34:	b.hi	4029fc <ferror@plt+0xf7c>  // b.pmore
  402a38:	mov	w2, w3
  402a3c:	adrp	x1, 405000 <ferror@plt+0x3580>
  402a40:	add	x1, x1, #0xf88
  402a44:	adrp	x0, 418000 <ferror@plt+0x16580>
  402a48:	ldr	x0, [x0, #568]
  402a4c:	bl	401a40 <fprintf@plt>
  402a50:	b	4029fc <ferror@plt+0xf7c>
  402a54:	stp	x29, x30, [sp, #-64]!
  402a58:	mov	x29, sp
  402a5c:	stp	x19, x20, [sp, #16]
  402a60:	stp	x21, x22, [sp, #32]
  402a64:	str	x23, [sp, #48]
  402a68:	cbz	x0, 402ae8 <ferror@plt+0x1068>
  402a6c:	mov	x19, x0
  402a70:	mov	x21, x1
  402a74:	mov	x22, x2
  402a78:	mov	x23, x3
  402a7c:	cbz	x1, 402b08 <ferror@plt+0x1088>
  402a80:	cbz	x2, 402b28 <ferror@plt+0x10a8>
  402a84:	ldr	x20, [x0, #8]
  402a88:	add	x20, x20, #0x1
  402a8c:	lsl	x20, x20, #5
  402a90:	mov	x1, x20
  402a94:	ldr	x0, [x0]
  402a98:	bl	401820 <realloc@plt>
  402a9c:	mov	x4, x0
  402aa0:	cmp	x0, #0x0
  402aa4:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  402aa8:	b.ne	402b48 <ferror@plt+0x10c8>  // b.any
  402aac:	str	x0, [x19]
  402ab0:	ldr	x1, [x19, #8]
  402ab4:	lsl	x2, x1, #5
  402ab8:	add	x0, x0, x2
  402abc:	add	x1, x1, #0x1
  402ac0:	str	x1, [x19, #8]
  402ac4:	str	xzr, [x0, #24]
  402ac8:	str	x22, [x0, #8]
  402acc:	str	x21, [x4, x2]
  402ad0:	str	x23, [x0, #16]
  402ad4:	ldp	x19, x20, [sp, #16]
  402ad8:	ldp	x21, x22, [sp, #32]
  402adc:	ldr	x23, [sp, #48]
  402ae0:	ldp	x29, x30, [sp], #64
  402ae4:	ret
  402ae8:	adrp	x3, 406000 <ferror@plt+0x4580>
  402aec:	add	x3, x3, #0xc88
  402af0:	mov	w2, #0xa4                  	// #164
  402af4:	adrp	x1, 406000 <ferror@plt+0x4580>
  402af8:	add	x1, x1, #0x820
  402afc:	adrp	x0, 406000 <ferror@plt+0x4580>
  402b00:	add	x0, x0, #0x840
  402b04:	bl	401a00 <__assert_fail@plt>
  402b08:	adrp	x3, 406000 <ferror@plt+0x4580>
  402b0c:	add	x3, x3, #0xc88
  402b10:	mov	w2, #0xa5                  	// #165
  402b14:	adrp	x1, 406000 <ferror@plt+0x4580>
  402b18:	add	x1, x1, #0x820
  402b1c:	adrp	x0, 406000 <ferror@plt+0x4580>
  402b20:	add	x0, x0, #0x848
  402b24:	bl	401a00 <__assert_fail@plt>
  402b28:	adrp	x3, 406000 <ferror@plt+0x4580>
  402b2c:	add	x3, x3, #0xc88
  402b30:	mov	w2, #0xa6                  	// #166
  402b34:	adrp	x1, 406000 <ferror@plt+0x4580>
  402b38:	add	x1, x1, #0x820
  402b3c:	adrp	x0, 406000 <ferror@plt+0x4580>
  402b40:	add	x0, x0, #0x850
  402b44:	bl	401a00 <__assert_fail@plt>
  402b48:	mov	x2, x20
  402b4c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402b50:	add	x1, x1, #0x860
  402b54:	mov	w0, #0x1                   	// #1
  402b58:	bl	401a60 <err@plt>
  402b5c:	stp	x29, x30, [sp, #-288]!
  402b60:	mov	x29, sp
  402b64:	str	x19, [sp, #16]
  402b68:	str	x1, [sp, #232]
  402b6c:	str	x2, [sp, #240]
  402b70:	str	x3, [sp, #248]
  402b74:	str	x4, [sp, #256]
  402b78:	str	x5, [sp, #264]
  402b7c:	str	x6, [sp, #272]
  402b80:	str	x7, [sp, #280]
  402b84:	str	q0, [sp, #96]
  402b88:	str	q1, [sp, #112]
  402b8c:	str	q2, [sp, #128]
  402b90:	str	q3, [sp, #144]
  402b94:	str	q4, [sp, #160]
  402b98:	str	q5, [sp, #176]
  402b9c:	str	q6, [sp, #192]
  402ba0:	str	q7, [sp, #208]
  402ba4:	add	x1, sp, #0x120
  402ba8:	str	x1, [sp, #64]
  402bac:	str	x1, [sp, #72]
  402bb0:	add	x1, sp, #0xe0
  402bb4:	str	x1, [sp, #80]
  402bb8:	mov	w1, #0xffffffc8            	// #-56
  402bbc:	str	w1, [sp, #88]
  402bc0:	mov	w1, #0xffffff80            	// #-128
  402bc4:	str	w1, [sp, #92]
  402bc8:	ldp	x2, x3, [sp, #64]
  402bcc:	stp	x2, x3, [sp, #32]
  402bd0:	ldp	x2, x3, [sp, #80]
  402bd4:	stp	x2, x3, [sp, #48]
  402bd8:	adrp	x19, 418000 <ferror@plt+0x16580>
  402bdc:	add	x2, sp, #0x20
  402be0:	mov	x1, x0
  402be4:	ldr	x0, [x19, #568]
  402be8:	bl	4019e0 <vfprintf@plt>
  402bec:	ldr	x1, [x19, #568]
  402bf0:	mov	w0, #0xa                   	// #10
  402bf4:	bl	401710 <fputc@plt>
  402bf8:	ldr	x19, [sp, #16]
  402bfc:	ldp	x29, x30, [sp], #288
  402c00:	ret
  402c04:	mov	x12, #0x2050                	// #8272
  402c08:	sub	sp, sp, x12
  402c0c:	stp	x29, x30, [sp]
  402c10:	mov	x29, sp
  402c14:	stp	x19, x20, [sp, #16]
  402c18:	stp	x21, x22, [sp, #32]
  402c1c:	mov	x19, x0
  402c20:	mov	x20, x1
  402c24:	sxtb	w2, w2
  402c28:	cmp	w2, #0x4f
  402c2c:	b.eq	402c48 <ferror@plt+0x11c8>  // b.none
  402c30:	b.gt	402cb0 <ferror@plt+0x1230>
  402c34:	cmp	w2, #0x48
  402c38:	b.eq	402cbc <ferror@plt+0x123c>  // b.none
  402c3c:	mov	w21, #0x0                   	// #0
  402c40:	cmp	w2, #0x49
  402c44:	b.ne	402c88 <ferror@plt+0x1208>  // b.any
  402c48:	add	x5, sp, #0x2, lsl #12
  402c4c:	add	x5, x5, #0x4f
  402c50:	add	x4, x19, #0x8
  402c54:	add	x3, x19, #0x28
  402c58:	add	x2, x19, #0x20
  402c5c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402c60:	add	x1, x1, #0x880
  402c64:	mov	x0, x20
  402c68:	bl	401790 <__isoc99_fscanf@plt>
  402c6c:	cmp	w0, #0x4
  402c70:	b.ne	402e84 <ferror@plt+0x1404>  // b.any
  402c74:	add	x0, sp, #0x2, lsl #12
  402c78:	ldrsb	w0, [x0, #79]
  402c7c:	cmp	w0, #0xa
  402c80:	mov	w21, #0xffffffea            	// #-22
  402c84:	csel	w21, w21, wzr, ne  // ne = any
  402c88:	adrp	x0, 418000 <ferror@plt+0x16580>
  402c8c:	ldr	w0, [x0, #612]
  402c90:	tbnz	w0, #2, 402e8c <ferror@plt+0x140c>
  402c94:	mov	w0, w21
  402c98:	ldp	x19, x20, [sp, #16]
  402c9c:	ldp	x21, x22, [sp, #32]
  402ca0:	ldp	x29, x30, [sp]
  402ca4:	mov	x12, #0x2050                	// #8272
  402ca8:	add	sp, sp, x12
  402cac:	ret
  402cb0:	mov	w21, #0x0                   	// #0
  402cb4:	cmp	w2, #0x53
  402cb8:	b.ne	402c88 <ferror@plt+0x1208>  // b.any
  402cbc:	add	x3, x19, #0x28
  402cc0:	add	x2, x19, #0x20
  402cc4:	adrp	x1, 406000 <ferror@plt+0x4580>
  402cc8:	add	x1, x1, #0x898
  402ccc:	mov	x0, x20
  402cd0:	bl	401790 <__isoc99_fscanf@plt>
  402cd4:	mov	w21, w0
  402cd8:	cmp	w0, #0x2
  402cdc:	b.ne	402c88 <ferror@plt+0x1208>  // b.any
  402ce0:	add	x2, sp, #0x48
  402ce4:	adrp	x1, 406000 <ferror@plt+0x4580>
  402ce8:	add	x1, x1, #0x8a8
  402cec:	mov	x0, x20
  402cf0:	bl	401790 <__isoc99_fscanf@plt>
  402cf4:	mov	w21, w0
  402cf8:	cmp	w0, #0x1
  402cfc:	b.ne	402c88 <ferror@plt+0x1208>  // b.any
  402d00:	ldr	x21, [x19, #16]
  402d04:	cbz	x21, 402d48 <ferror@plt+0x12c8>
  402d08:	str	x23, [sp, #48]
  402d0c:	mov	x0, x21
  402d10:	bl	401680 <strlen@plt>
  402d14:	mov	x23, x0
  402d18:	add	x0, sp, #0x48
  402d1c:	bl	401680 <strlen@plt>
  402d20:	mov	x22, x0
  402d24:	cmp	x23, x0
  402d28:	b.cc	402d88 <ferror@plt+0x1308>  // b.lo, b.ul, b.last
  402d2c:	add	x2, x22, #0x1
  402d30:	add	x1, sp, #0x48
  402d34:	mov	x0, x21
  402d38:	bl	401650 <memcpy@plt>
  402d3c:	str	x21, [x19, #16]
  402d40:	ldr	x23, [sp, #48]
  402d44:	b	402d58 <ferror@plt+0x12d8>
  402d48:	add	x0, sp, #0x48
  402d4c:	bl	401830 <strdup@plt>
  402d50:	str	x0, [x19, #16]
  402d54:	cbz	x0, 402d80 <ferror@plt+0x1300>
  402d58:	mov	x2, x20
  402d5c:	mov	w1, #0x2000                	// #8192
  402d60:	add	x0, sp, #0x48
  402d64:	bl	401a50 <fgets@plt>
  402d68:	cbz	x0, 402dbc <ferror@plt+0x133c>
  402d6c:	ldrsb	w1, [sp, #72]
  402d70:	cbz	w1, 402e7c <ferror@plt+0x13fc>
  402d74:	add	x2, sp, #0x48
  402d78:	mov	x0, x2
  402d7c:	b	402dd8 <ferror@plt+0x1358>
  402d80:	str	x23, [sp, #48]
  402d84:	b	402da0 <ferror@plt+0x1320>
  402d88:	add	x1, x0, #0x1
  402d8c:	mov	x0, x21
  402d90:	bl	401820 <realloc@plt>
  402d94:	mov	x21, x0
  402d98:	cbnz	x0, 402d2c <ferror@plt+0x12ac>
  402d9c:	str	xzr, [x19, #16]
  402da0:	mov	w3, #0x14f                 	// #335
  402da4:	adrp	x2, 406000 <ferror@plt+0x4580>
  402da8:	add	x2, x2, #0x820
  402dac:	adrp	x1, 406000 <ferror@plt+0x4580>
  402db0:	add	x1, x1, #0x8b0
  402db4:	mov	w0, #0x1                   	// #1
  402db8:	bl	401a60 <err@plt>
  402dbc:	bl	401a10 <__errno_location@plt>
  402dc0:	ldr	w21, [x0]
  402dc4:	neg	w21, w21
  402dc8:	b	402c88 <ferror@plt+0x1208>
  402dcc:	strb	w1, [x0], #1
  402dd0:	ldrsb	w1, [x2, #1]!
  402dd4:	cbz	w1, 402de4 <ferror@plt+0x1364>
  402dd8:	cmp	w1, #0xa
  402ddc:	b.ne	402dcc <ferror@plt+0x134c>  // b.any
  402de0:	b	402dd0 <ferror@plt+0x1350>
  402de4:	strb	wzr, [x0]
  402de8:	ldr	x20, [x19, #24]
  402dec:	cbz	x20, 402e2c <ferror@plt+0x13ac>
  402df0:	mov	x0, x20
  402df4:	bl	401680 <strlen@plt>
  402df8:	mov	x22, x0
  402dfc:	add	x0, sp, #0x48
  402e00:	bl	401680 <strlen@plt>
  402e04:	mov	x21, x0
  402e08:	cmp	x22, x0
  402e0c:	b.cc	402e44 <ferror@plt+0x13c4>  // b.lo, b.ul, b.last
  402e10:	add	x2, x21, #0x1
  402e14:	add	x1, sp, #0x48
  402e18:	mov	x0, x20
  402e1c:	bl	401650 <memcpy@plt>
  402e20:	str	x20, [x19, #24]
  402e24:	mov	w21, #0x0                   	// #0
  402e28:	b	402c88 <ferror@plt+0x1208>
  402e2c:	add	x0, sp, #0x48
  402e30:	bl	401830 <strdup@plt>
  402e34:	str	x0, [x19, #24]
  402e38:	cbz	x0, 402e5c <ferror@plt+0x13dc>
  402e3c:	mov	w21, #0x0                   	// #0
  402e40:	b	402c88 <ferror@plt+0x1208>
  402e44:	add	x1, x0, #0x1
  402e48:	mov	x0, x20
  402e4c:	bl	401820 <realloc@plt>
  402e50:	mov	x20, x0
  402e54:	cbnz	x0, 402e10 <ferror@plt+0x1390>
  402e58:	str	xzr, [x19, #24]
  402e5c:	str	x23, [sp, #48]
  402e60:	mov	w3, #0x159                 	// #345
  402e64:	adrp	x2, 406000 <ferror@plt+0x4580>
  402e68:	add	x2, x2, #0x820
  402e6c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402e70:	add	x1, x1, #0x8b0
  402e74:	mov	w0, #0x1                   	// #1
  402e78:	bl	401a60 <err@plt>
  402e7c:	mov	w21, #0x0                   	// #0
  402e80:	b	402c88 <ferror@plt+0x1208>
  402e84:	mov	w21, #0xffffffea            	// #-22
  402e88:	b	402c88 <ferror@plt+0x1208>
  402e8c:	adrp	x0, 418000 <ferror@plt+0x16580>
  402e90:	ldr	x19, [x0, #568]
  402e94:	bl	401760 <getpid@plt>
  402e98:	adrp	x4, 406000 <ferror@plt+0x4580>
  402e9c:	add	x4, x4, #0x4e8
  402ea0:	adrp	x3, 406000 <ferror@plt+0x4580>
  402ea4:	add	x3, x3, #0x4f0
  402ea8:	mov	w2, w0
  402eac:	adrp	x1, 406000 <ferror@plt+0x4580>
  402eb0:	add	x1, x1, #0x500
  402eb4:	mov	x0, x19
  402eb8:	bl	401a40 <fprintf@plt>
  402ebc:	mov	w1, w21
  402ec0:	adrp	x0, 406000 <ferror@plt+0x4580>
  402ec4:	add	x0, x0, #0x8d0
  402ec8:	bl	402b5c <ferror@plt+0x10dc>
  402ecc:	b	402c94 <ferror@plt+0x1214>
  402ed0:	stp	x29, x30, [sp, #-48]!
  402ed4:	mov	x29, sp
  402ed8:	adrp	x0, 406000 <ferror@plt+0x4580>
  402edc:	add	x0, x0, #0x8f0
  402ee0:	bl	401a20 <getenv@plt>
  402ee4:	adrp	x1, 418000 <ferror@plt+0x16580>
  402ee8:	ldr	w1, [x1, #612]
  402eec:	tbnz	w1, #1, 402f34 <ferror@plt+0x14b4>
  402ef0:	cbz	x0, 402f58 <ferror@plt+0x14d8>
  402ef4:	str	x19, [sp, #16]
  402ef8:	mov	w2, #0x0                   	// #0
  402efc:	add	x1, sp, #0x28
  402f00:	bl	401670 <strtoul@plt>
  402f04:	mov	w19, w0
  402f08:	ldr	x0, [sp, #40]
  402f0c:	cbz	x0, 402f28 <ferror@plt+0x14a8>
  402f10:	adrp	x1, 406000 <ferror@plt+0x4580>
  402f14:	add	x1, x1, #0x908
  402f18:	bl	4018c0 <strcmp@plt>
  402f1c:	cmp	w0, #0x0
  402f20:	mov	w0, #0xffff                	// #65535
  402f24:	csel	w19, w19, w0, ne  // ne = any
  402f28:	adrp	x0, 418000 <ferror@plt+0x16580>
  402f2c:	str	w19, [x0, #612]
  402f30:	ldr	x19, [sp, #16]
  402f34:	adrp	x0, 418000 <ferror@plt+0x16580>
  402f38:	ldr	w0, [x0, #612]
  402f3c:	cbnz	w0, 402f64 <ferror@plt+0x14e4>
  402f40:	adrp	x1, 418000 <ferror@plt+0x16580>
  402f44:	ldr	w0, [x1, #612]
  402f48:	orr	w0, w0, #0x2
  402f4c:	str	w0, [x1, #612]
  402f50:	ldp	x29, x30, [sp], #48
  402f54:	ret
  402f58:	adrp	x0, 418000 <ferror@plt+0x16580>
  402f5c:	str	wzr, [x0, #612]
  402f60:	b	402f40 <ferror@plt+0x14c0>
  402f64:	str	x19, [sp, #16]
  402f68:	bl	4016f0 <getuid@plt>
  402f6c:	mov	w19, w0
  402f70:	bl	4016e0 <geteuid@plt>
  402f74:	cmp	w19, w0
  402f78:	b.eq	402fbc <ferror@plt+0x153c>  // b.none
  402f7c:	adrp	x1, 418000 <ferror@plt+0x16580>
  402f80:	ldr	w0, [x1, #612]
  402f84:	orr	w0, w0, #0x1000000
  402f88:	str	w0, [x1, #612]
  402f8c:	adrp	x0, 418000 <ferror@plt+0x16580>
  402f90:	ldr	x19, [x0, #568]
  402f94:	bl	401760 <getpid@plt>
  402f98:	adrp	x3, 406000 <ferror@plt+0x4580>
  402f9c:	add	x3, x3, #0x4f0
  402fa0:	mov	w2, w0
  402fa4:	adrp	x1, 406000 <ferror@plt+0x4580>
  402fa8:	add	x1, x1, #0x910
  402fac:	mov	x0, x19
  402fb0:	bl	401a40 <fprintf@plt>
  402fb4:	ldr	x19, [sp, #16]
  402fb8:	b	402f40 <ferror@plt+0x14c0>
  402fbc:	bl	401930 <getgid@plt>
  402fc0:	mov	w19, w0
  402fc4:	bl	4016c0 <getegid@plt>
  402fc8:	cmp	w19, w0
  402fcc:	b.ne	402f7c <ferror@plt+0x14fc>  // b.any
  402fd0:	ldr	x19, [sp, #16]
  402fd4:	b	402f40 <ferror@plt+0x14c0>
  402fd8:	stp	x29, x30, [sp, #-16]!
  402fdc:	mov	x29, sp
  402fe0:	mov	x1, #0x90                  	// #144
  402fe4:	mov	x0, #0x1                   	// #1
  402fe8:	bl	401800 <calloc@plt>
  402fec:	cbnz	x0, 403004 <ferror@plt+0x1584>
  402ff0:	mov	x2, #0x90                  	// #144
  402ff4:	adrp	x1, 406000 <ferror@plt+0x4580>
  402ff8:	add	x1, x1, #0x860
  402ffc:	mov	w0, #0x1                   	// #1
  403000:	bl	401a60 <err@plt>
  403004:	ldp	x29, x30, [sp], #16
  403008:	ret
  40300c:	cbz	x0, 40304c <ferror@plt+0x15cc>
  403010:	stp	x29, x30, [sp, #-32]!
  403014:	mov	x29, sp
  403018:	str	x19, [sp, #16]
  40301c:	mov	x19, x0
  403020:	ldr	x0, [x0]
  403024:	bl	401910 <free@plt>
  403028:	ldr	x0, [x19, #32]
  40302c:	bl	401910 <free@plt>
  403030:	ldr	x0, [x19, #40]
  403034:	bl	401910 <free@plt>
  403038:	mov	x0, x19
  40303c:	bl	401910 <free@plt>
  403040:	ldr	x19, [sp, #16]
  403044:	ldp	x29, x30, [sp], #32
  403048:	ret
  40304c:	ret
  403050:	cbz	x0, 403064 <ferror@plt+0x15e4>
  403054:	sxtb	w1, w1
  403058:	strb	w1, [x0, #136]
  40305c:	mov	w0, #0x0                   	// #0
  403060:	ret
  403064:	stp	x29, x30, [sp, #-16]!
  403068:	mov	x29, sp
  40306c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403070:	add	x3, x3, #0xc88
  403074:	add	x3, x3, #0x10
  403078:	mov	w2, #0x7b                  	// #123
  40307c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403080:	add	x1, x1, #0x820
  403084:	adrp	x0, 406000 <ferror@plt+0x4580>
  403088:	add	x0, x0, #0x840
  40308c:	bl	401a00 <__assert_fail@plt>
  403090:	cbz	x0, 4030a0 <ferror@plt+0x1620>
  403094:	str	w1, [x0, #140]
  403098:	mov	w0, #0x0                   	// #0
  40309c:	ret
  4030a0:	stp	x29, x30, [sp, #-16]!
  4030a4:	mov	x29, sp
  4030a8:	adrp	x3, 406000 <ferror@plt+0x4580>
  4030ac:	add	x3, x3, #0xc88
  4030b0:	add	x3, x3, #0x28
  4030b4:	mov	w2, #0x83                  	// #131
  4030b8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4030bc:	add	x1, x1, #0x820
  4030c0:	adrp	x0, 406000 <ferror@plt+0x4580>
  4030c4:	add	x0, x0, #0x840
  4030c8:	bl	401a00 <__assert_fail@plt>
  4030cc:	ldr	x2, [x1]
  4030d0:	str	x2, [x0, #112]
  4030d4:	ldr	x1, [x1, #8]
  4030d8:	str	x1, [x0, #120]
  4030dc:	mov	w0, #0x0                   	// #0
  4030e0:	ret
  4030e4:	ldr	x2, [x1]
  4030e8:	str	x2, [x0, #96]
  4030ec:	ldr	x1, [x1, #8]
  4030f0:	str	x1, [x0, #104]
  4030f4:	mov	w0, #0x0                   	// #0
  4030f8:	ret
  4030fc:	str	d0, [x0, #128]
  403100:	mov	w0, #0x0                   	// #0
  403104:	ret
  403108:	stp	x29, x30, [sp, #-48]!
  40310c:	mov	x29, sp
  403110:	stp	x19, x20, [sp, #16]
  403114:	str	x21, [sp, #32]
  403118:	cbz	x0, 4031ac <ferror@plt+0x172c>
  40311c:	mov	x19, x0
  403120:	mov	x20, x1
  403124:	cbz	x1, 4031d0 <ferror@plt+0x1750>
  403128:	str	x1, [x0, #80]
  40312c:	str	wzr, [x0, #92]
  403130:	adrp	x1, 406000 <ferror@plt+0x4580>
  403134:	add	x1, x1, #0x950
  403138:	mov	x0, x20
  40313c:	bl	401770 <fopen@plt>
  403140:	str	x0, [x19, #72]
  403144:	cbz	x0, 4031f4 <ferror@plt+0x1774>
  403148:	bl	4017e0 <fgetc@plt>
  40314c:	mov	w21, w0
  403150:	cmn	w0, #0x1
  403154:	b.eq	403208 <ferror@plt+0x1788>  // b.none
  403158:	bl	4018e0 <__ctype_b_loc@plt>
  40315c:	ldr	x0, [x0]
  403160:	ldrh	w0, [x0, w21, sxtw #1]
  403164:	eor	x0, x0, #0x800
  403168:	ubfx	x0, x0, #11, #1
  40316c:	str	w0, [x19, #88]
  403170:	ldr	x1, [x19, #72]
  403174:	mov	w0, w21
  403178:	bl	401920 <ungetc@plt>
  40317c:	ldr	w0, [x19, #88]
  403180:	cmp	w0, #0x1
  403184:	b.eq	403238 <ferror@plt+0x17b8>  // b.none
  403188:	mov	w21, #0x0                   	// #0
  40318c:	adrp	x0, 418000 <ferror@plt+0x16580>
  403190:	ldr	w0, [x0, #612]
  403194:	tbnz	w0, #2, 4032c0 <ferror@plt+0x1840>
  403198:	mov	w0, w21
  40319c:	ldp	x19, x20, [sp, #16]
  4031a0:	ldr	x21, [sp, #32]
  4031a4:	ldp	x29, x30, [sp], #48
  4031a8:	ret
  4031ac:	adrp	x3, 406000 <ferror@plt+0x4580>
  4031b0:	add	x3, x3, #0xc88
  4031b4:	add	x3, x3, #0x40
  4031b8:	mov	w2, #0xb8                  	// #184
  4031bc:	adrp	x1, 406000 <ferror@plt+0x4580>
  4031c0:	add	x1, x1, #0x820
  4031c4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4031c8:	add	x0, x0, #0x840
  4031cc:	bl	401a00 <__assert_fail@plt>
  4031d0:	adrp	x3, 406000 <ferror@plt+0x4580>
  4031d4:	add	x3, x3, #0xc88
  4031d8:	add	x3, x3, #0x40
  4031dc:	mov	w2, #0xb9                  	// #185
  4031e0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4031e4:	add	x1, x1, #0x820
  4031e8:	adrp	x0, 406000 <ferror@plt+0x4580>
  4031ec:	add	x0, x0, #0x850
  4031f0:	bl	401a00 <__assert_fail@plt>
  4031f4:	bl	401a10 <__errno_location@plt>
  4031f8:	ldr	w0, [x0]
  4031fc:	neg	w21, w0
  403200:	cbz	w0, 40317c <ferror@plt+0x16fc>
  403204:	b	40318c <ferror@plt+0x170c>
  403208:	ldr	x0, [x19, #72]
  40320c:	bl	401a80 <ferror@plt>
  403210:	cbz	w0, 40317c <ferror@plt+0x16fc>
  403214:	bl	401a10 <__errno_location@plt>
  403218:	ldr	w0, [x0]
  40321c:	neg	w21, w0
  403220:	cbz	w0, 40317c <ferror@plt+0x16fc>
  403224:	ldr	x0, [x19, #72]
  403228:	cbz	x0, 40318c <ferror@plt+0x170c>
  40322c:	bl	401750 <fclose@plt>
  403230:	str	xzr, [x19, #72]
  403234:	b	40318c <ferror@plt+0x170c>
  403238:	ldr	x3, [x19, #72]
  40323c:	mov	x2, x20
  403240:	adrp	x1, 406000 <ferror@plt+0x4580>
  403244:	add	x1, x1, #0x958
  403248:	mov	x0, x19
  40324c:	bl	402a54 <ferror@plt+0xfd4>
  403250:	cbz	x0, 4032b8 <ferror@plt+0x1838>
  403254:	ldrb	w1, [x0, #24]
  403258:	orr	w1, w1, #0x1
  40325c:	strb	w1, [x0, #24]
  403260:	adrp	x0, 418000 <ferror@plt+0x16580>
  403264:	ldr	w0, [x0, #612]
  403268:	and	w21, w0, #0x8
  40326c:	tbz	w0, #3, 40318c <ferror@plt+0x170c>
  403270:	adrp	x0, 418000 <ferror@plt+0x16580>
  403274:	ldr	x19, [x0, #568]
  403278:	bl	401760 <getpid@plt>
  40327c:	adrp	x4, 406000 <ferror@plt+0x4580>
  403280:	add	x4, x4, #0x960
  403284:	adrp	x3, 406000 <ferror@plt+0x4580>
  403288:	add	x3, x3, #0x4f0
  40328c:	mov	w2, w0
  403290:	adrp	x1, 406000 <ferror@plt+0x4580>
  403294:	add	x1, x1, #0x500
  403298:	mov	x0, x19
  40329c:	bl	401a40 <fprintf@plt>
  4032a0:	mov	x1, x20
  4032a4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4032a8:	add	x0, x0, #0x968
  4032ac:	bl	402b5c <ferror@plt+0x10dc>
  4032b0:	mov	w21, #0x0                   	// #0
  4032b4:	b	40318c <ferror@plt+0x170c>
  4032b8:	mov	w21, #0xfffffff4            	// #-12
  4032bc:	b	40318c <ferror@plt+0x170c>
  4032c0:	adrp	x0, 418000 <ferror@plt+0x16580>
  4032c4:	ldr	x19, [x0, #568]
  4032c8:	bl	401760 <getpid@plt>
  4032cc:	adrp	x4, 406000 <ferror@plt+0x4580>
  4032d0:	add	x4, x4, #0x4e8
  4032d4:	adrp	x3, 406000 <ferror@plt+0x4580>
  4032d8:	add	x3, x3, #0x4f0
  4032dc:	mov	w2, w0
  4032e0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4032e4:	add	x1, x1, #0x500
  4032e8:	mov	x0, x19
  4032ec:	bl	401a40 <fprintf@plt>
  4032f0:	mov	w2, w21
  4032f4:	mov	x1, x20
  4032f8:	adrp	x0, 406000 <ferror@plt+0x4580>
  4032fc:	add	x0, x0, #0x990
  403300:	bl	402b5c <ferror@plt+0x10dc>
  403304:	b	403198 <ferror@plt+0x1718>
  403308:	cbz	x0, 403314 <ferror@plt+0x1894>
  40330c:	ldr	x0, [x0, #80]
  403310:	ret
  403314:	stp	x29, x30, [sp, #-16]!
  403318:	mov	x29, sp
  40331c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403320:	add	x3, x3, #0xc88
  403324:	add	x3, x3, #0x58
  403328:	mov	w2, #0xe5                  	// #229
  40332c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403330:	add	x1, x1, #0x820
  403334:	adrp	x0, 406000 <ferror@plt+0x4580>
  403338:	add	x0, x0, #0x9b0
  40333c:	bl	401a00 <__assert_fail@plt>
  403340:	cbz	x0, 40334c <ferror@plt+0x18cc>
  403344:	ldr	w0, [x0, #92]
  403348:	ret
  40334c:	stp	x29, x30, [sp, #-16]!
  403350:	mov	x29, sp
  403354:	adrp	x3, 406000 <ferror@plt+0x4580>
  403358:	add	x3, x3, #0xc88
  40335c:	add	x3, x3, #0x70
  403360:	mov	w2, #0xeb                  	// #235
  403364:	adrp	x1, 406000 <ferror@plt+0x4580>
  403368:	add	x1, x1, #0x820
  40336c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403370:	add	x0, x0, #0x9b0
  403374:	bl	401a00 <__assert_fail@plt>
  403378:	stp	x29, x30, [sp, #-64]!
  40337c:	mov	x29, sp
  403380:	stp	x19, x20, [sp, #16]
  403384:	stp	x21, x22, [sp, #32]
  403388:	str	x23, [sp, #48]
  40338c:	cbz	x0, 403404 <ferror@plt+0x1984>
  403390:	mov	x23, x0
  403394:	mov	x22, x1
  403398:	mov	x21, x2
  40339c:	cbz	x1, 403428 <ferror@plt+0x19a8>
  4033a0:	cbz	x2, 40344c <ferror@plt+0x19cc>
  4033a4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4033a8:	add	x1, x1, #0x950
  4033ac:	mov	x0, x2
  4033b0:	bl	401770 <fopen@plt>
  4033b4:	mov	x19, x0
  4033b8:	cbz	x0, 403470 <ferror@plt+0x19f0>
  4033bc:	mov	x0, x19
  4033c0:	bl	4017e0 <fgetc@plt>
  4033c4:	cmp	w0, #0xa
  4033c8:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4033cc:	b.ne	4033bc <ferror@plt+0x193c>  // b.any
  4033d0:	mov	x0, x19
  4033d4:	bl	401a80 <ferror@plt>
  4033d8:	cbnz	w0, 4034a4 <ferror@plt+0x1a24>
  4033dc:	adrp	x0, 418000 <ferror@plt+0x16580>
  4033e0:	ldr	w0, [x0, #612]
  4033e4:	tbnz	w0, #3, 4034b4 <ferror@plt+0x1a34>
  4033e8:	mov	x3, x19
  4033ec:	mov	x2, x21
  4033f0:	mov	x1, x22
  4033f4:	mov	x0, x23
  4033f8:	bl	402a54 <ferror@plt+0xfd4>
  4033fc:	mov	w20, #0x0                   	// #0
  403400:	b	403480 <ferror@plt+0x1a00>
  403404:	adrp	x3, 406000 <ferror@plt+0x4580>
  403408:	add	x3, x3, #0xc88
  40340c:	add	x3, x3, #0x88
  403410:	mov	w2, #0xf5                  	// #245
  403414:	adrp	x1, 406000 <ferror@plt+0x4580>
  403418:	add	x1, x1, #0x820
  40341c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403420:	add	x0, x0, #0x840
  403424:	bl	401a00 <__assert_fail@plt>
  403428:	adrp	x3, 406000 <ferror@plt+0x4580>
  40342c:	add	x3, x3, #0xc88
  403430:	add	x3, x3, #0x88
  403434:	mov	w2, #0xf6                  	// #246
  403438:	adrp	x1, 406000 <ferror@plt+0x4580>
  40343c:	add	x1, x1, #0x820
  403440:	adrp	x0, 406000 <ferror@plt+0x4580>
  403444:	add	x0, x0, #0x848
  403448:	bl	401a00 <__assert_fail@plt>
  40344c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403450:	add	x3, x3, #0xc88
  403454:	add	x3, x3, #0x88
  403458:	mov	w2, #0xf7                  	// #247
  40345c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403460:	add	x1, x1, #0x820
  403464:	adrp	x0, 406000 <ferror@plt+0x4580>
  403468:	add	x0, x0, #0x850
  40346c:	bl	401a00 <__assert_fail@plt>
  403470:	bl	401a10 <__errno_location@plt>
  403474:	ldr	w20, [x0]
  403478:	neg	w20, w20
  40347c:	cbz	w20, 4033e8 <ferror@plt+0x1968>
  403480:	adrp	x0, 418000 <ferror@plt+0x16580>
  403484:	ldr	w0, [x0, #612]
  403488:	tbnz	w0, #3, 4034f4 <ferror@plt+0x1a74>
  40348c:	mov	w0, w20
  403490:	ldp	x19, x20, [sp, #16]
  403494:	ldp	x21, x22, [sp, #32]
  403498:	ldr	x23, [sp, #48]
  40349c:	ldp	x29, x30, [sp], #64
  4034a0:	ret
  4034a4:	bl	401a10 <__errno_location@plt>
  4034a8:	ldr	w20, [x0]
  4034ac:	neg	w20, w20
  4034b0:	b	40347c <ferror@plt+0x19fc>
  4034b4:	adrp	x0, 418000 <ferror@plt+0x16580>
  4034b8:	ldr	x20, [x0, #568]
  4034bc:	bl	401760 <getpid@plt>
  4034c0:	adrp	x4, 406000 <ferror@plt+0x4580>
  4034c4:	add	x4, x4, #0x960
  4034c8:	adrp	x3, 406000 <ferror@plt+0x4580>
  4034cc:	add	x3, x3, #0x4f0
  4034d0:	mov	w2, w0
  4034d4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4034d8:	add	x1, x1, #0x500
  4034dc:	mov	x0, x20
  4034e0:	bl	401a40 <fprintf@plt>
  4034e4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4034e8:	add	x0, x0, #0x9b8
  4034ec:	bl	402b5c <ferror@plt+0x10dc>
  4034f0:	b	4033e8 <ferror@plt+0x1968>
  4034f4:	adrp	x0, 418000 <ferror@plt+0x16580>
  4034f8:	ldr	x19, [x0, #568]
  4034fc:	bl	401760 <getpid@plt>
  403500:	adrp	x4, 406000 <ferror@plt+0x4580>
  403504:	add	x4, x4, #0x960
  403508:	adrp	x3, 406000 <ferror@plt+0x4580>
  40350c:	add	x3, x3, #0x4f0
  403510:	mov	w2, w0
  403514:	adrp	x1, 406000 <ferror@plt+0x4580>
  403518:	add	x1, x1, #0x500
  40351c:	mov	x0, x19
  403520:	bl	401a40 <fprintf@plt>
  403524:	mov	w3, w20
  403528:	mov	x2, x22
  40352c:	mov	x1, x21
  403530:	adrp	x0, 406000 <ferror@plt+0x4580>
  403534:	add	x0, x0, #0x9c8
  403538:	bl	402b5c <ferror@plt+0x10dc>
  40353c:	b	40348c <ferror@plt+0x1a0c>
  403540:	cbz	x0, 40354c <ferror@plt+0x1acc>
  403544:	add	x0, x0, #0x20
  403548:	ret
  40354c:	stp	x29, x30, [sp, #-16]!
  403550:	mov	x29, sp
  403554:	adrp	x3, 406000 <ferror@plt+0x4580>
  403558:	add	x3, x3, #0xc88
  40355c:	add	x3, x3, #0xa0
  403560:	mov	w2, #0x119                 	// #281
  403564:	adrp	x1, 406000 <ferror@plt+0x4580>
  403568:	add	x1, x1, #0x820
  40356c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403570:	add	x0, x0, #0x9f8
  403574:	bl	401a00 <__assert_fail@plt>
  403578:	cbz	x0, 403588 <ferror@plt+0x1b08>
  40357c:	ldr	x0, [x0, #48]
  403580:	ldr	x0, [x0, #8]
  403584:	ret
  403588:	stp	x29, x30, [sp, #-16]!
  40358c:	mov	x29, sp
  403590:	adrp	x3, 406000 <ferror@plt+0x4580>
  403594:	add	x3, x3, #0xc88
  403598:	add	x3, x3, #0xb8
  40359c:	mov	w2, #0x120                 	// #288
  4035a0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4035a4:	add	x1, x1, #0x820
  4035a8:	adrp	x0, 406000 <ferror@plt+0x4580>
  4035ac:	add	x0, x0, #0x9f8
  4035b0:	bl	401a00 <__assert_fail@plt>
  4035b4:	cbz	x0, 4035d8 <ferror@plt+0x1b58>
  4035b8:	mov	x1, x0
  4035bc:	ldr	x2, [x0, #8]
  4035c0:	mov	w0, #0x0                   	// #0
  4035c4:	cbnz	x2, 4035d4 <ferror@plt+0x1b54>
  4035c8:	ldrsb	w0, [x1]
  4035cc:	cmp	w0, #0x0
  4035d0:	cset	w0, eq  // eq = none
  4035d4:	ret
  4035d8:	stp	x29, x30, [sp, #-16]!
  4035dc:	mov	x29, sp
  4035e0:	adrp	x3, 406000 <ferror@plt+0x4580>
  4035e4:	add	x3, x3, #0xc88
  4035e8:	add	x3, x3, #0xd8
  4035ec:	mov	w2, #0x126                 	// #294
  4035f0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4035f4:	add	x1, x1, #0x820
  4035f8:	adrp	x0, 406000 <ferror@plt+0x4580>
  4035fc:	add	x0, x0, #0x9f8
  403600:	bl	401a00 <__assert_fail@plt>
  403604:	stp	x29, x30, [sp, #-128]!
  403608:	mov	x29, sp
  40360c:	stp	x19, x20, [sp, #16]
  403610:	stp	x21, x22, [sp, #32]
  403614:	stp	x23, x24, [sp, #48]
  403618:	stp	x25, x26, [sp, #64]
  40361c:	stp	x27, x28, [sp, #80]
  403620:	str	x1, [sp, #104]
  403624:	str	x2, [sp, #120]
  403628:	cbz	x0, 4037cc <ferror@plt+0x1d4c>
  40362c:	mov	x19, x0
  403630:	ldr	x0, [x0, #72]
  403634:	cbz	x0, 4037f0 <ferror@plt+0x1d70>
  403638:	ldr	x0, [sp, #120]
  40363c:	cbz	x0, 403814 <ferror@plt+0x1d94>
  403640:	add	x28, x19, #0x10
  403644:	ldr	x0, [sp, #120]
  403648:	str	xzr, [x0]
  40364c:	mov	x23, #0x0                   	// #0
  403650:	mov	x25, #0x0                   	// #0
  403654:	adrp	x22, 418000 <ferror@plt+0x16580>
  403658:	add	x22, x22, #0x264
  40365c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403660:	add	x0, x0, #0x4e8
  403664:	str	x0, [sp, #112]
  403668:	ldr	x0, [x19, #72]
  40366c:	bl	401890 <feof@plt>
  403670:	mov	w21, w0
  403674:	cbnz	w0, 403b40 <ferror@plt+0x20c0>
  403678:	ldr	w0, [x22]
  40367c:	tbnz	w0, #2, 403838 <ferror@plt+0x1db8>
  403680:	str	xzr, [x19, #24]
  403684:	str	xzr, [x19, #64]
  403688:	strb	wzr, [x19, #16]
  40368c:	str	xzr, [x19, #56]
  403690:	str	xzr, [x19, #48]
  403694:	ldr	w0, [x19, #92]
  403698:	add	w0, w0, #0x1
  40369c:	str	w0, [x19, #92]
  4036a0:	ldr	w0, [x19, #88]
  4036a4:	cbz	w0, 403874 <ferror@plt+0x1df4>
  4036a8:	cmp	w0, #0x1
  4036ac:	b.eq	403898 <ferror@plt+0x1e18>  // b.none
  4036b0:	mov	w20, #0x1                   	// #1
  4036b4:	orr	x0, x25, x23
  4036b8:	cbz	x0, 4036f0 <ferror@plt+0x1c70>
  4036bc:	ldr	x1, [x19, #48]
  4036c0:	add	x1, x25, x1
  4036c4:	ldr	x0, [x19, #56]
  4036c8:	add	x0, x23, x0
  4036cc:	mov	x2, #0x423f                	// #16959
  4036d0:	movk	x2, #0xf, lsl #16
  4036d4:	cmp	x0, x2
  4036d8:	b.le	4036e8 <ferror@plt+0x1c68>
  4036dc:	add	x1, x1, #0x1
  4036e0:	sub	x0, x0, #0xf4, lsl #12
  4036e4:	sub	x0, x0, #0x240
  4036e8:	str	x1, [x19, #48]
  4036ec:	str	x0, [x19, #56]
  4036f0:	adrp	x0, 418000 <ferror@plt+0x16580>
  4036f4:	ldr	w0, [x0, #612]
  4036f8:	tbnz	w0, #2, 403b48 <ferror@plt+0x20c8>
  4036fc:	ldr	d0, [x19, #128]
  403700:	fcmp	d0, #0.0
  403704:	b.eq	403734 <ferror@plt+0x1cb4>  // b.none
  403708:	ldr	d2, [x19, #128]
  40370c:	ldr	d1, [x19, #48]
  403710:	scvtf	d1, d1
  403714:	fdiv	d1, d1, d2
  403718:	fcvtzs	d1, d1
  40371c:	str	d1, [x19, #48]
  403720:	ldr	d0, [x19, #56]
  403724:	scvtf	d0, d0
  403728:	fdiv	d0, d0, d2
  40372c:	fcvtzs	d0, d0
  403730:	str	d0, [x19, #56]
  403734:	ldr	x0, [x19, #96]
  403738:	cbnz	x0, 403744 <ferror@plt+0x1cc4>
  40373c:	ldr	x1, [x19, #104]
  403740:	cbz	x1, 403774 <ferror@plt+0x1cf4>
  403744:	ldr	x1, [x19, #48]
  403748:	cmp	x0, x1
  40374c:	cset	w2, lt  // lt = tstop
  403750:	b.eq	403bf4 <ferror@plt+0x2174>  // b.none
  403754:	cbz	w2, 403774 <ferror@plt+0x1cf4>
  403758:	adrp	x0, 418000 <ferror@plt+0x16580>
  40375c:	ldr	w0, [x0, #612]
  403760:	tbnz	w0, #2, 403c08 <ferror@plt+0x2188>
  403764:	ldr	x1, [x19, #96]
  403768:	str	x1, [x19, #48]
  40376c:	ldr	x1, [x19, #104]
  403770:	str	x1, [x19, #56]
  403774:	ldr	x0, [x19, #112]
  403778:	cbnz	x0, 403784 <ferror@plt+0x1d04>
  40377c:	ldr	x1, [x19, #120]
  403780:	cbz	x1, 4037ac <ferror@plt+0x1d2c>
  403784:	ldr	x1, [x19, #48]
  403788:	cmp	x0, x1
  40378c:	cset	w2, gt
  403790:	b.eq	403c48 <ferror@plt+0x21c8>  // b.none
  403794:	cbz	w2, 4037ac <ferror@plt+0x1d2c>
  403798:	adrp	x0, 418000 <ferror@plt+0x16580>
  40379c:	ldr	w0, [x0, #612]
  4037a0:	tbnz	w0, #2, 403c5c <ferror@plt+0x21dc>
  4037a4:	str	xzr, [x19, #56]
  4037a8:	str	xzr, [x19, #48]
  4037ac:	mov	w0, w20
  4037b0:	ldp	x19, x20, [sp, #16]
  4037b4:	ldp	x21, x22, [sp, #32]
  4037b8:	ldp	x23, x24, [sp, #48]
  4037bc:	ldp	x25, x26, [sp, #64]
  4037c0:	ldp	x27, x28, [sp, #80]
  4037c4:	ldp	x29, x30, [sp], #128
  4037c8:	ret
  4037cc:	adrp	x3, 406000 <ferror@plt+0x4580>
  4037d0:	add	x3, x3, #0xc88
  4037d4:	add	x3, x3, #0xf0
  4037d8:	mov	w2, #0x186                 	// #390
  4037dc:	adrp	x1, 406000 <ferror@plt+0x4580>
  4037e0:	add	x1, x1, #0x820
  4037e4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4037e8:	add	x0, x0, #0x840
  4037ec:	bl	401a00 <__assert_fail@plt>
  4037f0:	adrp	x3, 406000 <ferror@plt+0x4580>
  4037f4:	add	x3, x3, #0xc88
  4037f8:	add	x3, x3, #0xf0
  4037fc:	mov	w2, #0x187                 	// #391
  403800:	adrp	x1, 406000 <ferror@plt+0x4580>
  403804:	add	x1, x1, #0x820
  403808:	adrp	x0, 406000 <ferror@plt+0x4580>
  40380c:	add	x0, x0, #0xa00
  403810:	bl	401a00 <__assert_fail@plt>
  403814:	adrp	x3, 406000 <ferror@plt+0x4580>
  403818:	add	x3, x3, #0xc88
  40381c:	add	x3, x3, #0xf0
  403820:	mov	w2, #0x188                 	// #392
  403824:	adrp	x1, 406000 <ferror@plt+0x4580>
  403828:	add	x1, x1, #0x820
  40382c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403830:	add	x0, x0, #0xa10
  403834:	bl	401a00 <__assert_fail@plt>
  403838:	adrp	x0, 418000 <ferror@plt+0x16580>
  40383c:	ldr	x20, [x0, #568]
  403840:	bl	401760 <getpid@plt>
  403844:	ldr	x4, [sp, #112]
  403848:	adrp	x3, 406000 <ferror@plt+0x4580>
  40384c:	add	x3, x3, #0x4f0
  403850:	mov	w2, w0
  403854:	adrp	x1, 406000 <ferror@plt+0x4580>
  403858:	add	x1, x1, #0x500
  40385c:	mov	x0, x20
  403860:	bl	401a40 <fprintf@plt>
  403864:	adrp	x0, 406000 <ferror@plt+0x4580>
  403868:	add	x0, x0, #0xa18
  40386c:	bl	402b5c <ferror@plt+0x10dc>
  403870:	b	403680 <ferror@plt+0x1c00>
  403874:	ldrb	w2, [x19, #136]
  403878:	ldr	x1, [x19, #72]
  40387c:	mov	x0, x28
  403880:	bl	402c04 <ferror@plt+0x1184>
  403884:	mov	w20, w0
  403888:	cbnz	w0, 4038ec <ferror@plt+0x1e6c>
  40388c:	ldrb	w0, [x19, #136]
  403890:	strb	w0, [x19, #16]
  403894:	b	4038cc <ferror@plt+0x1e4c>
  403898:	mov	x2, x28
  40389c:	adrp	x1, 406000 <ferror@plt+0x4580>
  4038a0:	add	x1, x1, #0xa30
  4038a4:	ldr	x0, [x19, #72]
  4038a8:	bl	401790 <__isoc99_fscanf@plt>
  4038ac:	cmp	w0, #0x1
  4038b0:	b.ne	403904 <ferror@plt+0x1e84>  // b.any
  4038b4:	ldrb	w2, [x19, #16]
  4038b8:	ldr	x1, [x19, #72]
  4038bc:	mov	x0, x28
  4038c0:	bl	402c04 <ferror@plt+0x1184>
  4038c4:	mov	w20, w0
  4038c8:	cbnz	w0, 4038ec <ferror@plt+0x1e6c>
  4038cc:	ldr	w0, [x22]
  4038d0:	tbnz	w0, #2, 40390c <ferror@plt+0x1e8c>
  4038d4:	ldrsb	w27, [x19, #16]
  4038d8:	ldr	x26, [x19, #8]
  4038dc:	cbz	x26, 403a10 <ferror@plt+0x1f90>
  4038e0:	ldr	x20, [x19]
  4038e4:	mov	x24, #0x0                   	// #0
  4038e8:	b	4039b8 <ferror@plt+0x1f38>
  4038ec:	tbz	w20, #31, 4036b4 <ferror@plt+0x1c34>
  4038f0:	ldr	x0, [x19, #72]
  4038f4:	bl	401890 <feof@plt>
  4038f8:	cmp	w0, #0x0
  4038fc:	csinc	w20, w20, wzr, eq  // eq = none
  403900:	b	4036b4 <ferror@plt+0x1c34>
  403904:	mov	w20, #0xffffffea            	// #-22
  403908:	b	4038f0 <ferror@plt+0x1e70>
  40390c:	adrp	x0, 418000 <ferror@plt+0x16580>
  403910:	ldr	x20, [x0, #568]
  403914:	bl	401760 <getpid@plt>
  403918:	ldr	x4, [sp, #112]
  40391c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403920:	add	x3, x3, #0x4f0
  403924:	mov	w2, w0
  403928:	adrp	x1, 406000 <ferror@plt+0x4580>
  40392c:	add	x1, x1, #0x500
  403930:	mov	x0, x20
  403934:	bl	401a40 <fprintf@plt>
  403938:	ldrsb	w1, [x19, #16]
  40393c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403940:	add	x0, x0, #0xa38
  403944:	bl	402b5c <ferror@plt+0x10dc>
  403948:	ldrsb	w27, [x19, #16]
  40394c:	ldr	x26, [x19, #8]
  403950:	cbnz	x26, 4038e0 <ferror@plt+0x1e60>
  403954:	ldr	w0, [x22]
  403958:	tbz	w0, #2, 403a10 <ferror@plt+0x1f90>
  40395c:	adrp	x0, 418000 <ferror@plt+0x16580>
  403960:	ldr	x20, [x0, #568]
  403964:	bl	401760 <getpid@plt>
  403968:	ldr	x4, [sp, #112]
  40396c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403970:	add	x3, x3, #0x4f0
  403974:	mov	w2, w0
  403978:	adrp	x1, 406000 <ferror@plt+0x4580>
  40397c:	add	x1, x1, #0x500
  403980:	mov	x0, x20
  403984:	bl	401a40 <fprintf@plt>
  403988:	ldrsb	w1, [x19, #16]
  40398c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403990:	add	x0, x0, #0xa80
  403994:	bl	402b5c <ferror@plt+0x10dc>
  403998:	b	403a08 <ferror@plt+0x1f88>
  40399c:	mov	w1, w27
  4039a0:	bl	401980 <strchr@plt>
  4039a4:	cbnz	x0, 4039c4 <ferror@plt+0x1f44>
  4039a8:	add	x24, x24, #0x1
  4039ac:	add	x20, x20, #0x20
  4039b0:	cmp	x24, x26
  4039b4:	b.eq	403954 <ferror@plt+0x1ed4>  // b.none
  4039b8:	str	x20, [sp, #96]
  4039bc:	ldr	x0, [x20]
  4039c0:	cbnz	x0, 40399c <ferror@plt+0x1f1c>
  4039c4:	ldr	x0, [sp, #104]
  4039c8:	cbz	x0, 403a40 <ferror@plt+0x1fc0>
  4039cc:	mov	w1, w27
  4039d0:	ldr	x0, [sp, #104]
  4039d4:	bl	401980 <strchr@plt>
  4039d8:	cbnz	x0, 403a40 <ferror@plt+0x1fc0>
  4039dc:	ldr	x0, [sp, #96]
  4039e0:	ldrb	w0, [x0, #24]
  4039e4:	tbnz	w0, #0, 403a08 <ferror@plt+0x1f88>
  4039e8:	ldr	x20, [x19, #24]
  4039ec:	ldr	w0, [x22]
  4039f0:	tbnz	w0, #3, 403aac <ferror@plt+0x202c>
  4039f4:	mov	w2, #0x1                   	// #1
  4039f8:	mov	x1, x20
  4039fc:	ldr	x0, [sp, #96]
  403a00:	ldr	x0, [x0, #16]
  403a04:	bl	401870 <fseek@plt>
  403a08:	ldr	w0, [x22]
  403a0c:	tbnz	w0, #2, 403af8 <ferror@plt+0x2078>
  403a10:	ldr	x0, [x19, #48]
  403a14:	add	x25, x25, x0
  403a18:	ldr	x0, [x19, #56]
  403a1c:	add	x23, x23, x0
  403a20:	mov	x0, #0x423f                	// #16959
  403a24:	movk	x0, #0xf, lsl #16
  403a28:	cmp	x23, x0
  403a2c:	b.le	403668 <ferror@plt+0x1be8>
  403a30:	add	x25, x25, #0x1
  403a34:	sub	x23, x23, #0xf4, lsl #12
  403a38:	sub	x23, x23, #0x240
  403a3c:	b	403668 <ferror@plt+0x1be8>
  403a40:	ldr	x0, [sp, #96]
  403a44:	str	x0, [x19, #64]
  403a48:	ldr	x0, [sp, #120]
  403a4c:	str	x28, [x0]
  403a50:	adrp	x0, 418000 <ferror@plt+0x16580>
  403a54:	ldr	w0, [x0, #612]
  403a58:	and	w20, w0, #0x8
  403a5c:	tbz	w0, #3, 4036b4 <ferror@plt+0x1c34>
  403a60:	adrp	x0, 418000 <ferror@plt+0x16580>
  403a64:	ldr	x20, [x0, #568]
  403a68:	bl	401760 <getpid@plt>
  403a6c:	adrp	x4, 406000 <ferror@plt+0x4580>
  403a70:	add	x4, x4, #0x960
  403a74:	adrp	x3, 406000 <ferror@plt+0x4580>
  403a78:	add	x3, x3, #0x4f0
  403a7c:	mov	w2, w0
  403a80:	adrp	x1, 406000 <ferror@plt+0x4580>
  403a84:	add	x1, x1, #0x500
  403a88:	mov	x0, x20
  403a8c:	bl	401a40 <fprintf@plt>
  403a90:	ldr	x0, [sp, #96]
  403a94:	ldr	x1, [x0, #8]
  403a98:	adrp	x0, 406000 <ferror@plt+0x4580>
  403a9c:	add	x0, x0, #0xa50
  403aa0:	bl	402b5c <ferror@plt+0x10dc>
  403aa4:	mov	w20, w21
  403aa8:	b	4036b4 <ferror@plt+0x1c34>
  403aac:	adrp	x0, 418000 <ferror@plt+0x16580>
  403ab0:	ldr	x21, [x0, #568]
  403ab4:	bl	401760 <getpid@plt>
  403ab8:	adrp	x4, 406000 <ferror@plt+0x4580>
  403abc:	add	x4, x4, #0x960
  403ac0:	adrp	x3, 406000 <ferror@plt+0x4580>
  403ac4:	add	x3, x3, #0x4f0
  403ac8:	mov	w2, w0
  403acc:	adrp	x1, 406000 <ferror@plt+0x4580>
  403ad0:	add	x1, x1, #0x500
  403ad4:	mov	x0, x21
  403ad8:	bl	401a40 <fprintf@plt>
  403adc:	mov	x2, x20
  403ae0:	ldr	x0, [sp, #96]
  403ae4:	ldr	x1, [x0, #8]
  403ae8:	adrp	x0, 406000 <ferror@plt+0x4580>
  403aec:	add	x0, x0, #0xa68
  403af0:	bl	402b5c <ferror@plt+0x10dc>
  403af4:	b	4039f4 <ferror@plt+0x1f74>
  403af8:	adrp	x0, 418000 <ferror@plt+0x16580>
  403afc:	ldr	x20, [x0, #568]
  403b00:	bl	401760 <getpid@plt>
  403b04:	ldr	x4, [sp, #112]
  403b08:	adrp	x3, 406000 <ferror@plt+0x4580>
  403b0c:	add	x3, x3, #0x4f0
  403b10:	mov	w2, w0
  403b14:	adrp	x1, 406000 <ferror@plt+0x4580>
  403b18:	add	x1, x1, #0x500
  403b1c:	mov	x0, x20
  403b20:	bl	401a40 <fprintf@plt>
  403b24:	ldr	x3, [x19, #56]
  403b28:	ldr	x2, [x19, #48]
  403b2c:	ldrsb	w1, [x19, #16]
  403b30:	adrp	x0, 406000 <ferror@plt+0x4580>
  403b34:	add	x0, x0, #0xaa0
  403b38:	bl	402b5c <ferror@plt+0x10dc>
  403b3c:	b	403a10 <ferror@plt+0x1f90>
  403b40:	mov	w20, #0x1                   	// #1
  403b44:	b	4036b4 <ferror@plt+0x1c34>
  403b48:	adrp	x0, 418000 <ferror@plt+0x16580>
  403b4c:	ldr	x21, [x0, #568]
  403b50:	bl	401760 <getpid@plt>
  403b54:	adrp	x4, 406000 <ferror@plt+0x4580>
  403b58:	add	x4, x4, #0x4e8
  403b5c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403b60:	add	x3, x3, #0x4f0
  403b64:	mov	w2, w0
  403b68:	adrp	x1, 406000 <ferror@plt+0x4580>
  403b6c:	add	x1, x1, #0x500
  403b70:	mov	x0, x21
  403b74:	bl	401a40 <fprintf@plt>
  403b78:	ldr	x6, [x19, #24]
  403b7c:	mov	x5, x23
  403b80:	mov	x4, x25
  403b84:	ldr	x3, [x19, #56]
  403b88:	ldr	x2, [x19, #48]
  403b8c:	mov	w1, w20
  403b90:	adrp	x0, 406000 <ferror@plt+0x4580>
  403b94:	add	x0, x0, #0xac8
  403b98:	bl	402b5c <ferror@plt+0x10dc>
  403b9c:	ldr	d0, [x19, #128]
  403ba0:	fcmp	d0, #0.0
  403ba4:	b.eq	403734 <ferror@plt+0x1cb4>  // b.none
  403ba8:	adrp	x0, 418000 <ferror@plt+0x16580>
  403bac:	ldr	w0, [x0, #612]
  403bb0:	tbz	w0, #2, 403708 <ferror@plt+0x1c88>
  403bb4:	adrp	x0, 418000 <ferror@plt+0x16580>
  403bb8:	ldr	x21, [x0, #568]
  403bbc:	bl	401760 <getpid@plt>
  403bc0:	adrp	x4, 406000 <ferror@plt+0x4580>
  403bc4:	add	x4, x4, #0x4e8
  403bc8:	adrp	x3, 406000 <ferror@plt+0x4580>
  403bcc:	add	x3, x3, #0x4f0
  403bd0:	mov	w2, w0
  403bd4:	adrp	x1, 406000 <ferror@plt+0x4580>
  403bd8:	add	x1, x1, #0x500
  403bdc:	mov	x0, x21
  403be0:	bl	401a40 <fprintf@plt>
  403be4:	adrp	x0, 406000 <ferror@plt+0x4580>
  403be8:	add	x0, x0, #0xb18
  403bec:	bl	402b5c <ferror@plt+0x10dc>
  403bf0:	b	403708 <ferror@plt+0x1c88>
  403bf4:	ldr	x1, [x19, #56]
  403bf8:	ldr	x0, [x19, #104]
  403bfc:	cmp	x1, x0
  403c00:	cset	w2, gt
  403c04:	b	403754 <ferror@plt+0x1cd4>
  403c08:	adrp	x0, 418000 <ferror@plt+0x16580>
  403c0c:	ldr	x21, [x0, #568]
  403c10:	bl	401760 <getpid@plt>
  403c14:	adrp	x4, 406000 <ferror@plt+0x4580>
  403c18:	add	x4, x4, #0x4e8
  403c1c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403c20:	add	x3, x3, #0x4f0
  403c24:	mov	w2, w0
  403c28:	adrp	x1, 406000 <ferror@plt+0x4580>
  403c2c:	add	x1, x1, #0x500
  403c30:	mov	x0, x21
  403c34:	bl	401a40 <fprintf@plt>
  403c38:	adrp	x0, 406000 <ferror@plt+0x4580>
  403c3c:	add	x0, x0, #0xb38
  403c40:	bl	402b5c <ferror@plt+0x10dc>
  403c44:	b	403764 <ferror@plt+0x1ce4>
  403c48:	ldr	x1, [x19, #56]
  403c4c:	ldr	x0, [x19, #120]
  403c50:	cmp	x1, x0
  403c54:	cset	w2, lt  // lt = tstop
  403c58:	b	403794 <ferror@plt+0x1d14>
  403c5c:	adrp	x0, 418000 <ferror@plt+0x16580>
  403c60:	ldr	x21, [x0, #568]
  403c64:	bl	401760 <getpid@plt>
  403c68:	adrp	x4, 406000 <ferror@plt+0x4580>
  403c6c:	add	x4, x4, #0x4e8
  403c70:	adrp	x3, 406000 <ferror@plt+0x4580>
  403c74:	add	x3, x3, #0x4f0
  403c78:	mov	w2, w0
  403c7c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403c80:	add	x1, x1, #0x500
  403c84:	mov	x0, x21
  403c88:	bl	401a40 <fprintf@plt>
  403c8c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403c90:	add	x0, x0, #0xb58
  403c94:	bl	402b5c <ferror@plt+0x10dc>
  403c98:	b	4037a4 <ferror@plt+0x1d24>
  403c9c:	mov	x12, #0x2050                	// #8272
  403ca0:	sub	sp, sp, x12
  403ca4:	stp	x29, x30, [sp]
  403ca8:	mov	x29, sp
  403cac:	cbz	x0, 403d24 <ferror@plt+0x22a4>
  403cb0:	stp	x19, x20, [sp, #16]
  403cb4:	stp	x21, x22, [sp, #32]
  403cb8:	mov	x21, x1
  403cbc:	mov	w22, w2
  403cc0:	cbz	x1, 403d58 <ferror@plt+0x22d8>
  403cc4:	ldrsb	w1, [x1]
  403cc8:	cmp	w1, #0x48
  403ccc:	b.eq	403e20 <ferror@plt+0x23a0>  // b.none
  403cd0:	cmp	w1, #0x53
  403cd4:	b.ne	403eec <ferror@plt+0x246c>  // b.any
  403cd8:	ldr	x2, [x21, #16]
  403cdc:	cbz	x2, 403d84 <ferror@plt+0x2304>
  403ce0:	ldr	x3, [x21, #24]
  403ce4:	cbz	x3, 403db0 <ferror@plt+0x2330>
  403ce8:	adrp	x1, 406000 <ferror@plt+0x4580>
  403cec:	add	x1, x1, #0xb98
  403cf0:	mov	w0, w22
  403cf4:	bl	401810 <dprintf@plt>
  403cf8:	adrp	x0, 418000 <ferror@plt+0x16580>
  403cfc:	ldr	w0, [x0, #612]
  403d00:	and	w19, w0, #0x8
  403d04:	tbnz	w0, #3, 403ddc <ferror@plt+0x235c>
  403d08:	mov	w0, w19
  403d0c:	ldp	x19, x20, [sp, #16]
  403d10:	ldp	x21, x22, [sp, #32]
  403d14:	ldp	x29, x30, [sp]
  403d18:	mov	x12, #0x2050                	// #8272
  403d1c:	add	sp, sp, x12
  403d20:	ret
  403d24:	stp	x19, x20, [sp, #16]
  403d28:	stp	x21, x22, [sp, #32]
  403d2c:	stp	x23, x24, [sp, #48]
  403d30:	stp	x25, x26, [sp, #64]
  403d34:	adrp	x3, 406000 <ferror@plt+0x4580>
  403d38:	add	x3, x3, #0xc88
  403d3c:	add	x3, x3, #0x108
  403d40:	mov	w2, #0x1f2                 	// #498
  403d44:	adrp	x1, 406000 <ferror@plt+0x4580>
  403d48:	add	x1, x1, #0x820
  403d4c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403d50:	add	x0, x0, #0x840
  403d54:	bl	401a00 <__assert_fail@plt>
  403d58:	stp	x23, x24, [sp, #48]
  403d5c:	stp	x25, x26, [sp, #64]
  403d60:	adrp	x3, 406000 <ferror@plt+0x4580>
  403d64:	add	x3, x3, #0xc88
  403d68:	add	x3, x3, #0x108
  403d6c:	mov	w2, #0x1f3                 	// #499
  403d70:	adrp	x1, 406000 <ferror@plt+0x4580>
  403d74:	add	x1, x1, #0x820
  403d78:	adrp	x0, 406000 <ferror@plt+0x4580>
  403d7c:	add	x0, x0, #0x9f8
  403d80:	bl	401a00 <__assert_fail@plt>
  403d84:	stp	x23, x24, [sp, #48]
  403d88:	stp	x25, x26, [sp, #64]
  403d8c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403d90:	add	x3, x3, #0xc88
  403d94:	add	x3, x3, #0x108
  403d98:	mov	w2, #0x1f6                 	// #502
  403d9c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403da0:	add	x1, x1, #0x820
  403da4:	adrp	x0, 406000 <ferror@plt+0x4580>
  403da8:	add	x0, x0, #0xb78
  403dac:	bl	401a00 <__assert_fail@plt>
  403db0:	stp	x23, x24, [sp, #48]
  403db4:	stp	x25, x26, [sp, #64]
  403db8:	adrp	x3, 406000 <ferror@plt+0x4580>
  403dbc:	add	x3, x3, #0xc88
  403dc0:	add	x3, x3, #0x108
  403dc4:	mov	w2, #0x1f7                 	// #503
  403dc8:	adrp	x1, 406000 <ferror@plt+0x4580>
  403dcc:	add	x1, x1, #0x820
  403dd0:	adrp	x0, 406000 <ferror@plt+0x4580>
  403dd4:	add	x0, x0, #0xb88
  403dd8:	bl	401a00 <__assert_fail@plt>
  403ddc:	adrp	x0, 418000 <ferror@plt+0x16580>
  403de0:	ldr	x19, [x0, #568]
  403de4:	bl	401760 <getpid@plt>
  403de8:	adrp	x4, 406000 <ferror@plt+0x4580>
  403dec:	add	x4, x4, #0x960
  403df0:	adrp	x3, 406000 <ferror@plt+0x4580>
  403df4:	add	x3, x3, #0x4f0
  403df8:	mov	w2, w0
  403dfc:	adrp	x1, 406000 <ferror@plt+0x4580>
  403e00:	add	x1, x1, #0x500
  403e04:	mov	x0, x19
  403e08:	bl	401a40 <fprintf@plt>
  403e0c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403e10:	add	x0, x0, #0xba0
  403e14:	bl	402b5c <ferror@plt+0x10dc>
  403e18:	mov	w19, #0x0                   	// #0
  403e1c:	b	403d08 <ferror@plt+0x2288>
  403e20:	ldr	x2, [x21, #16]
  403e24:	cbz	x2, 403e94 <ferror@plt+0x2414>
  403e28:	ldr	x3, [x21, #24]
  403e2c:	cbz	x3, 403ec0 <ferror@plt+0x2440>
  403e30:	adrp	x1, 406000 <ferror@plt+0x4580>
  403e34:	add	x1, x1, #0xbb8
  403e38:	mov	w0, w22
  403e3c:	bl	401810 <dprintf@plt>
  403e40:	adrp	x0, 418000 <ferror@plt+0x16580>
  403e44:	ldr	w0, [x0, #612]
  403e48:	and	w19, w0, #0x8
  403e4c:	tbz	w0, #3, 403d08 <ferror@plt+0x2288>
  403e50:	adrp	x0, 418000 <ferror@plt+0x16580>
  403e54:	ldr	x19, [x0, #568]
  403e58:	bl	401760 <getpid@plt>
  403e5c:	adrp	x4, 406000 <ferror@plt+0x4580>
  403e60:	add	x4, x4, #0x960
  403e64:	adrp	x3, 406000 <ferror@plt+0x4580>
  403e68:	add	x3, x3, #0x4f0
  403e6c:	mov	w2, w0
  403e70:	adrp	x1, 406000 <ferror@plt+0x4580>
  403e74:	add	x1, x1, #0x500
  403e78:	mov	x0, x19
  403e7c:	bl	401a40 <fprintf@plt>
  403e80:	adrp	x0, 406000 <ferror@plt+0x4580>
  403e84:	add	x0, x0, #0xbc8
  403e88:	bl	402b5c <ferror@plt+0x10dc>
  403e8c:	mov	w19, #0x0                   	// #0
  403e90:	b	403d08 <ferror@plt+0x2288>
  403e94:	stp	x23, x24, [sp, #48]
  403e98:	stp	x25, x26, [sp, #64]
  403e9c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403ea0:	add	x3, x3, #0xc88
  403ea4:	add	x3, x3, #0x108
  403ea8:	mov	w2, #0x1fc                 	// #508
  403eac:	adrp	x1, 406000 <ferror@plt+0x4580>
  403eb0:	add	x1, x1, #0x820
  403eb4:	adrp	x0, 406000 <ferror@plt+0x4580>
  403eb8:	add	x0, x0, #0xb78
  403ebc:	bl	401a00 <__assert_fail@plt>
  403ec0:	stp	x23, x24, [sp, #48]
  403ec4:	stp	x25, x26, [sp, #64]
  403ec8:	adrp	x3, 406000 <ferror@plt+0x4580>
  403ecc:	add	x3, x3, #0xc88
  403ed0:	add	x3, x3, #0x108
  403ed4:	mov	w2, #0x1fd                 	// #509
  403ed8:	adrp	x1, 406000 <ferror@plt+0x4580>
  403edc:	add	x1, x1, #0x820
  403ee0:	adrp	x0, 406000 <ferror@plt+0x4580>
  403ee4:	add	x0, x0, #0xb88
  403ee8:	bl	401a00 <__assert_fail@plt>
  403eec:	stp	x23, x24, [sp, #48]
  403ef0:	stp	x25, x26, [sp, #64]
  403ef4:	ldr	x20, [x21, #8]
  403ef8:	cbz	x20, 403f2c <ferror@plt+0x24ac>
  403efc:	ldr	x2, [x21, #48]
  403f00:	cbz	x2, 403f50 <ferror@plt+0x24d0>
  403f04:	ldr	x2, [x2, #16]
  403f08:	cbz	x2, 403f74 <ferror@plt+0x24f4>
  403f0c:	ldr	w0, [x0, #140]
  403f10:	cbz	w0, 403f98 <ferror@plt+0x2518>
  403f14:	cmp	w0, #0x2
  403f18:	cset	w25, eq  // eq = none
  403f1c:	mov	x24, #0x2000                	// #8192
  403f20:	mov	x23, #0x1                   	// #1
  403f24:	mov	w26, #0xa                   	// #10
  403f28:	b	404068 <ferror@plt+0x25e8>
  403f2c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403f30:	add	x3, x3, #0xc88
  403f34:	add	x3, x3, #0x108
  403f38:	mov	w2, #0x205                 	// #517
  403f3c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403f40:	add	x1, x1, #0x820
  403f44:	adrp	x0, 406000 <ferror@plt+0x4580>
  403f48:	add	x0, x0, #0xbe0
  403f4c:	bl	401a00 <__assert_fail@plt>
  403f50:	adrp	x3, 406000 <ferror@plt+0x4580>
  403f54:	add	x3, x3, #0xc88
  403f58:	add	x3, x3, #0x108
  403f5c:	mov	w2, #0x206                 	// #518
  403f60:	adrp	x1, 406000 <ferror@plt+0x4580>
  403f64:	add	x1, x1, #0x820
  403f68:	adrp	x0, 406000 <ferror@plt+0x4580>
  403f6c:	add	x0, x0, #0xbf0
  403f70:	bl	401a00 <__assert_fail@plt>
  403f74:	adrp	x3, 406000 <ferror@plt+0x4580>
  403f78:	add	x3, x3, #0xc88
  403f7c:	add	x3, x3, #0x108
  403f80:	mov	w2, #0x207                 	// #519
  403f84:	adrp	x1, 406000 <ferror@plt+0x4580>
  403f88:	add	x1, x1, #0x820
  403f8c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403f90:	add	x0, x0, #0xc00
  403f94:	bl	401a00 <__assert_fail@plt>
  403f98:	cmp	w1, #0x49
  403f9c:	cset	w25, eq  // eq = none
  403fa0:	b	403f1c <ferror@plt+0x249c>
  403fa4:	adrp	x0, 418000 <ferror@plt+0x16580>
  403fa8:	ldr	w0, [x0, #612]
  403fac:	tbnz	w0, #3, 403fe8 <ferror@plt+0x2568>
  403fb0:	mov	w19, #0x0                   	// #0
  403fb4:	ldr	x0, [x21, #48]
  403fb8:	ldr	x0, [x0, #16]
  403fbc:	bl	401a80 <ferror@plt>
  403fc0:	cbz	w0, 403fd0 <ferror@plt+0x2550>
  403fc4:	bl	401a10 <__errno_location@plt>
  403fc8:	ldr	w19, [x0]
  403fcc:	neg	w19, w19
  403fd0:	ldr	x0, [x21, #48]
  403fd4:	ldr	x0, [x0, #16]
  403fd8:	bl	401890 <feof@plt>
  403fdc:	cmp	w0, #0x0
  403fe0:	csinc	w19, w19, wzr, eq  // eq = none
  403fe4:	b	404100 <ferror@plt+0x2680>
  403fe8:	adrp	x0, 418000 <ferror@plt+0x16580>
  403fec:	ldr	x19, [x0, #568]
  403ff0:	bl	401760 <getpid@plt>
  403ff4:	adrp	x4, 406000 <ferror@plt+0x4580>
  403ff8:	add	x4, x4, #0x960
  403ffc:	adrp	x3, 406000 <ferror@plt+0x4580>
  404000:	add	x3, x3, #0x4f0
  404004:	mov	w2, w0
  404008:	adrp	x1, 406000 <ferror@plt+0x4580>
  40400c:	add	x1, x1, #0x500
  404010:	mov	x0, x19
  404014:	bl	401a40 <fprintf@plt>
  404018:	adrp	x0, 406000 <ferror@plt+0x4580>
  40401c:	add	x0, x0, #0xc10
  404020:	bl	402b5c <ferror@plt+0x10dc>
  404024:	b	403fb0 <ferror@plt+0x2530>
  404028:	add	x3, x3, #0x1
  40402c:	cmp	x1, x3
  404030:	b.eq	404048 <ferror@plt+0x25c8>  // b.none
  404034:	ldrsb	w0, [x3]
  404038:	cmp	w0, #0xd
  40403c:	b.ne	404028 <ferror@plt+0x25a8>  // b.any
  404040:	strb	w26, [x3]
  404044:	b	404028 <ferror@plt+0x25a8>
  404048:	sub	x20, x20, x19
  40404c:	mov	x2, x19
  404050:	add	x1, sp, #0x50
  404054:	mov	w0, w22
  404058:	bl	401860 <write@plt>
  40405c:	cmp	x19, x0
  404060:	b.ne	40409c <ferror@plt+0x261c>  // b.any
  404064:	cbz	x20, 4040fc <ferror@plt+0x267c>
  404068:	ldr	x0, [x21, #48]
  40406c:	cmp	x20, #0x2, lsl #12
  404070:	ldr	x3, [x0, #16]
  404074:	csel	x2, x20, x24, ls  // ls = plast
  404078:	mov	x1, x23
  40407c:	add	x0, sp, #0x50
  404080:	bl	401900 <fread@plt>
  404084:	mov	x19, x0
  404088:	cbz	x0, 403fa4 <ferror@plt+0x2524>
  40408c:	cbz	w25, 404048 <ferror@plt+0x25c8>
  404090:	add	x3, sp, #0x50
  404094:	add	x1, x3, x0
  404098:	b	404034 <ferror@plt+0x25b4>
  40409c:	bl	401a10 <__errno_location@plt>
  4040a0:	ldr	w19, [x0]
  4040a4:	neg	w19, w19
  4040a8:	adrp	x0, 418000 <ferror@plt+0x16580>
  4040ac:	ldr	w0, [x0, #612]
  4040b0:	tbnz	w0, #3, 4040bc <ferror@plt+0x263c>
  4040b4:	cbz	x20, 404100 <ferror@plt+0x2680>
  4040b8:	b	403fb4 <ferror@plt+0x2534>
  4040bc:	adrp	x0, 418000 <ferror@plt+0x16580>
  4040c0:	ldr	x22, [x0, #568]
  4040c4:	bl	401760 <getpid@plt>
  4040c8:	adrp	x4, 406000 <ferror@plt+0x4580>
  4040cc:	add	x4, x4, #0x960
  4040d0:	adrp	x3, 406000 <ferror@plt+0x4580>
  4040d4:	add	x3, x3, #0x4f0
  4040d8:	mov	w2, w0
  4040dc:	adrp	x1, 406000 <ferror@plt+0x4580>
  4040e0:	add	x1, x1, #0x500
  4040e4:	mov	x0, x22
  4040e8:	bl	401a40 <fprintf@plt>
  4040ec:	adrp	x0, 406000 <ferror@plt+0x4580>
  4040f0:	add	x0, x0, #0xc38
  4040f4:	bl	402b5c <ferror@plt+0x10dc>
  4040f8:	b	4040b4 <ferror@plt+0x2634>
  4040fc:	mov	w19, #0x0                   	// #0
  404100:	adrp	x0, 418000 <ferror@plt+0x16580>
  404104:	ldr	w0, [x0, #612]
  404108:	tbnz	w0, #3, 404118 <ferror@plt+0x2698>
  40410c:	ldp	x23, x24, [sp, #48]
  404110:	ldp	x25, x26, [sp, #64]
  404114:	b	403d08 <ferror@plt+0x2288>
  404118:	adrp	x0, 418000 <ferror@plt+0x16580>
  40411c:	ldr	x20, [x0, #568]
  404120:	bl	401760 <getpid@plt>
  404124:	adrp	x4, 406000 <ferror@plt+0x4580>
  404128:	add	x4, x4, #0x960
  40412c:	adrp	x3, 406000 <ferror@plt+0x4580>
  404130:	add	x3, x3, #0x4f0
  404134:	mov	w2, w0
  404138:	adrp	x1, 406000 <ferror@plt+0x4580>
  40413c:	add	x1, x1, #0x500
  404140:	mov	x0, x20
  404144:	bl	401a40 <fprintf@plt>
  404148:	ldr	x2, [x21, #8]
  40414c:	mov	w1, w19
  404150:	adrp	x0, 406000 <ferror@plt+0x4580>
  404154:	add	x0, x0, #0xc60
  404158:	bl	402b5c <ferror@plt+0x10dc>
  40415c:	ldp	x23, x24, [sp, #48]
  404160:	ldp	x25, x26, [sp, #64]
  404164:	b	403d08 <ferror@plt+0x2288>
  404168:	str	xzr, [x1]
  40416c:	cbnz	x0, 404178 <ferror@plt+0x26f8>
  404170:	b	4041d0 <ferror@plt+0x2750>
  404174:	add	x0, x0, #0x1
  404178:	ldrsb	w2, [x0]
  40417c:	cmp	w2, #0x2f
  404180:	b.ne	404190 <ferror@plt+0x2710>  // b.any
  404184:	ldrsb	w2, [x0, #1]
  404188:	cmp	w2, #0x2f
  40418c:	b.eq	404174 <ferror@plt+0x26f4>  // b.none
  404190:	ldrsb	w2, [x0]
  404194:	cbz	w2, 4041d4 <ferror@plt+0x2754>
  404198:	mov	x2, #0x1                   	// #1
  40419c:	str	x2, [x1]
  4041a0:	add	x3, x0, x2
  4041a4:	ldrsb	w2, [x0, #1]
  4041a8:	cmp	w2, #0x2f
  4041ac:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4041b0:	b.eq	4041d0 <ferror@plt+0x2750>  // b.none
  4041b4:	ldr	x2, [x1]
  4041b8:	add	x2, x2, #0x1
  4041bc:	str	x2, [x1]
  4041c0:	ldrsb	w2, [x3, #1]!
  4041c4:	cmp	w2, #0x2f
  4041c8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4041cc:	b.ne	4041b4 <ferror@plt+0x2734>  // b.any
  4041d0:	ret
  4041d4:	mov	x0, #0x0                   	// #0
  4041d8:	b	4041d0 <ferror@plt+0x2750>
  4041dc:	stp	x29, x30, [sp, #-80]!
  4041e0:	mov	x29, sp
  4041e4:	stp	x19, x20, [sp, #16]
  4041e8:	stp	x21, x22, [sp, #32]
  4041ec:	stp	x23, x24, [sp, #48]
  4041f0:	mov	x24, x1
  4041f4:	ldrsb	w1, [x0]
  4041f8:	cbz	w1, 404278 <ferror@plt+0x27f8>
  4041fc:	str	x25, [sp, #64]
  404200:	mov	x19, #0x1                   	// #1
  404204:	mov	w21, #0x0                   	// #0
  404208:	mov	w23, #0x0                   	// #0
  40420c:	mov	w25, #0x1                   	// #1
  404210:	sub	x22, x0, #0x1
  404214:	b	40422c <ferror@plt+0x27ac>
  404218:	mov	w21, w23
  40421c:	mov	w20, w19
  404220:	add	x19, x19, #0x1
  404224:	ldrsb	w1, [x22, x19]
  404228:	cbz	w1, 404258 <ferror@plt+0x27d8>
  40422c:	sub	w20, w19, #0x1
  404230:	cbnz	w21, 404218 <ferror@plt+0x2798>
  404234:	cmp	w1, #0x5c
  404238:	b.eq	404250 <ferror@plt+0x27d0>  // b.none
  40423c:	mov	x0, x24
  404240:	bl	401980 <strchr@plt>
  404244:	cbz	x0, 40421c <ferror@plt+0x279c>
  404248:	ldr	x25, [sp, #64]
  40424c:	b	40425c <ferror@plt+0x27dc>
  404250:	mov	w21, w25
  404254:	b	40421c <ferror@plt+0x279c>
  404258:	ldr	x25, [sp, #64]
  40425c:	sub	w0, w20, w21
  404260:	sxtw	x0, w0
  404264:	ldp	x19, x20, [sp, #16]
  404268:	ldp	x21, x22, [sp, #32]
  40426c:	ldp	x23, x24, [sp, #48]
  404270:	ldp	x29, x30, [sp], #80
  404274:	ret
  404278:	mov	w20, #0x0                   	// #0
  40427c:	mov	w21, #0x0                   	// #0
  404280:	b	40425c <ferror@plt+0x27dc>
  404284:	stp	x29, x30, [sp, #-64]!
  404288:	mov	x29, sp
  40428c:	stp	x19, x20, [sp, #16]
  404290:	stp	x21, x22, [sp, #32]
  404294:	mov	x19, x0
  404298:	mov	x22, x1
  40429c:	mov	w21, w2
  4042a0:	str	xzr, [sp, #56]
  4042a4:	bl	401a10 <__errno_location@plt>
  4042a8:	str	wzr, [x0]
  4042ac:	cbz	x19, 4042bc <ferror@plt+0x283c>
  4042b0:	mov	x20, x0
  4042b4:	ldrsb	w0, [x19]
  4042b8:	cbnz	w0, 4042d8 <ferror@plt+0x2858>
  4042bc:	mov	x3, x19
  4042c0:	mov	x2, x22
  4042c4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4042c8:	add	x1, x1, #0xda8
  4042cc:	adrp	x0, 418000 <ferror@plt+0x16580>
  4042d0:	ldr	w0, [x0, #560]
  4042d4:	bl	4019c0 <errx@plt>
  4042d8:	mov	w3, #0x0                   	// #0
  4042dc:	mov	w2, w21
  4042e0:	add	x1, sp, #0x38
  4042e4:	mov	x0, x19
  4042e8:	bl	4017f0 <__strtoul_internal@plt>
  4042ec:	ldr	w1, [x20]
  4042f0:	cbnz	w1, 40431c <ferror@plt+0x289c>
  4042f4:	ldr	x1, [sp, #56]
  4042f8:	cmp	x1, x19
  4042fc:	b.eq	4042bc <ferror@plt+0x283c>  // b.none
  404300:	cbz	x1, 40430c <ferror@plt+0x288c>
  404304:	ldrsb	w1, [x1]
  404308:	cbnz	w1, 4042bc <ferror@plt+0x283c>
  40430c:	ldp	x19, x20, [sp, #16]
  404310:	ldp	x21, x22, [sp, #32]
  404314:	ldp	x29, x30, [sp], #64
  404318:	ret
  40431c:	cmp	w1, #0x22
  404320:	b.ne	4042bc <ferror@plt+0x283c>  // b.any
  404324:	mov	x3, x19
  404328:	mov	x2, x22
  40432c:	adrp	x1, 406000 <ferror@plt+0x4580>
  404330:	add	x1, x1, #0xda8
  404334:	adrp	x0, 418000 <ferror@plt+0x16580>
  404338:	ldr	w0, [x0, #560]
  40433c:	bl	401a60 <err@plt>
  404340:	stp	x29, x30, [sp, #-32]!
  404344:	mov	x29, sp
  404348:	stp	x19, x20, [sp, #16]
  40434c:	mov	x20, x0
  404350:	mov	x19, x1
  404354:	bl	404284 <ferror@plt+0x2804>
  404358:	mov	x1, #0xffffffff            	// #4294967295
  40435c:	cmp	x0, x1
  404360:	b.hi	404370 <ferror@plt+0x28f0>  // b.pmore
  404364:	ldp	x19, x20, [sp, #16]
  404368:	ldp	x29, x30, [sp], #32
  40436c:	ret
  404370:	bl	401a10 <__errno_location@plt>
  404374:	mov	w1, #0x22                  	// #34
  404378:	str	w1, [x0]
  40437c:	mov	x3, x20
  404380:	mov	x2, x19
  404384:	adrp	x1, 406000 <ferror@plt+0x4580>
  404388:	add	x1, x1, #0xda8
  40438c:	adrp	x0, 418000 <ferror@plt+0x16580>
  404390:	ldr	w0, [x0, #560]
  404394:	bl	401a60 <err@plt>
  404398:	stp	x29, x30, [sp, #-32]!
  40439c:	mov	x29, sp
  4043a0:	stp	x19, x20, [sp, #16]
  4043a4:	mov	x20, x0
  4043a8:	mov	x19, x1
  4043ac:	bl	404340 <ferror@plt+0x28c0>
  4043b0:	mov	w1, #0xffff                	// #65535
  4043b4:	cmp	w0, w1
  4043b8:	b.hi	4043c8 <ferror@plt+0x2948>  // b.pmore
  4043bc:	ldp	x19, x20, [sp, #16]
  4043c0:	ldp	x29, x30, [sp], #32
  4043c4:	ret
  4043c8:	bl	401a10 <__errno_location@plt>
  4043cc:	mov	w1, #0x22                  	// #34
  4043d0:	str	w1, [x0]
  4043d4:	mov	x3, x20
  4043d8:	mov	x2, x19
  4043dc:	adrp	x1, 406000 <ferror@plt+0x4580>
  4043e0:	add	x1, x1, #0xda8
  4043e4:	adrp	x0, 418000 <ferror@plt+0x16580>
  4043e8:	ldr	w0, [x0, #560]
  4043ec:	bl	401a60 <err@plt>
  4043f0:	adrp	x1, 418000 <ferror@plt+0x16580>
  4043f4:	str	w0, [x1, #560]
  4043f8:	ret
  4043fc:	stp	x29, x30, [sp, #-128]!
  404400:	mov	x29, sp
  404404:	stp	x19, x20, [sp, #16]
  404408:	str	xzr, [x1]
  40440c:	cbz	x0, 40481c <ferror@plt+0x2d9c>
  404410:	stp	x21, x22, [sp, #32]
  404414:	mov	x19, x0
  404418:	mov	x21, x1
  40441c:	mov	x22, x2
  404420:	ldrsb	w0, [x0]
  404424:	cbz	w0, 404824 <ferror@plt+0x2da4>
  404428:	stp	x23, x24, [sp, #48]
  40442c:	bl	4018e0 <__ctype_b_loc@plt>
  404430:	mov	x24, x0
  404434:	ldr	x4, [x0]
  404438:	mov	x1, x19
  40443c:	ldrsb	w2, [x1]
  404440:	and	x0, x2, #0xff
  404444:	ldrh	w3, [x4, x0, lsl #1]
  404448:	tbz	w3, #13, 404454 <ferror@plt+0x29d4>
  40444c:	add	x1, x1, #0x1
  404450:	b	40443c <ferror@plt+0x29bc>
  404454:	cmp	w2, #0x2d
  404458:	b.eq	404848 <ferror@plt+0x2dc8>  // b.none
  40445c:	stp	x25, x26, [sp, #64]
  404460:	bl	401a10 <__errno_location@plt>
  404464:	mov	x25, x0
  404468:	str	wzr, [x0]
  40446c:	str	xzr, [sp, #120]
  404470:	mov	w3, #0x0                   	// #0
  404474:	mov	w2, #0x0                   	// #0
  404478:	add	x1, sp, #0x78
  40447c:	mov	x0, x19
  404480:	bl	4017f0 <__strtoul_internal@plt>
  404484:	mov	x26, x0
  404488:	ldr	x20, [sp, #120]
  40448c:	cmp	x20, x19
  404490:	b.eq	4044cc <ferror@plt+0x2a4c>  // b.none
  404494:	ldr	w0, [x25]
  404498:	cbz	w0, 4044a8 <ferror@plt+0x2a28>
  40449c:	sub	x1, x26, #0x1
  4044a0:	cmn	x1, #0x3
  4044a4:	b.hi	4044e8 <ferror@plt+0x2a68>  // b.pmore
  4044a8:	cbz	x20, 4047e8 <ferror@plt+0x2d68>
  4044ac:	ldrsb	w0, [x20]
  4044b0:	cbz	w0, 4047f0 <ferror@plt+0x2d70>
  4044b4:	stp	x27, x28, [sp, #80]
  4044b8:	mov	w19, #0x0                   	// #0
  4044bc:	mov	x27, #0x0                   	// #0
  4044c0:	add	x0, sp, #0x78
  4044c4:	str	x0, [sp, #104]
  4044c8:	b	4045d4 <ferror@plt+0x2b54>
  4044cc:	ldr	w0, [x25]
  4044d0:	mov	w20, #0xffffffea            	// #-22
  4044d4:	cbnz	w0, 4044e8 <ferror@plt+0x2a68>
  4044d8:	ldp	x21, x22, [sp, #32]
  4044dc:	ldp	x23, x24, [sp, #48]
  4044e0:	ldp	x25, x26, [sp, #64]
  4044e4:	b	40482c <ferror@plt+0x2dac>
  4044e8:	neg	w20, w0
  4044ec:	b	4047f8 <ferror@plt+0x2d78>
  4044f0:	ldrsb	w0, [x20, #2]
  4044f4:	and	w0, w0, #0xffffffdf
  4044f8:	cmp	w0, #0x42
  4044fc:	b.ne	4045f4 <ferror@plt+0x2b74>  // b.any
  404500:	ldrsb	w0, [x20, #3]
  404504:	cbnz	w0, 4045f4 <ferror@plt+0x2b74>
  404508:	mov	w23, #0x400                 	// #1024
  40450c:	b	404518 <ferror@plt+0x2a98>
  404510:	cbnz	w0, 4045f4 <ferror@plt+0x2b74>
  404514:	mov	w23, #0x400                 	// #1024
  404518:	ldrsb	w20, [x20]
  40451c:	mov	w1, w20
  404520:	adrp	x0, 406000 <ferror@plt+0x4580>
  404524:	add	x0, x0, #0xdb8
  404528:	bl	401980 <strchr@plt>
  40452c:	cbz	x0, 4046d0 <ferror@plt+0x2c50>
  404530:	adrp	x2, 406000 <ferror@plt+0x4580>
  404534:	add	x2, x2, #0xdb8
  404538:	sub	x0, x0, x2
  40453c:	add	w2, w0, #0x1
  404540:	cbz	w2, 4048e8 <ferror@plt+0x2e68>
  404544:	sxtw	x3, w23
  404548:	umulh	x0, x26, x3
  40454c:	cbnz	x0, 404718 <ferror@plt+0x2c98>
  404550:	sub	w1, w2, #0x2
  404554:	mul	x26, x26, x3
  404558:	cmn	w1, #0x1
  40455c:	b.eq	4046f8 <ferror@plt+0x2c78>  // b.none
  404560:	umulh	x0, x26, x3
  404564:	sub	w1, w1, #0x1
  404568:	cbz	x0, 404554 <ferror@plt+0x2ad4>
  40456c:	mov	w20, #0xffffffde            	// #-34
  404570:	b	4046fc <ferror@plt+0x2c7c>
  404574:	ldrsb	w0, [x20]
  404578:	cbz	w0, 404888 <ferror@plt+0x2e08>
  40457c:	mov	x2, x23
  404580:	mov	x1, x20
  404584:	mov	x0, x28
  404588:	bl	4017b0 <strncmp@plt>
  40458c:	cbnz	w0, 4048a0 <ferror@plt+0x2e20>
  404590:	add	x1, x20, x23
  404594:	ldrsb	w0, [x20, x23]
  404598:	cmp	w0, #0x30
  40459c:	b.ne	40462c <ferror@plt+0x2bac>  // b.any
  4045a0:	mov	x20, x1
  4045a4:	add	w2, w19, #0x1
  4045a8:	sub	w19, w20, w1
  4045ac:	add	w19, w19, w2
  4045b0:	ldrsb	w0, [x20, #1]!
  4045b4:	cmp	w0, #0x30
  4045b8:	b.eq	4045a8 <ferror@plt+0x2b28>  // b.none
  4045bc:	sxtb	x0, w0
  4045c0:	ldr	x1, [x24]
  4045c4:	ldrh	w0, [x1, x0, lsl #1]
  4045c8:	tbnz	w0, #11, 404634 <ferror@plt+0x2bb4>
  4045cc:	str	x20, [sp, #120]
  4045d0:	ldr	x20, [sp, #120]
  4045d4:	ldrsb	w0, [x20, #1]
  4045d8:	cmp	w0, #0x69
  4045dc:	b.eq	4044f0 <ferror@plt+0x2a70>  // b.none
  4045e0:	and	w1, w0, #0xffffffdf
  4045e4:	cmp	w1, #0x42
  4045e8:	b.ne	404510 <ferror@plt+0x2a90>  // b.any
  4045ec:	ldrsb	w0, [x20, #2]
  4045f0:	cbz	w0, 4046c8 <ferror@plt+0x2c48>
  4045f4:	bl	401730 <localeconv@plt>
  4045f8:	cbz	x0, 404858 <ferror@plt+0x2dd8>
  4045fc:	ldr	x28, [x0]
  404600:	cbz	x28, 404870 <ferror@plt+0x2df0>
  404604:	mov	x0, x28
  404608:	bl	401680 <strlen@plt>
  40460c:	mov	x23, x0
  404610:	cbz	x27, 404574 <ferror@plt+0x2af4>
  404614:	mov	w20, #0xffffffea            	// #-22
  404618:	ldp	x21, x22, [sp, #32]
  40461c:	ldp	x23, x24, [sp, #48]
  404620:	ldp	x25, x26, [sp, #64]
  404624:	ldp	x27, x28, [sp, #80]
  404628:	b	40482c <ferror@plt+0x2dac>
  40462c:	mov	x20, x1
  404630:	b	4045bc <ferror@plt+0x2b3c>
  404634:	str	wzr, [x25]
  404638:	str	xzr, [sp, #120]
  40463c:	mov	w3, #0x0                   	// #0
  404640:	mov	w2, #0x0                   	// #0
  404644:	ldr	x1, [sp, #104]
  404648:	mov	x0, x20
  40464c:	bl	4017f0 <__strtoul_internal@plt>
  404650:	mov	x27, x0
  404654:	ldr	x0, [sp, #120]
  404658:	cmp	x0, x20
  40465c:	b.eq	40469c <ferror@plt+0x2c1c>  // b.none
  404660:	ldr	w1, [x25]
  404664:	cbz	w1, 404674 <ferror@plt+0x2bf4>
  404668:	sub	x2, x27, #0x1
  40466c:	cmn	x2, #0x3
  404670:	b.hi	4046bc <ferror@plt+0x2c3c>  // b.pmore
  404674:	cbz	x27, 4045d0 <ferror@plt+0x2b50>
  404678:	cbz	x0, 4048b8 <ferror@plt+0x2e38>
  40467c:	ldrsb	w0, [x0]
  404680:	cbnz	w0, 4045d0 <ferror@plt+0x2b50>
  404684:	mov	w20, #0xffffffea            	// #-22
  404688:	ldp	x21, x22, [sp, #32]
  40468c:	ldp	x23, x24, [sp, #48]
  404690:	ldp	x25, x26, [sp, #64]
  404694:	ldp	x27, x28, [sp, #80]
  404698:	b	40482c <ferror@plt+0x2dac>
  40469c:	ldr	w1, [x25]
  4046a0:	mov	w20, #0xffffffea            	// #-22
  4046a4:	cbnz	w1, 4046bc <ferror@plt+0x2c3c>
  4046a8:	ldp	x21, x22, [sp, #32]
  4046ac:	ldp	x23, x24, [sp, #48]
  4046b0:	ldp	x25, x26, [sp, #64]
  4046b4:	ldp	x27, x28, [sp, #80]
  4046b8:	b	40482c <ferror@plt+0x2dac>
  4046bc:	neg	w20, w1
  4046c0:	ldp	x27, x28, [sp, #80]
  4046c4:	b	4047f8 <ferror@plt+0x2d78>
  4046c8:	mov	w23, #0x3e8                 	// #1000
  4046cc:	b	404518 <ferror@plt+0x2a98>
  4046d0:	mov	w1, w20
  4046d4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4046d8:	add	x0, x0, #0xdc8
  4046dc:	bl	401980 <strchr@plt>
  4046e0:	cbz	x0, 4048d0 <ferror@plt+0x2e50>
  4046e4:	adrp	x2, 406000 <ferror@plt+0x4580>
  4046e8:	add	x2, x2, #0xdc8
  4046ec:	sub	x0, x0, x2
  4046f0:	add	w2, w0, #0x1
  4046f4:	b	404540 <ferror@plt+0x2ac0>
  4046f8:	mov	w20, #0x0                   	// #0
  4046fc:	cbz	x22, 404704 <ferror@plt+0x2c84>
  404700:	str	w2, [x22]
  404704:	cmp	x27, #0x0
  404708:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40470c:	b.ne	404720 <ferror@plt+0x2ca0>  // b.any
  404710:	ldp	x27, x28, [sp, #80]
  404714:	b	4047f4 <ferror@plt+0x2d74>
  404718:	mov	w20, #0xffffffde            	// #-34
  40471c:	b	4046fc <ferror@plt+0x2c7c>
  404720:	sxtw	x23, w23
  404724:	sub	w0, w2, #0x2
  404728:	mov	x4, #0x1                   	// #1
  40472c:	mul	x4, x4, x23
  404730:	cmn	w0, #0x1
  404734:	b.eq	404744 <ferror@plt+0x2cc4>  // b.none
  404738:	umulh	x1, x4, x23
  40473c:	sub	w0, w0, #0x1
  404740:	cbz	x1, 40472c <ferror@plt+0x2cac>
  404744:	cmp	x27, #0xa
  404748:	b.ls	404794 <ferror@plt+0x2d14>  // b.plast
  40474c:	mov	x0, #0xa                   	// #10
  404750:	add	x0, x0, x0, lsl #2
  404754:	lsl	x1, x0, #1
  404758:	mov	x0, x1
  40475c:	cmp	x27, x1
  404760:	b.hi	404750 <ferror@plt+0x2cd0>  // b.pmore
  404764:	cmp	w19, #0x0
  404768:	b.le	404784 <ferror@plt+0x2d04>
  40476c:	mov	w1, #0x0                   	// #0
  404770:	add	x0, x0, x0, lsl #2
  404774:	lsl	x0, x0, #1
  404778:	add	w1, w1, #0x1
  40477c:	cmp	w19, w1
  404780:	b.ne	404770 <ferror@plt+0x2cf0>  // b.any
  404784:	mov	x2, #0x1                   	// #1
  404788:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  40478c:	movk	x6, #0xcccd
  404790:	b	4047a4 <ferror@plt+0x2d24>
  404794:	mov	x0, #0xa                   	// #10
  404798:	b	404764 <ferror@plt+0x2ce4>
  40479c:	cmp	x5, #0x9
  4047a0:	b.ls	4047e0 <ferror@plt+0x2d60>  // b.plast
  4047a4:	umulh	x3, x27, x6
  4047a8:	lsr	x1, x3, #3
  4047ac:	add	x1, x1, x1, lsl #2
  4047b0:	sub	x1, x27, x1, lsl #1
  4047b4:	mov	x5, x27
  4047b8:	lsr	x27, x3, #3
  4047bc:	mov	x3, x2
  4047c0:	add	x2, x2, x2, lsl #2
  4047c4:	lsl	x2, x2, #1
  4047c8:	cbz	w1, 40479c <ferror@plt+0x2d1c>
  4047cc:	udiv	x3, x0, x3
  4047d0:	udiv	x1, x3, x1
  4047d4:	udiv	x1, x4, x1
  4047d8:	add	x26, x26, x1
  4047dc:	b	40479c <ferror@plt+0x2d1c>
  4047e0:	ldp	x27, x28, [sp, #80]
  4047e4:	b	4047f4 <ferror@plt+0x2d74>
  4047e8:	mov	w20, #0x0                   	// #0
  4047ec:	b	4047f4 <ferror@plt+0x2d74>
  4047f0:	mov	w20, #0x0                   	// #0
  4047f4:	str	x26, [x21]
  4047f8:	tbnz	w20, #31, 40480c <ferror@plt+0x2d8c>
  4047fc:	ldp	x21, x22, [sp, #32]
  404800:	ldp	x23, x24, [sp, #48]
  404804:	ldp	x25, x26, [sp, #64]
  404808:	b	404838 <ferror@plt+0x2db8>
  40480c:	ldp	x21, x22, [sp, #32]
  404810:	ldp	x23, x24, [sp, #48]
  404814:	ldp	x25, x26, [sp, #64]
  404818:	b	40482c <ferror@plt+0x2dac>
  40481c:	mov	w20, #0xffffffea            	// #-22
  404820:	b	40482c <ferror@plt+0x2dac>
  404824:	mov	w20, #0xffffffea            	// #-22
  404828:	ldp	x21, x22, [sp, #32]
  40482c:	bl	401a10 <__errno_location@plt>
  404830:	neg	w1, w20
  404834:	str	w1, [x0]
  404838:	mov	w0, w20
  40483c:	ldp	x19, x20, [sp, #16]
  404840:	ldp	x29, x30, [sp], #128
  404844:	ret
  404848:	mov	w20, #0xffffffea            	// #-22
  40484c:	ldp	x21, x22, [sp, #32]
  404850:	ldp	x23, x24, [sp, #48]
  404854:	b	40482c <ferror@plt+0x2dac>
  404858:	mov	w20, #0xffffffea            	// #-22
  40485c:	ldp	x21, x22, [sp, #32]
  404860:	ldp	x23, x24, [sp, #48]
  404864:	ldp	x25, x26, [sp, #64]
  404868:	ldp	x27, x28, [sp, #80]
  40486c:	b	40482c <ferror@plt+0x2dac>
  404870:	mov	w20, #0xffffffea            	// #-22
  404874:	ldp	x21, x22, [sp, #32]
  404878:	ldp	x23, x24, [sp, #48]
  40487c:	ldp	x25, x26, [sp, #64]
  404880:	ldp	x27, x28, [sp, #80]
  404884:	b	40482c <ferror@plt+0x2dac>
  404888:	mov	w20, #0xffffffea            	// #-22
  40488c:	ldp	x21, x22, [sp, #32]
  404890:	ldp	x23, x24, [sp, #48]
  404894:	ldp	x25, x26, [sp, #64]
  404898:	ldp	x27, x28, [sp, #80]
  40489c:	b	40482c <ferror@plt+0x2dac>
  4048a0:	mov	w20, #0xffffffea            	// #-22
  4048a4:	ldp	x21, x22, [sp, #32]
  4048a8:	ldp	x23, x24, [sp, #48]
  4048ac:	ldp	x25, x26, [sp, #64]
  4048b0:	ldp	x27, x28, [sp, #80]
  4048b4:	b	40482c <ferror@plt+0x2dac>
  4048b8:	mov	w20, #0xffffffea            	// #-22
  4048bc:	ldp	x21, x22, [sp, #32]
  4048c0:	ldp	x23, x24, [sp, #48]
  4048c4:	ldp	x25, x26, [sp, #64]
  4048c8:	ldp	x27, x28, [sp, #80]
  4048cc:	b	40482c <ferror@plt+0x2dac>
  4048d0:	mov	w20, #0xffffffea            	// #-22
  4048d4:	ldp	x21, x22, [sp, #32]
  4048d8:	ldp	x23, x24, [sp, #48]
  4048dc:	ldp	x25, x26, [sp, #64]
  4048e0:	ldp	x27, x28, [sp, #80]
  4048e4:	b	40482c <ferror@plt+0x2dac>
  4048e8:	mov	w20, w2
  4048ec:	cbnz	x22, 404700 <ferror@plt+0x2c80>
  4048f0:	ldp	x27, x28, [sp, #80]
  4048f4:	b	4047f4 <ferror@plt+0x2d74>
  4048f8:	stp	x29, x30, [sp, #-16]!
  4048fc:	mov	x29, sp
  404900:	mov	x2, #0x0                   	// #0
  404904:	bl	4043fc <ferror@plt+0x297c>
  404908:	ldp	x29, x30, [sp], #16
  40490c:	ret
  404910:	stp	x29, x30, [sp, #-48]!
  404914:	mov	x29, sp
  404918:	stp	x19, x20, [sp, #16]
  40491c:	stp	x21, x22, [sp, #32]
  404920:	mov	x21, x0
  404924:	mov	x22, x1
  404928:	mov	x20, x0
  40492c:	cbnz	x0, 404940 <ferror@plt+0x2ec0>
  404930:	cbnz	x1, 404960 <ferror@plt+0x2ee0>
  404934:	mov	w0, #0x0                   	// #0
  404938:	b	404980 <ferror@plt+0x2f00>
  40493c:	add	x20, x20, #0x1
  404940:	ldrsb	w19, [x20]
  404944:	cbz	w19, 40495c <ferror@plt+0x2edc>
  404948:	bl	4018e0 <__ctype_b_loc@plt>
  40494c:	and	x19, x19, #0xff
  404950:	ldr	x2, [x0]
  404954:	ldrh	w2, [x2, x19, lsl #1]
  404958:	tbnz	w2, #11, 40493c <ferror@plt+0x2ebc>
  40495c:	cbz	x22, 404964 <ferror@plt+0x2ee4>
  404960:	str	x20, [x22]
  404964:	cmp	x20, #0x0
  404968:	mov	w0, #0x0                   	// #0
  40496c:	ccmp	x21, x20, #0x2, ne  // ne = any
  404970:	b.cs	404980 <ferror@plt+0x2f00>  // b.hs, b.nlast
  404974:	ldrsb	w0, [x20]
  404978:	cmp	w0, #0x0
  40497c:	cset	w0, eq  // eq = none
  404980:	ldp	x19, x20, [sp, #16]
  404984:	ldp	x21, x22, [sp, #32]
  404988:	ldp	x29, x30, [sp], #48
  40498c:	ret
  404990:	stp	x29, x30, [sp, #-48]!
  404994:	mov	x29, sp
  404998:	stp	x19, x20, [sp, #16]
  40499c:	stp	x21, x22, [sp, #32]
  4049a0:	mov	x21, x0
  4049a4:	mov	x22, x1
  4049a8:	mov	x20, x0
  4049ac:	cbnz	x0, 4049c0 <ferror@plt+0x2f40>
  4049b0:	cbnz	x1, 4049e0 <ferror@plt+0x2f60>
  4049b4:	mov	w0, #0x0                   	// #0
  4049b8:	b	404a00 <ferror@plt+0x2f80>
  4049bc:	add	x20, x20, #0x1
  4049c0:	ldrsb	w19, [x20]
  4049c4:	cbz	w19, 4049dc <ferror@plt+0x2f5c>
  4049c8:	bl	4018e0 <__ctype_b_loc@plt>
  4049cc:	and	x19, x19, #0xff
  4049d0:	ldr	x2, [x0]
  4049d4:	ldrh	w2, [x2, x19, lsl #1]
  4049d8:	tbnz	w2, #12, 4049bc <ferror@plt+0x2f3c>
  4049dc:	cbz	x22, 4049e4 <ferror@plt+0x2f64>
  4049e0:	str	x20, [x22]
  4049e4:	cmp	x20, #0x0
  4049e8:	mov	w0, #0x0                   	// #0
  4049ec:	ccmp	x21, x20, #0x2, ne  // ne = any
  4049f0:	b.cs	404a00 <ferror@plt+0x2f80>  // b.hs, b.nlast
  4049f4:	ldrsb	w0, [x20]
  4049f8:	cmp	w0, #0x0
  4049fc:	cset	w0, eq  // eq = none
  404a00:	ldp	x19, x20, [sp, #16]
  404a04:	ldp	x21, x22, [sp, #32]
  404a08:	ldp	x29, x30, [sp], #48
  404a0c:	ret
  404a10:	stp	x29, x30, [sp, #-128]!
  404a14:	mov	x29, sp
  404a18:	stp	x19, x20, [sp, #16]
  404a1c:	stp	x21, x22, [sp, #32]
  404a20:	mov	x20, x0
  404a24:	mov	x22, x1
  404a28:	str	x2, [sp, #80]
  404a2c:	str	x3, [sp, #88]
  404a30:	str	x4, [sp, #96]
  404a34:	str	x5, [sp, #104]
  404a38:	str	x6, [sp, #112]
  404a3c:	str	x7, [sp, #120]
  404a40:	add	x0, sp, #0x80
  404a44:	str	x0, [sp, #48]
  404a48:	str	x0, [sp, #56]
  404a4c:	add	x0, sp, #0x50
  404a50:	str	x0, [sp, #64]
  404a54:	mov	w0, #0xffffffd0            	// #-48
  404a58:	str	w0, [sp, #72]
  404a5c:	str	wzr, [sp, #76]
  404a60:	add	x21, sp, #0x80
  404a64:	b	404b04 <ferror@plt+0x3084>
  404a68:	add	w0, w3, #0x8
  404a6c:	str	w0, [sp, #72]
  404a70:	cmp	w0, #0x0
  404a74:	b.le	404a88 <ferror@plt+0x3008>
  404a78:	add	x0, x2, #0xf
  404a7c:	and	x0, x0, #0xfffffffffffffff8
  404a80:	str	x0, [sp, #48]
  404a84:	b	404b1c <ferror@plt+0x309c>
  404a88:	ldr	x1, [x21, w3, sxtw]
  404a8c:	cbz	x1, 404b24 <ferror@plt+0x30a4>
  404a90:	cbz	w0, 404ad4 <ferror@plt+0x3054>
  404a94:	add	w3, w3, #0x10
  404a98:	str	w3, [sp, #72]
  404a9c:	cmp	w3, #0x0
  404aa0:	b.le	404ab4 <ferror@plt+0x3034>
  404aa4:	add	x0, x2, #0xf
  404aa8:	and	x0, x0, #0xfffffffffffffff8
  404aac:	str	x0, [sp, #48]
  404ab0:	b	404ae0 <ferror@plt+0x3060>
  404ab4:	add	x2, x21, w0, sxtw
  404ab8:	b	404ae0 <ferror@plt+0x3060>
  404abc:	mov	w0, #0x1                   	// #1
  404ac0:	ldp	x19, x20, [sp, #16]
  404ac4:	ldp	x21, x22, [sp, #32]
  404ac8:	ldp	x29, x30, [sp], #128
  404acc:	ret
  404ad0:	ldr	x2, [sp, #48]
  404ad4:	add	x0, x2, #0xf
  404ad8:	and	x0, x0, #0xfffffffffffffff8
  404adc:	str	x0, [sp, #48]
  404ae0:	ldr	x19, [x2]
  404ae4:	cbz	x19, 404b24 <ferror@plt+0x30a4>
  404ae8:	mov	x0, x20
  404aec:	bl	4018c0 <strcmp@plt>
  404af0:	cbz	w0, 404abc <ferror@plt+0x303c>
  404af4:	mov	x1, x19
  404af8:	mov	x0, x20
  404afc:	bl	4018c0 <strcmp@plt>
  404b00:	cbz	w0, 404ac0 <ferror@plt+0x3040>
  404b04:	ldr	w3, [sp, #72]
  404b08:	ldr	x2, [sp, #48]
  404b0c:	tbnz	w3, #31, 404a68 <ferror@plt+0x2fe8>
  404b10:	add	x0, x2, #0xf
  404b14:	and	x0, x0, #0xfffffffffffffff8
  404b18:	str	x0, [sp, #48]
  404b1c:	ldr	x1, [x2]
  404b20:	cbnz	x1, 404ad0 <ferror@plt+0x3050>
  404b24:	mov	x3, x20
  404b28:	mov	x2, x22
  404b2c:	adrp	x1, 406000 <ferror@plt+0x4580>
  404b30:	add	x1, x1, #0xda8
  404b34:	adrp	x0, 418000 <ferror@plt+0x16580>
  404b38:	ldr	w0, [x0, #560]
  404b3c:	bl	4019c0 <errx@plt>
  404b40:	cbz	x1, 404b78 <ferror@plt+0x30f8>
  404b44:	add	x3, x0, x1
  404b48:	sxtb	w2, w2
  404b4c:	ldrsb	w1, [x0]
  404b50:	cbz	w1, 404b70 <ferror@plt+0x30f0>
  404b54:	cmp	w2, w1
  404b58:	b.eq	404b74 <ferror@plt+0x30f4>  // b.none
  404b5c:	add	x0, x0, #0x1
  404b60:	cmp	x3, x0
  404b64:	b.ne	404b4c <ferror@plt+0x30cc>  // b.any
  404b68:	mov	x0, #0x0                   	// #0
  404b6c:	b	404b74 <ferror@plt+0x30f4>
  404b70:	mov	x0, #0x0                   	// #0
  404b74:	ret
  404b78:	mov	x0, #0x0                   	// #0
  404b7c:	b	404b74 <ferror@plt+0x30f4>
  404b80:	stp	x29, x30, [sp, #-16]!
  404b84:	mov	x29, sp
  404b88:	mov	w2, #0xa                   	// #10
  404b8c:	bl	404398 <ferror@plt+0x2918>
  404b90:	ldp	x29, x30, [sp], #16
  404b94:	ret
  404b98:	stp	x29, x30, [sp, #-16]!
  404b9c:	mov	x29, sp
  404ba0:	mov	w2, #0x10                  	// #16
  404ba4:	bl	404398 <ferror@plt+0x2918>
  404ba8:	ldp	x29, x30, [sp], #16
  404bac:	ret
  404bb0:	stp	x29, x30, [sp, #-16]!
  404bb4:	mov	x29, sp
  404bb8:	mov	w2, #0xa                   	// #10
  404bbc:	bl	404340 <ferror@plt+0x28c0>
  404bc0:	ldp	x29, x30, [sp], #16
  404bc4:	ret
  404bc8:	stp	x29, x30, [sp, #-16]!
  404bcc:	mov	x29, sp
  404bd0:	mov	w2, #0x10                  	// #16
  404bd4:	bl	404340 <ferror@plt+0x28c0>
  404bd8:	ldp	x29, x30, [sp], #16
  404bdc:	ret
  404be0:	stp	x29, x30, [sp, #-64]!
  404be4:	mov	x29, sp
  404be8:	stp	x19, x20, [sp, #16]
  404bec:	str	x21, [sp, #32]
  404bf0:	mov	x19, x0
  404bf4:	mov	x21, x1
  404bf8:	str	xzr, [sp, #56]
  404bfc:	bl	401a10 <__errno_location@plt>
  404c00:	str	wzr, [x0]
  404c04:	cbz	x19, 404c14 <ferror@plt+0x3194>
  404c08:	mov	x20, x0
  404c0c:	ldrsb	w0, [x19]
  404c10:	cbnz	w0, 404c30 <ferror@plt+0x31b0>
  404c14:	mov	x3, x19
  404c18:	mov	x2, x21
  404c1c:	adrp	x1, 406000 <ferror@plt+0x4580>
  404c20:	add	x1, x1, #0xda8
  404c24:	adrp	x0, 418000 <ferror@plt+0x16580>
  404c28:	ldr	w0, [x0, #560]
  404c2c:	bl	4019c0 <errx@plt>
  404c30:	mov	w3, #0x0                   	// #0
  404c34:	mov	w2, #0xa                   	// #10
  404c38:	add	x1, sp, #0x38
  404c3c:	mov	x0, x19
  404c40:	bl	4017a0 <__strtol_internal@plt>
  404c44:	ldr	w1, [x20]
  404c48:	cbnz	w1, 404c74 <ferror@plt+0x31f4>
  404c4c:	ldr	x1, [sp, #56]
  404c50:	cmp	x1, x19
  404c54:	b.eq	404c14 <ferror@plt+0x3194>  // b.none
  404c58:	cbz	x1, 404c64 <ferror@plt+0x31e4>
  404c5c:	ldrsb	w1, [x1]
  404c60:	cbnz	w1, 404c14 <ferror@plt+0x3194>
  404c64:	ldp	x19, x20, [sp, #16]
  404c68:	ldr	x21, [sp, #32]
  404c6c:	ldp	x29, x30, [sp], #64
  404c70:	ret
  404c74:	cmp	w1, #0x22
  404c78:	b.ne	404c14 <ferror@plt+0x3194>  // b.any
  404c7c:	mov	x3, x19
  404c80:	mov	x2, x21
  404c84:	adrp	x1, 406000 <ferror@plt+0x4580>
  404c88:	add	x1, x1, #0xda8
  404c8c:	adrp	x0, 418000 <ferror@plt+0x16580>
  404c90:	ldr	w0, [x0, #560]
  404c94:	bl	401a60 <err@plt>
  404c98:	stp	x29, x30, [sp, #-32]!
  404c9c:	mov	x29, sp
  404ca0:	stp	x19, x20, [sp, #16]
  404ca4:	mov	x20, x0
  404ca8:	mov	x19, x1
  404cac:	bl	404be0 <ferror@plt+0x3160>
  404cb0:	mov	x2, #0x80000000            	// #2147483648
  404cb4:	add	x2, x0, x2
  404cb8:	mov	x1, #0xffffffff            	// #4294967295
  404cbc:	cmp	x2, x1
  404cc0:	b.hi	404cd0 <ferror@plt+0x3250>  // b.pmore
  404cc4:	ldp	x19, x20, [sp, #16]
  404cc8:	ldp	x29, x30, [sp], #32
  404ccc:	ret
  404cd0:	bl	401a10 <__errno_location@plt>
  404cd4:	mov	w1, #0x22                  	// #34
  404cd8:	str	w1, [x0]
  404cdc:	mov	x3, x20
  404ce0:	mov	x2, x19
  404ce4:	adrp	x1, 406000 <ferror@plt+0x4580>
  404ce8:	add	x1, x1, #0xda8
  404cec:	adrp	x0, 418000 <ferror@plt+0x16580>
  404cf0:	ldr	w0, [x0, #560]
  404cf4:	bl	401a60 <err@plt>
  404cf8:	stp	x29, x30, [sp, #-32]!
  404cfc:	mov	x29, sp
  404d00:	stp	x19, x20, [sp, #16]
  404d04:	mov	x20, x0
  404d08:	mov	x19, x1
  404d0c:	bl	404c98 <ferror@plt+0x3218>
  404d10:	add	w2, w0, #0x8, lsl #12
  404d14:	mov	w1, #0xffff                	// #65535
  404d18:	cmp	w2, w1
  404d1c:	b.hi	404d2c <ferror@plt+0x32ac>  // b.pmore
  404d20:	ldp	x19, x20, [sp, #16]
  404d24:	ldp	x29, x30, [sp], #32
  404d28:	ret
  404d2c:	bl	401a10 <__errno_location@plt>
  404d30:	mov	w1, #0x22                  	// #34
  404d34:	str	w1, [x0]
  404d38:	mov	x3, x20
  404d3c:	mov	x2, x19
  404d40:	adrp	x1, 406000 <ferror@plt+0x4580>
  404d44:	add	x1, x1, #0xda8
  404d48:	adrp	x0, 418000 <ferror@plt+0x16580>
  404d4c:	ldr	w0, [x0, #560]
  404d50:	bl	401a60 <err@plt>
  404d54:	stp	x29, x30, [sp, #-16]!
  404d58:	mov	x29, sp
  404d5c:	mov	w2, #0xa                   	// #10
  404d60:	bl	404284 <ferror@plt+0x2804>
  404d64:	ldp	x29, x30, [sp], #16
  404d68:	ret
  404d6c:	stp	x29, x30, [sp, #-16]!
  404d70:	mov	x29, sp
  404d74:	mov	w2, #0x10                  	// #16
  404d78:	bl	404284 <ferror@plt+0x2804>
  404d7c:	ldp	x29, x30, [sp], #16
  404d80:	ret
  404d84:	stp	x29, x30, [sp, #-64]!
  404d88:	mov	x29, sp
  404d8c:	stp	x19, x20, [sp, #16]
  404d90:	str	x21, [sp, #32]
  404d94:	mov	x19, x0
  404d98:	mov	x21, x1
  404d9c:	str	xzr, [sp, #56]
  404da0:	bl	401a10 <__errno_location@plt>
  404da4:	str	wzr, [x0]
  404da8:	cbz	x19, 404db8 <ferror@plt+0x3338>
  404dac:	mov	x20, x0
  404db0:	ldrsb	w0, [x19]
  404db4:	cbnz	w0, 404dd4 <ferror@plt+0x3354>
  404db8:	mov	x3, x19
  404dbc:	mov	x2, x21
  404dc0:	adrp	x1, 406000 <ferror@plt+0x4580>
  404dc4:	add	x1, x1, #0xda8
  404dc8:	adrp	x0, 418000 <ferror@plt+0x16580>
  404dcc:	ldr	w0, [x0, #560]
  404dd0:	bl	4019c0 <errx@plt>
  404dd4:	add	x1, sp, #0x38
  404dd8:	mov	x0, x19
  404ddc:	bl	4016d0 <strtod@plt>
  404de0:	ldr	w0, [x20]
  404de4:	cbnz	w0, 404e10 <ferror@plt+0x3390>
  404de8:	ldr	x0, [sp, #56]
  404dec:	cmp	x0, x19
  404df0:	b.eq	404db8 <ferror@plt+0x3338>  // b.none
  404df4:	cbz	x0, 404e00 <ferror@plt+0x3380>
  404df8:	ldrsb	w0, [x0]
  404dfc:	cbnz	w0, 404db8 <ferror@plt+0x3338>
  404e00:	ldp	x19, x20, [sp, #16]
  404e04:	ldr	x21, [sp, #32]
  404e08:	ldp	x29, x30, [sp], #64
  404e0c:	ret
  404e10:	cmp	w0, #0x22
  404e14:	b.ne	404db8 <ferror@plt+0x3338>  // b.any
  404e18:	mov	x3, x19
  404e1c:	mov	x2, x21
  404e20:	adrp	x1, 406000 <ferror@plt+0x4580>
  404e24:	add	x1, x1, #0xda8
  404e28:	adrp	x0, 418000 <ferror@plt+0x16580>
  404e2c:	ldr	w0, [x0, #560]
  404e30:	bl	401a60 <err@plt>
  404e34:	stp	x29, x30, [sp, #-64]!
  404e38:	mov	x29, sp
  404e3c:	stp	x19, x20, [sp, #16]
  404e40:	str	x21, [sp, #32]
  404e44:	mov	x19, x0
  404e48:	mov	x21, x1
  404e4c:	str	xzr, [sp, #56]
  404e50:	bl	401a10 <__errno_location@plt>
  404e54:	str	wzr, [x0]
  404e58:	cbz	x19, 404e68 <ferror@plt+0x33e8>
  404e5c:	mov	x20, x0
  404e60:	ldrsb	w0, [x19]
  404e64:	cbnz	w0, 404e84 <ferror@plt+0x3404>
  404e68:	mov	x3, x19
  404e6c:	mov	x2, x21
  404e70:	adrp	x1, 406000 <ferror@plt+0x4580>
  404e74:	add	x1, x1, #0xda8
  404e78:	adrp	x0, 418000 <ferror@plt+0x16580>
  404e7c:	ldr	w0, [x0, #560]
  404e80:	bl	4019c0 <errx@plt>
  404e84:	mov	w2, #0xa                   	// #10
  404e88:	add	x1, sp, #0x38
  404e8c:	mov	x0, x19
  404e90:	bl	4018f0 <strtol@plt>
  404e94:	ldr	w1, [x20]
  404e98:	cbnz	w1, 404ec4 <ferror@plt+0x3444>
  404e9c:	ldr	x1, [sp, #56]
  404ea0:	cmp	x1, x19
  404ea4:	b.eq	404e68 <ferror@plt+0x33e8>  // b.none
  404ea8:	cbz	x1, 404eb4 <ferror@plt+0x3434>
  404eac:	ldrsb	w1, [x1]
  404eb0:	cbnz	w1, 404e68 <ferror@plt+0x33e8>
  404eb4:	ldp	x19, x20, [sp, #16]
  404eb8:	ldr	x21, [sp, #32]
  404ebc:	ldp	x29, x30, [sp], #64
  404ec0:	ret
  404ec4:	cmp	w1, #0x22
  404ec8:	b.ne	404e68 <ferror@plt+0x33e8>  // b.any
  404ecc:	mov	x3, x19
  404ed0:	mov	x2, x21
  404ed4:	adrp	x1, 406000 <ferror@plt+0x4580>
  404ed8:	add	x1, x1, #0xda8
  404edc:	adrp	x0, 418000 <ferror@plt+0x16580>
  404ee0:	ldr	w0, [x0, #560]
  404ee4:	bl	401a60 <err@plt>
  404ee8:	stp	x29, x30, [sp, #-64]!
  404eec:	mov	x29, sp
  404ef0:	stp	x19, x20, [sp, #16]
  404ef4:	str	x21, [sp, #32]
  404ef8:	mov	x19, x0
  404efc:	mov	x21, x1
  404f00:	str	xzr, [sp, #56]
  404f04:	bl	401a10 <__errno_location@plt>
  404f08:	str	wzr, [x0]
  404f0c:	cbz	x19, 404f1c <ferror@plt+0x349c>
  404f10:	mov	x20, x0
  404f14:	ldrsb	w0, [x19]
  404f18:	cbnz	w0, 404f38 <ferror@plt+0x34b8>
  404f1c:	mov	x3, x19
  404f20:	mov	x2, x21
  404f24:	adrp	x1, 406000 <ferror@plt+0x4580>
  404f28:	add	x1, x1, #0xda8
  404f2c:	adrp	x0, 418000 <ferror@plt+0x16580>
  404f30:	ldr	w0, [x0, #560]
  404f34:	bl	4019c0 <errx@plt>
  404f38:	mov	w2, #0xa                   	// #10
  404f3c:	add	x1, sp, #0x38
  404f40:	mov	x0, x19
  404f44:	bl	401670 <strtoul@plt>
  404f48:	ldr	w1, [x20]
  404f4c:	cbnz	w1, 404f78 <ferror@plt+0x34f8>
  404f50:	ldr	x1, [sp, #56]
  404f54:	cmp	x1, x19
  404f58:	b.eq	404f1c <ferror@plt+0x349c>  // b.none
  404f5c:	cbz	x1, 404f68 <ferror@plt+0x34e8>
  404f60:	ldrsb	w1, [x1]
  404f64:	cbnz	w1, 404f1c <ferror@plt+0x349c>
  404f68:	ldp	x19, x20, [sp, #16]
  404f6c:	ldr	x21, [sp, #32]
  404f70:	ldp	x29, x30, [sp], #64
  404f74:	ret
  404f78:	cmp	w1, #0x22
  404f7c:	b.ne	404f1c <ferror@plt+0x349c>  // b.any
  404f80:	mov	x3, x19
  404f84:	mov	x2, x21
  404f88:	adrp	x1, 406000 <ferror@plt+0x4580>
  404f8c:	add	x1, x1, #0xda8
  404f90:	adrp	x0, 418000 <ferror@plt+0x16580>
  404f94:	ldr	w0, [x0, #560]
  404f98:	bl	401a60 <err@plt>
  404f9c:	stp	x29, x30, [sp, #-48]!
  404fa0:	mov	x29, sp
  404fa4:	stp	x19, x20, [sp, #16]
  404fa8:	mov	x20, x0
  404fac:	mov	x19, x1
  404fb0:	add	x1, sp, #0x28
  404fb4:	bl	4048f8 <ferror@plt+0x2e78>
  404fb8:	cbz	w0, 404fe4 <ferror@plt+0x3564>
  404fbc:	bl	401a10 <__errno_location@plt>
  404fc0:	ldr	w0, [x0]
  404fc4:	cbz	w0, 404ff4 <ferror@plt+0x3574>
  404fc8:	mov	x3, x20
  404fcc:	mov	x2, x19
  404fd0:	adrp	x1, 406000 <ferror@plt+0x4580>
  404fd4:	add	x1, x1, #0xda8
  404fd8:	adrp	x0, 418000 <ferror@plt+0x16580>
  404fdc:	ldr	w0, [x0, #560]
  404fe0:	bl	401a60 <err@plt>
  404fe4:	ldr	x0, [sp, #40]
  404fe8:	ldp	x19, x20, [sp, #16]
  404fec:	ldp	x29, x30, [sp], #48
  404ff0:	ret
  404ff4:	mov	x3, x20
  404ff8:	mov	x2, x19
  404ffc:	adrp	x1, 406000 <ferror@plt+0x4580>
  405000:	add	x1, x1, #0xda8
  405004:	adrp	x0, 418000 <ferror@plt+0x16580>
  405008:	ldr	w0, [x0, #560]
  40500c:	bl	4019c0 <errx@plt>
  405010:	stp	x29, x30, [sp, #-32]!
  405014:	mov	x29, sp
  405018:	str	x19, [sp, #16]
  40501c:	mov	x19, x1
  405020:	mov	x1, x2
  405024:	bl	404d84 <ferror@plt+0x3304>
  405028:	fcvtzs	d1, d0
  40502c:	str	d1, [x19]
  405030:	scvtf	d1, d1
  405034:	fsub	d0, d0, d1
  405038:	mov	x0, #0x848000000000        	// #145685290680320
  40503c:	movk	x0, #0x412e, lsl #48
  405040:	fmov	d1, x0
  405044:	fmul	d0, d0, d1
  405048:	fcvtzs	d0, d0
  40504c:	str	d0, [x19, #8]
  405050:	ldr	x19, [sp, #16]
  405054:	ldp	x29, x30, [sp], #32
  405058:	ret
  40505c:	mov	w2, w0
  405060:	mov	x0, x1
  405064:	and	w1, w2, #0xf000
  405068:	cmp	w1, #0x4, lsl #12
  40506c:	b.eq	4050b4 <ferror@plt+0x3634>  // b.none
  405070:	cmp	w1, #0xa, lsl #12
  405074:	b.eq	4051e0 <ferror@plt+0x3760>  // b.none
  405078:	cmp	w1, #0x2, lsl #12
  40507c:	b.eq	4051f0 <ferror@plt+0x3770>  // b.none
  405080:	cmp	w1, #0x6, lsl #12
  405084:	b.eq	405200 <ferror@plt+0x3780>  // b.none
  405088:	cmp	w1, #0xc, lsl #12
  40508c:	b.eq	405210 <ferror@plt+0x3790>  // b.none
  405090:	cmp	w1, #0x1, lsl #12
  405094:	b.eq	405220 <ferror@plt+0x37a0>  // b.none
  405098:	mov	w3, #0x0                   	// #0
  40509c:	cmp	w1, #0x8, lsl #12
  4050a0:	b.ne	4050c0 <ferror@plt+0x3640>  // b.any
  4050a4:	mov	w1, #0x2d                  	// #45
  4050a8:	strb	w1, [x0]
  4050ac:	mov	w3, #0x1                   	// #1
  4050b0:	b	4050c0 <ferror@plt+0x3640>
  4050b4:	mov	w1, #0x64                  	// #100
  4050b8:	strb	w1, [x0]
  4050bc:	mov	w3, #0x1                   	// #1
  4050c0:	tst	x2, #0x100
  4050c4:	mov	w1, #0x72                  	// #114
  4050c8:	mov	w4, #0x2d                  	// #45
  4050cc:	csel	w1, w1, w4, ne  // ne = any
  4050d0:	add	w4, w3, #0x1
  4050d4:	and	x5, x3, #0xffff
  4050d8:	strb	w1, [x0, x5]
  4050dc:	tst	x2, #0x80
  4050e0:	mov	w5, #0x77                  	// #119
  4050e4:	mov	w1, #0x2d                  	// #45
  4050e8:	csel	w5, w5, w1, ne  // ne = any
  4050ec:	add	w1, w3, #0x2
  4050f0:	and	w1, w1, #0xffff
  4050f4:	and	x4, x4, #0x3
  4050f8:	strb	w5, [x0, x4]
  4050fc:	tbz	w2, #11, 405230 <ferror@plt+0x37b0>
  405100:	tst	x2, #0x40
  405104:	mov	w5, #0x73                  	// #115
  405108:	mov	w4, #0x53                  	// #83
  40510c:	csel	w5, w5, w4, ne  // ne = any
  405110:	add	w4, w3, #0x3
  405114:	and	x1, x1, #0xffff
  405118:	strb	w5, [x0, x1]
  40511c:	tst	x2, #0x20
  405120:	mov	w5, #0x72                  	// #114
  405124:	mov	w1, #0x2d                  	// #45
  405128:	csel	w5, w5, w1, ne  // ne = any
  40512c:	add	w1, w3, #0x4
  405130:	and	x4, x4, #0x7
  405134:	strb	w5, [x0, x4]
  405138:	tst	x2, #0x10
  40513c:	mov	w5, #0x77                  	// #119
  405140:	mov	w4, #0x2d                  	// #45
  405144:	csel	w5, w5, w4, ne  // ne = any
  405148:	add	w4, w3, #0x5
  40514c:	and	w4, w4, #0xffff
  405150:	and	x1, x1, #0xf
  405154:	strb	w5, [x0, x1]
  405158:	tbz	w2, #10, 405244 <ferror@plt+0x37c4>
  40515c:	tst	x2, #0x8
  405160:	mov	w5, #0x73                  	// #115
  405164:	mov	w1, #0x53                  	// #83
  405168:	csel	w5, w5, w1, ne  // ne = any
  40516c:	add	w1, w3, #0x6
  405170:	and	x4, x4, #0xffff
  405174:	strb	w5, [x0, x4]
  405178:	tst	x2, #0x4
  40517c:	mov	w5, #0x72                  	// #114
  405180:	mov	w4, #0x2d                  	// #45
  405184:	csel	w5, w5, w4, ne  // ne = any
  405188:	add	w4, w3, #0x7
  40518c:	and	x1, x1, #0xf
  405190:	strb	w5, [x0, x1]
  405194:	tst	x2, #0x2
  405198:	mov	w5, #0x77                  	// #119
  40519c:	mov	w1, #0x2d                  	// #45
  4051a0:	csel	w5, w5, w1, ne  // ne = any
  4051a4:	add	w1, w3, #0x8
  4051a8:	and	w1, w1, #0xffff
  4051ac:	and	x4, x4, #0xf
  4051b0:	strb	w5, [x0, x4]
  4051b4:	tbz	w2, #9, 405258 <ferror@plt+0x37d8>
  4051b8:	tst	x2, #0x1
  4051bc:	mov	w2, #0x74                  	// #116
  4051c0:	mov	w4, #0x54                  	// #84
  4051c4:	csel	w2, w2, w4, ne  // ne = any
  4051c8:	and	x1, x1, #0xffff
  4051cc:	strb	w2, [x0, x1]
  4051d0:	add	w3, w3, #0x9
  4051d4:	and	x3, x3, #0xffff
  4051d8:	strb	wzr, [x0, x3]
  4051dc:	ret
  4051e0:	mov	w1, #0x6c                  	// #108
  4051e4:	strb	w1, [x0]
  4051e8:	mov	w3, #0x1                   	// #1
  4051ec:	b	4050c0 <ferror@plt+0x3640>
  4051f0:	mov	w1, #0x63                  	// #99
  4051f4:	strb	w1, [x0]
  4051f8:	mov	w3, #0x1                   	// #1
  4051fc:	b	4050c0 <ferror@plt+0x3640>
  405200:	mov	w1, #0x62                  	// #98
  405204:	strb	w1, [x0]
  405208:	mov	w3, #0x1                   	// #1
  40520c:	b	4050c0 <ferror@plt+0x3640>
  405210:	mov	w1, #0x73                  	// #115
  405214:	strb	w1, [x0]
  405218:	mov	w3, #0x1                   	// #1
  40521c:	b	4050c0 <ferror@plt+0x3640>
  405220:	mov	w1, #0x70                  	// #112
  405224:	strb	w1, [x0]
  405228:	mov	w3, #0x1                   	// #1
  40522c:	b	4050c0 <ferror@plt+0x3640>
  405230:	tst	x2, #0x40
  405234:	mov	w5, #0x78                  	// #120
  405238:	mov	w4, #0x2d                  	// #45
  40523c:	csel	w5, w5, w4, ne  // ne = any
  405240:	b	405110 <ferror@plt+0x3690>
  405244:	tst	x2, #0x8
  405248:	mov	w5, #0x78                  	// #120
  40524c:	mov	w1, #0x2d                  	// #45
  405250:	csel	w5, w5, w1, ne  // ne = any
  405254:	b	40516c <ferror@plt+0x36ec>
  405258:	tst	x2, #0x1
  40525c:	mov	w2, #0x78                  	// #120
  405260:	mov	w4, #0x2d                  	// #45
  405264:	csel	w2, w2, w4, ne  // ne = any
  405268:	b	4051c8 <ferror@plt+0x3748>
  40526c:	stp	x29, x30, [sp, #-80]!
  405270:	mov	x29, sp
  405274:	stp	x19, x20, [sp, #16]
  405278:	add	x5, sp, #0x28
  40527c:	tbz	w0, #1, 40528c <ferror@plt+0x380c>
  405280:	mov	w2, #0x20                  	// #32
  405284:	strb	w2, [sp, #40]
  405288:	add	x5, sp, #0x29
  40528c:	cmp	x1, #0x3ff
  405290:	b.ls	405420 <ferror@plt+0x39a0>  // b.plast
  405294:	mov	x2, #0xfffff               	// #1048575
  405298:	cmp	x1, x2
  40529c:	b.ls	405338 <ferror@plt+0x38b8>  // b.plast
  4052a0:	mov	x2, #0x3fffffff            	// #1073741823
  4052a4:	cmp	x1, x2
  4052a8:	b.ls	405340 <ferror@plt+0x38c0>  // b.plast
  4052ac:	mov	x2, #0xffffffffff          	// #1099511627775
  4052b0:	cmp	x1, x2
  4052b4:	b.ls	405348 <ferror@plt+0x38c8>  // b.plast
  4052b8:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4052bc:	cmp	x1, x2
  4052c0:	b.ls	405350 <ferror@plt+0x38d0>  // b.plast
  4052c4:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4052c8:	cmp	x1, x2
  4052cc:	mov	w19, #0x3c                  	// #60
  4052d0:	mov	w2, #0x46                  	// #70
  4052d4:	csel	w19, w19, w2, ls  // ls = plast
  4052d8:	sub	w4, w19, #0xa
  4052dc:	mov	w3, #0x6667                	// #26215
  4052e0:	movk	w3, #0x6666, lsl #16
  4052e4:	smull	x3, w4, w3
  4052e8:	asr	x3, x3, #34
  4052ec:	sub	w3, w3, w4, asr #31
  4052f0:	adrp	x2, 406000 <ferror@plt+0x4580>
  4052f4:	add	x2, x2, #0xde0
  4052f8:	ldrsb	w3, [x2, w3, sxtw]
  4052fc:	lsr	x20, x1, x4
  405300:	mov	x2, #0xffffffffffffffff    	// #-1
  405304:	lsl	x2, x2, x4
  405308:	bic	x1, x1, x2
  40530c:	strb	w3, [x5]
  405310:	and	w2, w0, #0x1
  405314:	cmp	w3, #0x42
  405318:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40531c:	b.eq	405434 <ferror@plt+0x39b4>  // b.none
  405320:	mov	w2, #0x69                  	// #105
  405324:	strb	w2, [x5, #1]
  405328:	add	x2, x5, #0x3
  40532c:	mov	w3, #0x42                  	// #66
  405330:	strb	w3, [x5, #2]
  405334:	b	405438 <ferror@plt+0x39b8>
  405338:	mov	w19, #0x14                  	// #20
  40533c:	b	4052d8 <ferror@plt+0x3858>
  405340:	mov	w19, #0x1e                  	// #30
  405344:	b	4052d8 <ferror@plt+0x3858>
  405348:	mov	w19, #0x28                  	// #40
  40534c:	b	4052d8 <ferror@plt+0x3858>
  405350:	mov	w19, #0x32                  	// #50
  405354:	b	4052d8 <ferror@plt+0x3858>
  405358:	sub	w19, w19, #0x14
  40535c:	lsr	x19, x1, x19
  405360:	add	x19, x19, #0x32
  405364:	lsr	x19, x19, #2
  405368:	mov	x0, #0xf5c3                	// #62915
  40536c:	movk	x0, #0x5c28, lsl #16
  405370:	movk	x0, #0xc28f, lsl #32
  405374:	movk	x0, #0x28f5, lsl #48
  405378:	umulh	x19, x19, x0
  40537c:	lsr	x19, x19, #2
  405380:	cmp	x19, #0xa
  405384:	b.eq	4053d4 <ferror@plt+0x3954>  // b.none
  405388:	cbz	x19, 4053d8 <ferror@plt+0x3958>
  40538c:	bl	401730 <localeconv@plt>
  405390:	cbz	x0, 405408 <ferror@plt+0x3988>
  405394:	ldr	x4, [x0]
  405398:	cbz	x4, 405414 <ferror@plt+0x3994>
  40539c:	ldrsb	w1, [x4]
  4053a0:	adrp	x0, 406000 <ferror@plt+0x4580>
  4053a4:	add	x0, x0, #0xdd8
  4053a8:	cmp	w1, #0x0
  4053ac:	csel	x4, x0, x4, eq  // eq = none
  4053b0:	add	x6, sp, #0x28
  4053b4:	mov	x5, x19
  4053b8:	mov	w3, w20
  4053bc:	adrp	x2, 406000 <ferror@plt+0x4580>
  4053c0:	add	x2, x2, #0xde8
  4053c4:	mov	x1, #0x20                  	// #32
  4053c8:	add	x0, sp, #0x30
  4053cc:	bl	401720 <snprintf@plt>
  4053d0:	b	4053f4 <ferror@plt+0x3974>
  4053d4:	add	w20, w20, #0x1
  4053d8:	add	x4, sp, #0x28
  4053dc:	mov	w3, w20
  4053e0:	adrp	x2, 406000 <ferror@plt+0x4580>
  4053e4:	add	x2, x2, #0xdf8
  4053e8:	mov	x1, #0x20                  	// #32
  4053ec:	add	x0, sp, #0x30
  4053f0:	bl	401720 <snprintf@plt>
  4053f4:	add	x0, sp, #0x30
  4053f8:	bl	401830 <strdup@plt>
  4053fc:	ldp	x19, x20, [sp, #16]
  405400:	ldp	x29, x30, [sp], #80
  405404:	ret
  405408:	adrp	x4, 406000 <ferror@plt+0x4580>
  40540c:	add	x4, x4, #0xdd8
  405410:	b	4053b0 <ferror@plt+0x3930>
  405414:	adrp	x4, 406000 <ferror@plt+0x4580>
  405418:	add	x4, x4, #0xdd8
  40541c:	b	4053b0 <ferror@plt+0x3930>
  405420:	mov	w20, w1
  405424:	mov	w1, #0x42                  	// #66
  405428:	strb	w1, [x5]
  40542c:	mov	w19, #0xa                   	// #10
  405430:	mov	x1, #0x0                   	// #0
  405434:	add	x2, x5, #0x1
  405438:	strb	wzr, [x2]
  40543c:	cbz	x1, 4053d8 <ferror@plt+0x3958>
  405440:	tbz	w0, #2, 405358 <ferror@plt+0x38d8>
  405444:	sub	w19, w19, #0x14
  405448:	lsr	x19, x1, x19
  40544c:	add	x19, x19, #0x5
  405450:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405454:	movk	x0, #0xcccd
  405458:	umulh	x19, x19, x0
  40545c:	lsr	x19, x19, #3
  405460:	umulh	x0, x19, x0
  405464:	lsr	x0, x0, #3
  405468:	add	x0, x0, x0, lsl #2
  40546c:	cmp	x19, x0, lsl #1
  405470:	b.ne	405388 <ferror@plt+0x3908>  // b.any
  405474:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405478:	movk	x0, #0xcccd
  40547c:	umulh	x19, x19, x0
  405480:	lsr	x19, x19, #3
  405484:	b	405388 <ferror@plt+0x3908>
  405488:	cbz	x0, 405568 <ferror@plt+0x3ae8>
  40548c:	stp	x29, x30, [sp, #-64]!
  405490:	mov	x29, sp
  405494:	stp	x19, x20, [sp, #16]
  405498:	stp	x21, x22, [sp, #32]
  40549c:	stp	x23, x24, [sp, #48]
  4054a0:	mov	x19, x0
  4054a4:	mov	x24, x1
  4054a8:	mov	x22, x2
  4054ac:	mov	x23, x3
  4054b0:	ldrsb	w4, [x0]
  4054b4:	cbz	w4, 405570 <ferror@plt+0x3af0>
  4054b8:	cmp	x1, #0x0
  4054bc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4054c0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4054c4:	b.eq	405578 <ferror@plt+0x3af8>  // b.none
  4054c8:	mov	x21, #0x0                   	// #0
  4054cc:	mov	x0, #0x0                   	// #0
  4054d0:	b	405528 <ferror@plt+0x3aa8>
  4054d4:	ldrsb	w1, [x19, #1]
  4054d8:	mov	x20, x19
  4054dc:	cbnz	w1, 4054e4 <ferror@plt+0x3a64>
  4054e0:	add	x20, x19, #0x1
  4054e4:	cmp	x0, #0x0
  4054e8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4054ec:	b.eq	405520 <ferror@plt+0x3aa0>  // b.none
  4054f0:	cmp	x0, x20
  4054f4:	b.cs	405588 <ferror@plt+0x3b08>  // b.hs, b.nlast
  4054f8:	sub	x1, x20, x0
  4054fc:	blr	x23
  405500:	cmn	w0, #0x1
  405504:	b.eq	405554 <ferror@plt+0x3ad4>  // b.none
  405508:	add	x1, x21, #0x1
  40550c:	str	w0, [x24, x21, lsl #2]
  405510:	ldrsb	w0, [x20]
  405514:	cbz	w0, 40554c <ferror@plt+0x3acc>
  405518:	mov	x21, x1
  40551c:	mov	x0, #0x0                   	// #0
  405520:	ldrsb	w4, [x19, #1]!
  405524:	cbz	w4, 405550 <ferror@plt+0x3ad0>
  405528:	cmp	x22, x21
  40552c:	b.ls	405580 <ferror@plt+0x3b00>  // b.plast
  405530:	cmp	x0, #0x0
  405534:	csel	x0, x0, x19, ne  // ne = any
  405538:	cmp	w4, #0x2c
  40553c:	b.eq	4054d4 <ferror@plt+0x3a54>  // b.none
  405540:	ldrsb	w1, [x19, #1]
  405544:	cbz	w1, 4054e0 <ferror@plt+0x3a60>
  405548:	b	405520 <ferror@plt+0x3aa0>
  40554c:	mov	x21, x1
  405550:	mov	w0, w21
  405554:	ldp	x19, x20, [sp, #16]
  405558:	ldp	x21, x22, [sp, #32]
  40555c:	ldp	x23, x24, [sp, #48]
  405560:	ldp	x29, x30, [sp], #64
  405564:	ret
  405568:	mov	w0, #0xffffffff            	// #-1
  40556c:	ret
  405570:	mov	w0, #0xffffffff            	// #-1
  405574:	b	405554 <ferror@plt+0x3ad4>
  405578:	mov	w0, #0xffffffff            	// #-1
  40557c:	b	405554 <ferror@plt+0x3ad4>
  405580:	mov	w0, #0xfffffffe            	// #-2
  405584:	b	405554 <ferror@plt+0x3ad4>
  405588:	mov	w0, #0xffffffff            	// #-1
  40558c:	b	405554 <ferror@plt+0x3ad4>
  405590:	cbz	x0, 405608 <ferror@plt+0x3b88>
  405594:	stp	x29, x30, [sp, #-32]!
  405598:	mov	x29, sp
  40559c:	str	x19, [sp, #16]
  4055a0:	mov	x19, x3
  4055a4:	mov	x3, x4
  4055a8:	ldrsb	w4, [x0]
  4055ac:	cmp	x19, #0x0
  4055b0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4055b4:	b.eq	405610 <ferror@plt+0x3b90>  // b.none
  4055b8:	ldr	x5, [x19]
  4055bc:	cmp	x5, x2
  4055c0:	b.hi	405618 <ferror@plt+0x3b98>  // b.pmore
  4055c4:	cmp	w4, #0x2b
  4055c8:	b.eq	405600 <ferror@plt+0x3b80>  // b.none
  4055cc:	str	xzr, [x19]
  4055d0:	ldr	x4, [x19]
  4055d4:	sub	x2, x2, x4
  4055d8:	add	x1, x1, x4, lsl #2
  4055dc:	bl	405488 <ferror@plt+0x3a08>
  4055e0:	cmp	w0, #0x0
  4055e4:	b.le	4055f4 <ferror@plt+0x3b74>
  4055e8:	ldr	x1, [x19]
  4055ec:	add	x1, x1, w0, sxtw
  4055f0:	str	x1, [x19]
  4055f4:	ldr	x19, [sp, #16]
  4055f8:	ldp	x29, x30, [sp], #32
  4055fc:	ret
  405600:	add	x0, x0, #0x1
  405604:	b	4055d0 <ferror@plt+0x3b50>
  405608:	mov	w0, #0xffffffff            	// #-1
  40560c:	ret
  405610:	mov	w0, #0xffffffff            	// #-1
  405614:	b	4055f4 <ferror@plt+0x3b74>
  405618:	mov	w0, #0xffffffff            	// #-1
  40561c:	b	4055f4 <ferror@plt+0x3b74>
  405620:	cmp	x2, #0x0
  405624:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405628:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40562c:	b.eq	405708 <ferror@plt+0x3c88>  // b.none
  405630:	stp	x29, x30, [sp, #-64]!
  405634:	mov	x29, sp
  405638:	stp	x19, x20, [sp, #16]
  40563c:	stp	x21, x22, [sp, #32]
  405640:	str	x23, [sp, #48]
  405644:	mov	x19, x0
  405648:	mov	x21, x1
  40564c:	mov	x22, x2
  405650:	mov	x0, #0x0                   	// #0
  405654:	mov	w23, #0x1                   	// #1
  405658:	b	4056cc <ferror@plt+0x3c4c>
  40565c:	ldrsb	w1, [x19, #1]
  405660:	mov	x20, x19
  405664:	cbnz	w1, 40566c <ferror@plt+0x3bec>
  405668:	add	x20, x19, #0x1
  40566c:	cmp	x0, #0x0
  405670:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405674:	b.eq	4056c8 <ferror@plt+0x3c48>  // b.none
  405678:	cmp	x0, x20
  40567c:	b.cs	405710 <ferror@plt+0x3c90>  // b.hs, b.nlast
  405680:	sub	x1, x20, x0
  405684:	blr	x22
  405688:	tbnz	w0, #31, 4056f4 <ferror@plt+0x3c74>
  40568c:	add	w1, w0, #0x7
  405690:	cmp	w0, #0x0
  405694:	csel	w1, w1, w0, lt  // lt = tstop
  405698:	asr	w1, w1, #3
  40569c:	negs	w3, w0
  4056a0:	and	w0, w0, #0x7
  4056a4:	and	w3, w3, #0x7
  4056a8:	csneg	w0, w0, w3, mi  // mi = first
  4056ac:	lsl	w3, w23, w0
  4056b0:	ldrb	w0, [x21, w1, sxtw]
  4056b4:	orr	w3, w3, w0
  4056b8:	strb	w3, [x21, w1, sxtw]
  4056bc:	ldrsb	w0, [x20]
  4056c0:	cbz	w0, 405718 <ferror@plt+0x3c98>
  4056c4:	mov	x0, #0x0                   	// #0
  4056c8:	add	x19, x19, #0x1
  4056cc:	ldrsb	w1, [x19]
  4056d0:	cbz	w1, 4056f0 <ferror@plt+0x3c70>
  4056d4:	cmp	x0, #0x0
  4056d8:	csel	x0, x0, x19, ne  // ne = any
  4056dc:	cmp	w1, #0x2c
  4056e0:	b.eq	40565c <ferror@plt+0x3bdc>  // b.none
  4056e4:	ldrsb	w1, [x19, #1]
  4056e8:	cbz	w1, 405668 <ferror@plt+0x3be8>
  4056ec:	b	4056c8 <ferror@plt+0x3c48>
  4056f0:	mov	w0, #0x0                   	// #0
  4056f4:	ldp	x19, x20, [sp, #16]
  4056f8:	ldp	x21, x22, [sp, #32]
  4056fc:	ldr	x23, [sp, #48]
  405700:	ldp	x29, x30, [sp], #64
  405704:	ret
  405708:	mov	w0, #0xffffffea            	// #-22
  40570c:	ret
  405710:	mov	w0, #0xffffffff            	// #-1
  405714:	b	4056f4 <ferror@plt+0x3c74>
  405718:	mov	w0, #0x0                   	// #0
  40571c:	b	4056f4 <ferror@plt+0x3c74>
  405720:	cmp	x2, #0x0
  405724:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405728:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40572c:	b.eq	4057d8 <ferror@plt+0x3d58>  // b.none
  405730:	stp	x29, x30, [sp, #-48]!
  405734:	mov	x29, sp
  405738:	stp	x19, x20, [sp, #16]
  40573c:	stp	x21, x22, [sp, #32]
  405740:	mov	x19, x0
  405744:	mov	x21, x1
  405748:	mov	x22, x2
  40574c:	mov	x0, #0x0                   	// #0
  405750:	b	4057a0 <ferror@plt+0x3d20>
  405754:	ldrsb	w1, [x19, #1]
  405758:	mov	x20, x19
  40575c:	cbnz	w1, 405764 <ferror@plt+0x3ce4>
  405760:	add	x20, x19, #0x1
  405764:	cmp	x0, #0x0
  405768:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40576c:	b.eq	40579c <ferror@plt+0x3d1c>  // b.none
  405770:	cmp	x0, x20
  405774:	b.cs	4057e0 <ferror@plt+0x3d60>  // b.hs, b.nlast
  405778:	sub	x1, x20, x0
  40577c:	blr	x22
  405780:	tbnz	x0, #63, 4057c8 <ferror@plt+0x3d48>
  405784:	ldr	x3, [x21]
  405788:	orr	x0, x3, x0
  40578c:	str	x0, [x21]
  405790:	ldrsb	w0, [x20]
  405794:	cbz	w0, 4057e8 <ferror@plt+0x3d68>
  405798:	mov	x0, #0x0                   	// #0
  40579c:	add	x19, x19, #0x1
  4057a0:	ldrsb	w3, [x19]
  4057a4:	cbz	w3, 4057c4 <ferror@plt+0x3d44>
  4057a8:	cmp	x0, #0x0
  4057ac:	csel	x0, x0, x19, ne  // ne = any
  4057b0:	cmp	w3, #0x2c
  4057b4:	b.eq	405754 <ferror@plt+0x3cd4>  // b.none
  4057b8:	ldrsb	w1, [x19, #1]
  4057bc:	cbz	w1, 405760 <ferror@plt+0x3ce0>
  4057c0:	b	40579c <ferror@plt+0x3d1c>
  4057c4:	mov	w0, #0x0                   	// #0
  4057c8:	ldp	x19, x20, [sp, #16]
  4057cc:	ldp	x21, x22, [sp, #32]
  4057d0:	ldp	x29, x30, [sp], #48
  4057d4:	ret
  4057d8:	mov	w0, #0xffffffea            	// #-22
  4057dc:	ret
  4057e0:	mov	w0, #0xffffffff            	// #-1
  4057e4:	b	4057c8 <ferror@plt+0x3d48>
  4057e8:	mov	w0, #0x0                   	// #0
  4057ec:	b	4057c8 <ferror@plt+0x3d48>
  4057f0:	stp	x29, x30, [sp, #-80]!
  4057f4:	mov	x29, sp
  4057f8:	str	xzr, [sp, #72]
  4057fc:	cbz	x0, 405948 <ferror@plt+0x3ec8>
  405800:	stp	x19, x20, [sp, #16]
  405804:	stp	x21, x22, [sp, #32]
  405808:	str	x23, [sp, #48]
  40580c:	mov	x19, x0
  405810:	mov	x23, x1
  405814:	mov	x20, x2
  405818:	mov	w21, w3
  40581c:	str	w3, [x1]
  405820:	str	w3, [x2]
  405824:	bl	401a10 <__errno_location@plt>
  405828:	mov	x22, x0
  40582c:	str	wzr, [x0]
  405830:	ldrsb	w0, [x19]
  405834:	cmp	w0, #0x3a
  405838:	b.eq	405894 <ferror@plt+0x3e14>  // b.none
  40583c:	mov	w2, #0xa                   	// #10
  405840:	add	x1, sp, #0x48
  405844:	mov	x0, x19
  405848:	bl	4018f0 <strtol@plt>
  40584c:	str	w0, [x23]
  405850:	str	w0, [x20]
  405854:	ldr	w0, [x22]
  405858:	cbnz	w0, 405978 <ferror@plt+0x3ef8>
  40585c:	ldr	x1, [sp, #72]
  405860:	cmp	x1, #0x0
  405864:	ccmp	x1, x19, #0x4, ne  // ne = any
  405868:	b.eq	40598c <ferror@plt+0x3f0c>  // b.none
  40586c:	ldrsb	w2, [x1]
  405870:	cmp	w2, #0x3a
  405874:	b.eq	4058dc <ferror@plt+0x3e5c>  // b.none
  405878:	cmp	w2, #0x2d
  40587c:	b.eq	4058f8 <ferror@plt+0x3e78>  // b.none
  405880:	ldp	x19, x20, [sp, #16]
  405884:	ldp	x21, x22, [sp, #32]
  405888:	ldr	x23, [sp, #48]
  40588c:	ldp	x29, x30, [sp], #80
  405890:	ret
  405894:	add	x19, x19, #0x1
  405898:	mov	w2, #0xa                   	// #10
  40589c:	add	x1, sp, #0x48
  4058a0:	mov	x0, x19
  4058a4:	bl	4018f0 <strtol@plt>
  4058a8:	str	w0, [x20]
  4058ac:	ldr	w0, [x22]
  4058b0:	cbnz	w0, 405950 <ferror@plt+0x3ed0>
  4058b4:	ldr	x0, [sp, #72]
  4058b8:	cbz	x0, 405964 <ferror@plt+0x3ee4>
  4058bc:	ldrsb	w1, [x0]
  4058c0:	cmp	w1, #0x0
  4058c4:	ccmp	x0, x19, #0x4, eq  // eq = none
  4058c8:	csetm	w0, eq  // eq = none
  4058cc:	ldp	x19, x20, [sp, #16]
  4058d0:	ldp	x21, x22, [sp, #32]
  4058d4:	ldr	x23, [sp, #48]
  4058d8:	b	40588c <ferror@plt+0x3e0c>
  4058dc:	ldrsb	w2, [x1, #1]
  4058e0:	cbnz	w2, 4058f8 <ferror@plt+0x3e78>
  4058e4:	str	w21, [x20]
  4058e8:	ldp	x19, x20, [sp, #16]
  4058ec:	ldp	x21, x22, [sp, #32]
  4058f0:	ldr	x23, [sp, #48]
  4058f4:	b	40588c <ferror@plt+0x3e0c>
  4058f8:	add	x19, x1, #0x1
  4058fc:	str	xzr, [sp, #72]
  405900:	str	wzr, [x22]
  405904:	mov	w2, #0xa                   	// #10
  405908:	add	x1, sp, #0x48
  40590c:	mov	x0, x19
  405910:	bl	4018f0 <strtol@plt>
  405914:	str	w0, [x20]
  405918:	ldr	w0, [x22]
  40591c:	cbnz	w0, 4059a0 <ferror@plt+0x3f20>
  405920:	ldr	x0, [sp, #72]
  405924:	cbz	x0, 4059b4 <ferror@plt+0x3f34>
  405928:	ldrsb	w1, [x0]
  40592c:	cmp	w1, #0x0
  405930:	ccmp	x0, x19, #0x4, eq  // eq = none
  405934:	csetm	w0, eq  // eq = none
  405938:	ldp	x19, x20, [sp, #16]
  40593c:	ldp	x21, x22, [sp, #32]
  405940:	ldr	x23, [sp, #48]
  405944:	b	40588c <ferror@plt+0x3e0c>
  405948:	mov	w0, #0x0                   	// #0
  40594c:	b	40588c <ferror@plt+0x3e0c>
  405950:	mov	w0, #0xffffffff            	// #-1
  405954:	ldp	x19, x20, [sp, #16]
  405958:	ldp	x21, x22, [sp, #32]
  40595c:	ldr	x23, [sp, #48]
  405960:	b	40588c <ferror@plt+0x3e0c>
  405964:	mov	w0, #0xffffffff            	// #-1
  405968:	ldp	x19, x20, [sp, #16]
  40596c:	ldp	x21, x22, [sp, #32]
  405970:	ldr	x23, [sp, #48]
  405974:	b	40588c <ferror@plt+0x3e0c>
  405978:	mov	w0, #0xffffffff            	// #-1
  40597c:	ldp	x19, x20, [sp, #16]
  405980:	ldp	x21, x22, [sp, #32]
  405984:	ldr	x23, [sp, #48]
  405988:	b	40588c <ferror@plt+0x3e0c>
  40598c:	mov	w0, #0xffffffff            	// #-1
  405990:	ldp	x19, x20, [sp, #16]
  405994:	ldp	x21, x22, [sp, #32]
  405998:	ldr	x23, [sp, #48]
  40599c:	b	40588c <ferror@plt+0x3e0c>
  4059a0:	mov	w0, #0xffffffff            	// #-1
  4059a4:	ldp	x19, x20, [sp, #16]
  4059a8:	ldp	x21, x22, [sp, #32]
  4059ac:	ldr	x23, [sp, #48]
  4059b0:	b	40588c <ferror@plt+0x3e0c>
  4059b4:	mov	w0, #0xffffffff            	// #-1
  4059b8:	ldp	x19, x20, [sp, #16]
  4059bc:	ldp	x21, x22, [sp, #32]
  4059c0:	ldr	x23, [sp, #48]
  4059c4:	b	40588c <ferror@plt+0x3e0c>
  4059c8:	cmp	x0, #0x0
  4059cc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4059d0:	b.eq	405a98 <ferror@plt+0x4018>  // b.none
  4059d4:	stp	x29, x30, [sp, #-80]!
  4059d8:	mov	x29, sp
  4059dc:	stp	x19, x20, [sp, #16]
  4059e0:	stp	x21, x22, [sp, #32]
  4059e4:	stp	x23, x24, [sp, #48]
  4059e8:	mov	x20, x1
  4059ec:	add	x24, sp, #0x40
  4059f0:	add	x23, sp, #0x48
  4059f4:	b	405a24 <ferror@plt+0x3fa4>
  4059f8:	cmp	x19, #0x0
  4059fc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405a00:	ccmp	x21, x22, #0x0, ne  // ne = any
  405a04:	b.ne	405a80 <ferror@plt+0x4000>  // b.any
  405a08:	mov	x2, x21
  405a0c:	mov	x1, x20
  405a10:	mov	x0, x19
  405a14:	bl	4017b0 <strncmp@plt>
  405a18:	cbnz	w0, 405a80 <ferror@plt+0x4000>
  405a1c:	add	x0, x19, x21
  405a20:	add	x20, x20, x22
  405a24:	mov	x1, x24
  405a28:	bl	404168 <ferror@plt+0x26e8>
  405a2c:	mov	x19, x0
  405a30:	mov	x1, x23
  405a34:	mov	x0, x20
  405a38:	bl	404168 <ferror@plt+0x26e8>
  405a3c:	mov	x20, x0
  405a40:	ldr	x21, [sp, #64]
  405a44:	ldr	x22, [sp, #72]
  405a48:	adds	x0, x21, x22
  405a4c:	b.eq	405a78 <ferror@plt+0x3ff8>  // b.none
  405a50:	cmp	x0, #0x1
  405a54:	b.ne	4059f8 <ferror@plt+0x3f78>  // b.any
  405a58:	cbz	x19, 405a68 <ferror@plt+0x3fe8>
  405a5c:	ldrsb	w0, [x19]
  405a60:	cmp	w0, #0x2f
  405a64:	b.eq	405a78 <ferror@plt+0x3ff8>  // b.none
  405a68:	cbz	x20, 405a80 <ferror@plt+0x4000>
  405a6c:	ldrsb	w0, [x20]
  405a70:	cmp	w0, #0x2f
  405a74:	b.ne	4059f8 <ferror@plt+0x3f78>  // b.any
  405a78:	mov	w0, #0x1                   	// #1
  405a7c:	b	405a84 <ferror@plt+0x4004>
  405a80:	mov	w0, #0x0                   	// #0
  405a84:	ldp	x19, x20, [sp, #16]
  405a88:	ldp	x21, x22, [sp, #32]
  405a8c:	ldp	x23, x24, [sp, #48]
  405a90:	ldp	x29, x30, [sp], #80
  405a94:	ret
  405a98:	mov	w0, #0x0                   	// #0
  405a9c:	ret
  405aa0:	stp	x29, x30, [sp, #-64]!
  405aa4:	mov	x29, sp
  405aa8:	stp	x19, x20, [sp, #16]
  405aac:	mov	x19, x0
  405ab0:	orr	x0, x0, x1
  405ab4:	cbz	x0, 405b38 <ferror@plt+0x40b8>
  405ab8:	stp	x21, x22, [sp, #32]
  405abc:	mov	x21, x1
  405ac0:	mov	x22, x2
  405ac4:	cbz	x19, 405b4c <ferror@plt+0x40cc>
  405ac8:	cbz	x1, 405b64 <ferror@plt+0x40e4>
  405acc:	stp	x23, x24, [sp, #48]
  405ad0:	mov	x0, x19
  405ad4:	bl	401680 <strlen@plt>
  405ad8:	mov	x23, x0
  405adc:	mvn	x0, x0
  405ae0:	mov	x20, #0x0                   	// #0
  405ae4:	cmp	x0, x22
  405ae8:	b.cc	405b78 <ferror@plt+0x40f8>  // b.lo, b.ul, b.last
  405aec:	add	x24, x23, x22
  405af0:	add	x0, x24, #0x1
  405af4:	bl	401780 <malloc@plt>
  405af8:	mov	x20, x0
  405afc:	cbz	x0, 405b84 <ferror@plt+0x4104>
  405b00:	mov	x2, x23
  405b04:	mov	x1, x19
  405b08:	bl	401650 <memcpy@plt>
  405b0c:	mov	x2, x22
  405b10:	mov	x1, x21
  405b14:	add	x0, x20, x23
  405b18:	bl	401650 <memcpy@plt>
  405b1c:	strb	wzr, [x20, x24]
  405b20:	ldp	x21, x22, [sp, #32]
  405b24:	ldp	x23, x24, [sp, #48]
  405b28:	mov	x0, x20
  405b2c:	ldp	x19, x20, [sp, #16]
  405b30:	ldp	x29, x30, [sp], #64
  405b34:	ret
  405b38:	adrp	x0, 406000 <ferror@plt+0x4580>
  405b3c:	add	x0, x0, #0x948
  405b40:	bl	401830 <strdup@plt>
  405b44:	mov	x20, x0
  405b48:	b	405b28 <ferror@plt+0x40a8>
  405b4c:	mov	x1, x2
  405b50:	mov	x0, x21
  405b54:	bl	401960 <strndup@plt>
  405b58:	mov	x20, x0
  405b5c:	ldp	x21, x22, [sp, #32]
  405b60:	b	405b28 <ferror@plt+0x40a8>
  405b64:	mov	x0, x19
  405b68:	bl	401830 <strdup@plt>
  405b6c:	mov	x20, x0
  405b70:	ldp	x21, x22, [sp, #32]
  405b74:	b	405b28 <ferror@plt+0x40a8>
  405b78:	ldp	x21, x22, [sp, #32]
  405b7c:	ldp	x23, x24, [sp, #48]
  405b80:	b	405b28 <ferror@plt+0x40a8>
  405b84:	ldp	x21, x22, [sp, #32]
  405b88:	ldp	x23, x24, [sp, #48]
  405b8c:	b	405b28 <ferror@plt+0x40a8>
  405b90:	stp	x29, x30, [sp, #-32]!
  405b94:	mov	x29, sp
  405b98:	stp	x19, x20, [sp, #16]
  405b9c:	mov	x20, x0
  405ba0:	mov	x19, x1
  405ba4:	mov	x2, #0x0                   	// #0
  405ba8:	cbz	x1, 405bb8 <ferror@plt+0x4138>
  405bac:	mov	x0, x1
  405bb0:	bl	401680 <strlen@plt>
  405bb4:	mov	x2, x0
  405bb8:	mov	x1, x19
  405bbc:	mov	x0, x20
  405bc0:	bl	405aa0 <ferror@plt+0x4020>
  405bc4:	ldp	x19, x20, [sp, #16]
  405bc8:	ldp	x29, x30, [sp], #32
  405bcc:	ret
  405bd0:	stp	x29, x30, [sp, #-288]!
  405bd4:	mov	x29, sp
  405bd8:	str	x19, [sp, #16]
  405bdc:	mov	x19, x0
  405be0:	str	x2, [sp, #240]
  405be4:	str	x3, [sp, #248]
  405be8:	str	x4, [sp, #256]
  405bec:	str	x5, [sp, #264]
  405bf0:	str	x6, [sp, #272]
  405bf4:	str	x7, [sp, #280]
  405bf8:	str	q0, [sp, #112]
  405bfc:	str	q1, [sp, #128]
  405c00:	str	q2, [sp, #144]
  405c04:	str	q3, [sp, #160]
  405c08:	str	q4, [sp, #176]
  405c0c:	str	q5, [sp, #192]
  405c10:	str	q6, [sp, #208]
  405c14:	str	q7, [sp, #224]
  405c18:	add	x0, sp, #0x120
  405c1c:	str	x0, [sp, #80]
  405c20:	str	x0, [sp, #88]
  405c24:	add	x0, sp, #0xf0
  405c28:	str	x0, [sp, #96]
  405c2c:	mov	w0, #0xffffffd0            	// #-48
  405c30:	str	w0, [sp, #104]
  405c34:	mov	w0, #0xffffff80            	// #-128
  405c38:	str	w0, [sp, #108]
  405c3c:	ldp	x2, x3, [sp, #80]
  405c40:	stp	x2, x3, [sp, #32]
  405c44:	ldp	x2, x3, [sp, #96]
  405c48:	stp	x2, x3, [sp, #48]
  405c4c:	add	x2, sp, #0x20
  405c50:	add	x0, sp, #0x48
  405c54:	bl	401950 <vasprintf@plt>
  405c58:	tbnz	w0, #31, 405c88 <ferror@plt+0x4208>
  405c5c:	sxtw	x2, w0
  405c60:	ldr	x1, [sp, #72]
  405c64:	mov	x0, x19
  405c68:	bl	405aa0 <ferror@plt+0x4020>
  405c6c:	mov	x19, x0
  405c70:	ldr	x0, [sp, #72]
  405c74:	bl	401910 <free@plt>
  405c78:	mov	x0, x19
  405c7c:	ldr	x19, [sp, #16]
  405c80:	ldp	x29, x30, [sp], #288
  405c84:	ret
  405c88:	mov	x19, #0x0                   	// #0
  405c8c:	b	405c78 <ferror@plt+0x41f8>
  405c90:	stp	x29, x30, [sp, #-80]!
  405c94:	mov	x29, sp
  405c98:	stp	x19, x20, [sp, #16]
  405c9c:	stp	x21, x22, [sp, #32]
  405ca0:	mov	x19, x0
  405ca4:	ldr	x21, [x0]
  405ca8:	ldrsb	w0, [x21]
  405cac:	cbz	w0, 405de0 <ferror@plt+0x4360>
  405cb0:	stp	x23, x24, [sp, #48]
  405cb4:	mov	x24, x1
  405cb8:	mov	x22, x2
  405cbc:	mov	w23, w3
  405cc0:	mov	x1, x2
  405cc4:	mov	x0, x21
  405cc8:	bl	401970 <strspn@plt>
  405ccc:	add	x20, x21, x0
  405cd0:	ldrsb	w21, [x21, x0]
  405cd4:	cbz	w21, 405d4c <ferror@plt+0x42cc>
  405cd8:	cbz	w23, 405db0 <ferror@plt+0x4330>
  405cdc:	mov	w1, w21
  405ce0:	adrp	x0, 406000 <ferror@plt+0x4580>
  405ce4:	add	x0, x0, #0xe00
  405ce8:	bl	401980 <strchr@plt>
  405cec:	cbz	x0, 405d6c <ferror@plt+0x42ec>
  405cf0:	strb	w21, [sp, #72]
  405cf4:	strb	wzr, [sp, #73]
  405cf8:	add	x23, x20, #0x1
  405cfc:	add	x1, sp, #0x48
  405d00:	mov	x0, x23
  405d04:	bl	4041dc <ferror@plt+0x275c>
  405d08:	str	x0, [x24]
  405d0c:	add	x1, x20, x0
  405d10:	ldrsb	w1, [x1, #1]
  405d14:	cmp	w1, #0x0
  405d18:	ccmp	w21, w1, #0x0, ne  // ne = any
  405d1c:	b.ne	405d5c <ferror@plt+0x42dc>  // b.any
  405d20:	add	x0, x0, #0x2
  405d24:	add	x21, x20, x0
  405d28:	ldrsb	w1, [x20, x0]
  405d2c:	cbz	w1, 405d3c <ferror@plt+0x42bc>
  405d30:	mov	x0, x22
  405d34:	bl	401980 <strchr@plt>
  405d38:	cbz	x0, 405d5c <ferror@plt+0x42dc>
  405d3c:	str	x21, [x19]
  405d40:	mov	x20, x23
  405d44:	ldp	x23, x24, [sp, #48]
  405d48:	b	405dcc <ferror@plt+0x434c>
  405d4c:	str	x20, [x19]
  405d50:	mov	x20, #0x0                   	// #0
  405d54:	ldp	x23, x24, [sp, #48]
  405d58:	b	405dcc <ferror@plt+0x434c>
  405d5c:	str	x20, [x19]
  405d60:	mov	x20, #0x0                   	// #0
  405d64:	ldp	x23, x24, [sp, #48]
  405d68:	b	405dcc <ferror@plt+0x434c>
  405d6c:	mov	x1, x22
  405d70:	mov	x0, x20
  405d74:	bl	4041dc <ferror@plt+0x275c>
  405d78:	str	x0, [x24]
  405d7c:	add	x21, x20, x0
  405d80:	ldrsb	w1, [x20, x0]
  405d84:	cbz	w1, 405d94 <ferror@plt+0x4314>
  405d88:	mov	x0, x22
  405d8c:	bl	401980 <strchr@plt>
  405d90:	cbz	x0, 405da0 <ferror@plt+0x4320>
  405d94:	str	x21, [x19]
  405d98:	ldp	x23, x24, [sp, #48]
  405d9c:	b	405dcc <ferror@plt+0x434c>
  405da0:	str	x20, [x19]
  405da4:	mov	x20, x0
  405da8:	ldp	x23, x24, [sp, #48]
  405dac:	b	405dcc <ferror@plt+0x434c>
  405db0:	mov	x1, x22
  405db4:	mov	x0, x20
  405db8:	bl	4019d0 <strcspn@plt>
  405dbc:	str	x0, [x24]
  405dc0:	add	x0, x20, x0
  405dc4:	str	x0, [x19]
  405dc8:	ldp	x23, x24, [sp, #48]
  405dcc:	mov	x0, x20
  405dd0:	ldp	x19, x20, [sp, #16]
  405dd4:	ldp	x21, x22, [sp, #32]
  405dd8:	ldp	x29, x30, [sp], #80
  405ddc:	ret
  405de0:	mov	x20, #0x0                   	// #0
  405de4:	b	405dcc <ferror@plt+0x434c>
  405de8:	stp	x29, x30, [sp, #-32]!
  405dec:	mov	x29, sp
  405df0:	str	x19, [sp, #16]
  405df4:	mov	x19, x0
  405df8:	mov	x0, x19
  405dfc:	bl	4017e0 <fgetc@plt>
  405e00:	cmn	w0, #0x1
  405e04:	b.eq	405e18 <ferror@plt+0x4398>  // b.none
  405e08:	cmp	w0, #0xa
  405e0c:	b.ne	405df8 <ferror@plt+0x4378>  // b.any
  405e10:	mov	w0, #0x0                   	// #0
  405e14:	b	405e1c <ferror@plt+0x439c>
  405e18:	mov	w0, #0x1                   	// #1
  405e1c:	ldr	x19, [sp, #16]
  405e20:	ldp	x29, x30, [sp], #32
  405e24:	ret
  405e28:	stp	x29, x30, [sp, #-64]!
  405e2c:	mov	x29, sp
  405e30:	stp	x19, x20, [sp, #16]
  405e34:	adrp	x20, 417000 <ferror@plt+0x15580>
  405e38:	add	x20, x20, #0xdf0
  405e3c:	stp	x21, x22, [sp, #32]
  405e40:	adrp	x21, 417000 <ferror@plt+0x15580>
  405e44:	add	x21, x21, #0xde8
  405e48:	sub	x20, x20, x21
  405e4c:	mov	w22, w0
  405e50:	stp	x23, x24, [sp, #48]
  405e54:	mov	x23, x1
  405e58:	mov	x24, x2
  405e5c:	bl	401618 <memcpy@plt-0x38>
  405e60:	cmp	xzr, x20, asr #3
  405e64:	b.eq	405e90 <ferror@plt+0x4410>  // b.none
  405e68:	asr	x20, x20, #3
  405e6c:	mov	x19, #0x0                   	// #0
  405e70:	ldr	x3, [x21, x19, lsl #3]
  405e74:	mov	x2, x24
  405e78:	add	x19, x19, #0x1
  405e7c:	mov	x1, x23
  405e80:	mov	w0, w22
  405e84:	blr	x3
  405e88:	cmp	x20, x19
  405e8c:	b.ne	405e70 <ferror@plt+0x43f0>  // b.any
  405e90:	ldp	x19, x20, [sp, #16]
  405e94:	ldp	x21, x22, [sp, #32]
  405e98:	ldp	x23, x24, [sp, #48]
  405e9c:	ldp	x29, x30, [sp], #64
  405ea0:	ret
  405ea4:	nop
  405ea8:	ret
  405eac:	nop
  405eb0:	adrp	x2, 418000 <ferror@plt+0x16580>
  405eb4:	mov	x1, #0x0                   	// #0
  405eb8:	ldr	x2, [x2, #552]
  405ebc:	b	401700 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405ec0 <.fini>:
  405ec0:	stp	x29, x30, [sp, #-16]!
  405ec4:	mov	x29, sp
  405ec8:	ldp	x29, x30, [sp], #16
  405ecc:	ret
