
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000233                       # Number of seconds simulated
sim_ticks                                   232970000                       # Number of ticks simulated
final_tick                                  232970000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  76035                       # Simulator instruction rate (inst/s)
host_op_rate                                   139403                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              104481473                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448484                       # Number of bytes of host memory used
host_seconds                                     2.23                       # Real time elapsed on the host
sim_insts                                      169539                       # Number of instructions simulated
sim_ops                                        310835                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    232970000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          88832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         205568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             294400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        88832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           37952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                593                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         381302314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         882379706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1263682019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    381302314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        381302314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      162905095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            162905095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      162905095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        381302314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        882379706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1426587114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000093049250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           89                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           89                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10185                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1350                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4601                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1467                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4601                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 291200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   92032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  294464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                93888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     232968000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4601                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    316.282158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.536352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.062726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          382     31.70%     31.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          327     27.14%     58.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          132     10.95%     69.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           86      7.14%     76.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           63      5.23%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           33      2.74%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      2.49%     87.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      1.74%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          131     10.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1205                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           89                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.067416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.219320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.906966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             48     53.93%     53.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            27     30.34%     84.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      7.87%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      4.49%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.12%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      2.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            89                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           89                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.148349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.562035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               82     92.13%     92.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.12%     93.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      5.62%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            89                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        86208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       204992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        92032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 370039060.823282003403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 879907284.199682354927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 395037987.723741292953                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1389                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50923250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    114382750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5440274500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36661.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35611.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3708435.24                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     79993500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               165306000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22750000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17580.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36330.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1249.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       395.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1263.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    403.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3638                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1131                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38392.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6233220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3286470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21084420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5439240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39360780                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               390240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        64975440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         1208160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              159802530                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            685.936086                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            145506500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       151000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      3144250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      79624000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    142510750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2470440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1286505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11395440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2067120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             35203200                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               928800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        64652820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         4442400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              140271285                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            602.100206                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            153363000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1246500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       7540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     11562750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      70820500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    141800250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    232970000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   91243                       # Number of BP lookups
system.cpu.branchPred.condPredicted             91243                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7693                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                73356                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2406                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                511                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           73356                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              30111                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            43245                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3882                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    232970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       72221                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       18644                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1209                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           130                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    232970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    232970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       49915                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           270                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       232970000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           465941                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              90863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         423489                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       91243                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              32517                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        285729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15758                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           883                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          174                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     49754                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2565                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             385660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.030905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.224745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   260732     67.61%     67.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5303      1.38%     68.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7086      1.84%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    12605      3.27%     74.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     7549      1.96%     76.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10161      2.63%     78.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     4784      1.24%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3276      0.85%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    74164     19.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               385660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.195825                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.908890                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    73744                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                202749                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     87526                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 13762                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7879                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 708550                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7879                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    81429                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  147438                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5678                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     91714                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 51522                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 673938                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3097                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13383                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    503                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  34450                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              834819                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1715907                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           992551                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             28159                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                389954                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   444865                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                156                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            107                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     56748                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                84437                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               23431                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1394                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              861                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     615758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 228                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    517206                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3011                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          305150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       440104                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            164                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        385660                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.341093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.195516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              251047     65.10%     65.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23261      6.03%     71.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17910      4.64%     75.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20479      5.31%     81.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22022      5.71%     86.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               18453      4.78%     91.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17012      4.41%     95.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9545      2.47%     98.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5931      1.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          385660                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8913     83.31%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    19      0.18%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.11%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.19%     83.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     83.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.05%     83.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                24      0.22%     84.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               32      0.30%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    966      9.03%     93.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   594      5.55%     98.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                54      0.50%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               58      0.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5121      0.99%      0.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                407144     78.72%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  116      0.02%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1601      0.31%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1618      0.31%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.01%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  712      0.14%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1648      0.32%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1728      0.33%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 957      0.19%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                734      0.14%     81.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             304      0.06%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              57      0.01%     81.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            256      0.05%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                72115     13.94%     95.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               18540      3.58%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3575      0.69%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            916      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 517206                       # Type of FU issued
system.cpu.iq.rate                           1.110025                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       10699                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020686                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1407008                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            894918                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       475944                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               26774                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              26292                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        11912                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 509426                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   13358                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3824                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        42171                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9687                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           712                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7879                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  101044                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7465                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              615986                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               370                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 84437                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                23431                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                146                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    849                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6147                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2316                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7617                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9933                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                501347                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 72109                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15859                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        90745                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48459                       # Number of branches executed
system.cpu.iew.exec_stores                      18636                       # Number of stores executed
system.cpu.iew.exec_rate                     1.075988                       # Inst execution rate
system.cpu.iew.wb_sent                         492398                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        487856                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    381153                       # num instructions producing a value
system.cpu.iew.wb_consumers                    615422                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.047034                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.619336                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          305179                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7819                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       339545                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.915446                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.084675                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       257727     75.90%     75.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        22272      6.56%     82.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10461      3.08%     85.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16536      4.87%     90.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5955      1.75%     92.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3780      1.11%     93.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2668      0.79%     94.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1863      0.55%     94.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        18283      5.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       339545                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               169539                       # Number of instructions committed
system.cpu.commit.committedOps                 310835                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          56010                       # Number of memory references committed
system.cpu.commit.loads                         42266                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      35266                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       7698                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    304093                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1028                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1949      0.63%      0.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           246423     79.28%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              99      0.03%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.47%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            826      0.27%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.15%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             841      0.27%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.34%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            724      0.23%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.09%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          304      0.10%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           48      0.02%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          256      0.08%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           40532     13.04%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13054      4.20%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1734      0.56%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          690      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            310835                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 18283                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       937276                       # The number of ROB reads
system.cpu.rob.rob_writes                     1278612                       # The number of ROB writes
system.cpu.timesIdled                             792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      169539                       # Number of Instructions Simulated
system.cpu.committedOps                        310835                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.748282                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.748282                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.363864                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.363864                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   684573                       # number of integer regfile reads
system.cpu.int_regfile_writes                  413391                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     16854                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10481                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    253881                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   172720                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  205099                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    232970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           456.951037                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               51347                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2700                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.017407                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   456.951037                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.892482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.892482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            163814                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           163814                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    232970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        51884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           51884                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        13167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13167                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        65051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            65051                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        65051                       # number of overall hits
system.cpu.dcache.overall_hits::total           65051                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14669                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          581                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          581                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15250                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15250                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15250                       # number of overall misses
system.cpu.dcache.overall_misses::total         15250                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    799064500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    799064500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39429999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39429999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    838494499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    838494499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    838494499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    838494499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        66553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        66553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        13748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        80301                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        80301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        80301                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        80301                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.220411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.220411                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042261                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.189910                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.189910                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189910                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54473.004295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54473.004295                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67865.746988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67865.746988                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54983.245836                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54983.245836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54983.245836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54983.245836                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17099                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               229                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.668122                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          593                       # number of writebacks
system.cpu.dcache.writebacks::total               593                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12033                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12033                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12038                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12038                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2636                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2636                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          576                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3212                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    177816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    177816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38632999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38632999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    216448999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    216448999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    216448999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    216448999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.040000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.040000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040000                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67456.752656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67456.752656                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67071.178819                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67071.178819                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67387.608655                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67387.608655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67387.608655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67387.608655                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2700                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    232970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.880156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               35208                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               876                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.191781                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.880156                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.884532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.884532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            100896                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           100896                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    232970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        47915                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           47915                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        47915                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            47915                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        47915                       # number of overall hits
system.cpu.icache.overall_hits::total           47915                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1839                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1839                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1839                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1839                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1839                       # number of overall misses
system.cpu.icache.overall_misses::total          1839                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118767500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118767500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    118767500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118767500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118767500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118767500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        49754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        49754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        49754                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        49754                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        49754                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        49754                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.036962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.036962                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.036962                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.036962                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.036962                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.036962                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64582.653616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64582.653616                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64582.653616                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64582.653616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64582.653616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64582.653616                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          446                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          876                       # number of writebacks
system.cpu.icache.writebacks::total               876                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          450                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          450                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          450                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          450                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          450                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          450                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1389                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1389                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95427000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95427000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027917                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027917                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027917                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027917                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68701.943844                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68701.943844                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68701.943844                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68701.943844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68701.943844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68701.943844                       # average overall mshr miss latency
system.cpu.icache.replacements                    876                       # number of replacements
system.membus.snoop_filter.tot_requests          8177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    232970000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4024                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          593                       # Transaction distribution
system.membus.trans_dist::WritebackClean          876                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2107                       # Transaction distribution
system.membus.trans_dist::ReadExReq               576                       # Transaction distribution
system.membus.trans_dist::ReadExResp              576                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1389                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2636                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       144896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       144896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       243520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       243520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  388416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4601                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002825                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053086                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4588     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4601                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14932500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7381496                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17022250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
