/RAID2/COURSE/iclab/iclab143/Lab04/Exercise/00_TESTBED/pattern_1.v
/RAID2/COURSE/iclab/iclab143/Lab04/Exercise/03_GATE/CNN_SYN.v
/RAID2/COURSE/iclab/iclab143/Lab04/Exercise/03_GATE/TESTBED.v
/RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v
