
*** Running vivado
    with args -log posit_adder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source posit_adder.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source posit_adder.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1503.121 ; gain = 307.645 ; free physical = 1857 ; free virtual = 15531
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1551.137 ; gain = 48.016 ; free physical = 1849 ; free virtual = 15522
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15df4669d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2005.566 ; gain = 0.000 ; free physical = 1450 ; free virtual = 15146
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15df4669d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2005.566 ; gain = 0.000 ; free physical = 1450 ; free virtual = 15146
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 140746d4a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2005.566 ; gain = 0.000 ; free physical = 1450 ; free virtual = 15146
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 140746d4a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2005.566 ; gain = 0.000 ; free physical = 1450 ; free virtual = 15146
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 140746d4a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2005.566 ; gain = 0.000 ; free physical = 1450 ; free virtual = 15146
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.566 ; gain = 0.000 ; free physical = 1450 ; free virtual = 15146
Ending Logic Optimization Task | Checksum: 140746d4a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2005.566 ; gain = 0.000 ; free physical = 1450 ; free virtual = 15146

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 150e52766

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2005.566 ; gain = 0.000 ; free physical = 1449 ; free virtual = 15145
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2005.566 ; gain = 502.445 ; free physical = 1449 ; free virtual = 15145
INFO: [Common 17-1381] The checkpoint '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/impl_1/posit_adder_opt.dcp' has been generated.
Command: report_drc -file posit_adder_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/impl_1/posit_adder_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.590 ; gain = 0.000 ; free physical = 1439 ; free virtual = 15135
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8e3b3883

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2037.590 ; gain = 0.000 ; free physical = 1439 ; free virtual = 15135
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.590 ; gain = 0.000 ; free physical = 1436 ; free virtual = 15132

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12cfd2bde

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.590 ; gain = 0.000 ; free physical = 1437 ; free virtual = 15133

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18d868f1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.590 ; gain = 0.000 ; free physical = 1437 ; free virtual = 15133

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18d868f1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.590 ; gain = 0.000 ; free physical = 1437 ; free virtual = 15133
Phase 1 Placer Initialization | Checksum: 18d868f1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.590 ; gain = 0.000 ; free physical = 1437 ; free virtual = 15133

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1c349c220

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1428 ; free virtual = 15124

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c349c220

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1428 ; free virtual = 15124

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b429fd85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1427 ; free virtual = 15124

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 179a7ec75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1427 ; free virtual = 15124

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 179a7ec75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1427 ; free virtual = 15124

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 260f03c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1426 ; free virtual = 15122

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 260f03c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1426 ; free virtual = 15122

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 260f03c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1426 ; free virtual = 15122
Phase 3 Detail Placement | Checksum: 260f03c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1426 ; free virtual = 15122

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 260f03c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1426 ; free virtual = 15122

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 260f03c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1427 ; free virtual = 15124

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 260f03c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1427 ; free virtual = 15124

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 260f03c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1427 ; free virtual = 15124
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 260f03c1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1427 ; free virtual = 15124
Ending Placer Task | Checksum: 169d9895e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.590 ; gain = 24.000 ; free physical = 1433 ; free virtual = 15129
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2061.590 ; gain = 0.000 ; free physical = 1432 ; free virtual = 15129
INFO: [Common 17-1381] The checkpoint '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/impl_1/posit_adder_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2061.590 ; gain = 0.000 ; free physical = 1425 ; free virtual = 15122
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2061.590 ; gain = 0.000 ; free physical = 1430 ; free virtual = 15127
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.590 ; gain = 0.000 ; free physical = 1430 ; free virtual = 15127
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: db9e50db ConstDB: 0 ShapeSum: 8e3b3883 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e8eda91e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2115.254 ; gain = 53.664 ; free physical = 1313 ; free virtual = 15010

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e8eda91e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2129.254 ; gain = 67.664 ; free physical = 1299 ; free virtual = 14996

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e8eda91e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2129.254 ; gain = 67.664 ; free physical = 1299 ; free virtual = 14996
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: c178854a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2133.254 ; gain = 71.664 ; free physical = 1297 ; free virtual = 14993

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a717d3d3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2133.254 ; gain = 71.664 ; free physical = 1296 ; free virtual = 14992

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 13ac6e7ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2134.254 ; gain = 72.664 ; free physical = 1295 ; free virtual = 14991
Phase 4 Rip-up And Reroute | Checksum: 13ac6e7ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2134.254 ; gain = 72.664 ; free physical = 1295 ; free virtual = 14991

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 13ac6e7ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2134.254 ; gain = 72.664 ; free physical = 1295 ; free virtual = 14991

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 13ac6e7ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2134.254 ; gain = 72.664 ; free physical = 1295 ; free virtual = 14991
Phase 6 Post Hold Fix | Checksum: 13ac6e7ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2134.254 ; gain = 72.664 ; free physical = 1295 ; free virtual = 14991

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0479152 %
  Global Horizontal Routing Utilization  = 0.0491931 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 12.6126%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: 13ac6e7ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2134.254 ; gain = 72.664 ; free physical = 1295 ; free virtual = 14991

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13ac6e7ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.254 ; gain = 74.664 ; free physical = 1294 ; free virtual = 14990

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a8288bfc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.254 ; gain = 74.664 ; free physical = 1294 ; free virtual = 14990
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.254 ; gain = 74.664 ; free physical = 1309 ; free virtual = 15006

Routing Is Done.
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2136.258 ; gain = 74.668 ; free physical = 1309 ; free virtual = 15006
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2136.258 ; gain = 0.000 ; free physical = 1308 ; free virtual = 15006
INFO: [Common 17-1381] The checkpoint '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/impl_1/posit_adder_routed.dcp' has been generated.
Command: report_drc -file posit_adder_drc_routed.rpt -pb posit_adder_drc_routed.pb -rpx posit_adder_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/impl_1/posit_adder_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file posit_adder_methodology_drc_routed.rpt -rpx posit_adder_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/impl_1/posit_adder_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file posit_adder_power_routed.rpt -pb posit_adder_power_summary_routed.pb -rpx posit_adder_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Tue Mar 27 15:02:14 2018...
