
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
sh rm -rf ./$TOP_DIR
sh rm -rf ./$RPT_DIR
sh rm -rf ./$NET_DIR
sh mkdir ./$TOP_DIR
sh mkdir ./$RPT_DIR
sh mkdir ./$NET_DIR
define_design_lib $TOPLEVEL -path ./$TOPLEVEL
1
#Read Design File (add your files here)
analyze -library $TOPLEVEL -format verilog $verilog_files
Running PRESTO HDLC
Compiling source file ../hdl/CLE.v
Presto compilation completed successfully.
Loading db file '/usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
elaborate $TOPLEVEL -architecture verilog -library $TOPLEVEL
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../hdl/CLE.v:242: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 219 in file
	'../hdl/CLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           220            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 241 in file
	'../hdl/CLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |    auto/auto     |
|           248            |    auto/auto     |
|           271            |    auto/auto     |
|           323            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 378 in file
	'../hdl/CLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           379            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 386 in file
	'../hdl/CLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           387            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 395 in file
	'../hdl/CLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           396            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 418 in file
	'../hdl/CLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           419            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 442 in file
	'../hdl/CLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           443            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 469 in file
	'../hdl/CLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           470            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 477 in file
	'../hdl/CLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           478            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 489 in file
	'../hdl/CLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           490            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CLE line 51 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      end2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLE line 64 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      end3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLE line 80 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   old_symbol_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLE line 88 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   new_symbol_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   new_symbol_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLE line 99 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rom_data_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sram_data_q_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLE line 110 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sram_wen_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     finish_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      rom_a_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sram_a_reg      | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sram_d_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLE line 126 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    read_cnt_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLE line 134 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   y_addr_base_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLE line 174 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   x_addr_base_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLE line 214 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CLE line 233 in file
		'../hdl/CLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  old_sram_data_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (CLE)
Elaborated 1 design.
Current design is now 'CLE'.
1
uniquify
1
current_design $TOPLEVEL
Current design is 'CLE'.
{CLE}
link    

  Linking design 'CLE'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  CLE                         /home/course/u110020015/soclab25/synthesis_example/syn/CLE.db
  slow (library)              /usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
source -echo $sdc_files
# operating conditions and boundary conditions #
#clock period defined by designer
set cycle  5        
create_clock -period $cycle [get_ports  clk]
set_dont_touch_network      [all_clocks]
set_fix_hold                [all_clocks]
set_clock_uncertainty  0.1  [all_clocks]
set_clock_latency      0.5  [all_clocks]
set_ideal_network           [get_ports clk]
#Don't touch the basic env setting as below
set_input_delay  1     -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
set_output_delay 1     -clock clk [all_outputs] 
set_load         1     [all_outputs]
set_drive        1     [all_inputs]
set_operating_conditions -max_library slow -max slow                      
Using operating conditions 'slow' found in library 'slow'.
set_max_fanout 6 [all_inputs]
1
set_fix_multiple_port_nets -feedthroughs -outputs -constants -buffer_constants
1
set_fix_hold [all_clocks]
1
####check design####
check_design  >  ./$RPT_DIR/check_design.log  
check_timing  >  ./$RPT_DIR/check_timing.log 
# clock gating
set_clock_gating_style -max_fanout 10

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 10
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
### Power Optimization
# set_leakage_optimization true
# set_dynamic_optimization true
#### Synthesis all design ####
# basic ------------
compile_ultra  
Information: Performing power optimization. (PWR-850)
Analyzing: "/usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SynopsysDC/db/slow.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 20 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'CLE'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLE'
Information: Added key list 'DesignWare' to design 'CLE'. (DDB-72)
 Implement Synthetic for 'CLE'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design CLE. Delay-based auto_ungroup will not be performed. (OPT-780)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:07    3246.5      0.00       0.0   34228.6                           14812610.0000      0.00  
    0:00:07    3246.5      0.00       0.0   34228.6                           14812610.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:07    3246.5      0.00       0.0   34228.6                           14812610.0000      0.00  
    0:00:07    3246.5      0.00       0.0   34228.6                           14812610.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:08    2400.5      0.00       0.0   34269.7                           6593888.0000      0.00  
    0:00:08    2400.5      0.00       0.0   34269.7                           6593888.0000      0.00  
    0:00:08    2400.5      0.00       0.0   34269.7                           6593888.0000      0.00  
    0:00:08    2400.5      0.00       0.0   34269.7                           6593888.0000      0.00  
    0:00:08    2398.3      0.00       0.0   34269.7                           6610495.0000      0.00  
    0:00:08    2398.3      0.00       0.0   34269.7                           6610495.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09    2398.3      0.00       0.0   34269.7                           6494611.0000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           6494611.0000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           6494611.0000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09    2398.3      0.00       0.0   34269.7                           5285446.5000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:10    2684.1      0.00       0.0     600.4                           8000279.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           8000279.5000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10    2684.1      0.00       0.0     600.4                           8000279.5000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10    2684.1      0.00       0.0     600.4                           7927685.5000      0.00  
    0:00:10    2682.0      0.00       0.0     600.4                           8007530.5000      0.00  
    0:00:10    2682.0      0.00       0.0     600.4                           8007530.5000      0.00  
    0:00:10    2682.0      0.00       0.0     600.4                           8007530.5000      0.00  
    0:00:11    2682.0      0.00       0.0     600.4                           8000583.0000      0.00  
    0:00:11    2682.0      0.00       0.0     600.4                           7943146.0000      0.00  
    0:00:11    2682.0      0.00       0.0     600.4                           7943146.0000      0.00  
    0:00:11    2682.0      0.00       0.0     600.4                           7943146.0000      0.00  
    0:00:11    2682.0      0.00       0.0     600.4                           7943146.0000      0.00  
    0:00:11    2682.0      0.00       0.0     600.4                           7943146.0000      0.00  
    0:00:11    2682.0      0.00       0.0     600.4                           7943146.0000      0.00  
Loading db file '/usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
## find more command in user guide 
####--------------------------Netlist-related------------------------------------
write -format ddc     -hierarchy -output ./$NET_DIR/${TOPLEVEL}_syn.ddc
Writing ddc file './netlist/CLE_syn.ddc'.
1
write -format verilog -hierarchy -output ./$NET_DIR/${TOPLEVEL}_syn.v
Writing verilog file '/home/course/u110020015/soclab25/synthesis_example/syn/netlist/CLE_syn.v'.
1
write_sdf -version 1.0  -context verilog ./$NET_DIR/${TOPLEVEL}_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/course/u110020015/soclab25/synthesis_example/syn/netlist/CLE_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc ./$NET_DIR/${TOPLEVEL}_syn.sdc
1
# write_saif -output ./$NET_DIR/${TOPLEVEL}_syn.saif 
##-------------------------------------------------------------------------
####---------------------------Syntheis result reports----------------------------
report_timing -delay max -max_paths 5 > ./$RPT_DIR/report_setup_${TOPLEVEL}.out
report_timing -delay min -max_paths 5 > ./$RPT_DIR/report_hold_${TOPLEVEL}.out
report_constraint -all_violators > ./$RPT_DIR/report_violation_${TOPLEVEL}.out
report_area -hier  > ./$RPT_DIR/report_area_${TOPLEVEL}.out
report_power -hier > ./$RPT_DIR/report_power_${TOPLEVEL}.out
report_timing -path full -delay max -max_paths 10 -nworst 1 > ./$RPT_DIR/report_time_${TOPLEVEL}.out
exit

Memory usage for this session 199 Mbytes.
Memory usage for this session including child processes 199 Mbytes.
CPU usage for this session 136 seconds ( 0.04 hours ).
Elapsed time for this session 142 seconds ( 0.04 hours ).

Thank you...
