module top_layer(clock, start, dram_in, iram_in, data_out, addr_out)

input clock;
input start;
input [15:0] dram_in;
input [7:0] iram_in;
output[15:0] data_out;
output wire[15:0] addr_out;
wire[5:0] state;
wire[15:0] ir_out;

state_machine state_machine(clock, start, ir_out, state);

Processor Processor(clock, dram_in, iram_in, state,ir_out, bus_out, addr_out);

endmodule 