INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/adder64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/alu64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/dataExtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_Extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/main_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sim_1/new/tb_MainProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MainProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
