Starting process: Module

Starting process: 

SCUBA, Version Diamond_2.0_Production (151)
Wed Jan 22 17:05:43 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\ECAD\lscc\diamond\2.0\ispfpga\bin\nt64\scuba.exe -w -n efbspi -lang verilog -synth synplify -bus_exp 7 -bb -type efb -arch xo2c00 -freq 50 -spi -spi_mode Both -spi_clkinv -spi_ph -spi_rxo -spi_rxr -spi_txo -spi_txr -spi_en -spi_freq 10 -spi_cs 1 -wb -dev 7000 -e 
    Circuit name     : efbspi
    Module type      : efb
    Module Version   : 1.1
    Ports            : 
	Inputs       : wb_clk_i, wb_rst_i, wb_cyc_i, wb_stb_i, wb_we_i, wb_adr_i[7:0], wb_dat_i[7:0], spi_scsn
	Outputs      : wb_dat_o[7:0], wb_ack_o, spi_csn[0:0], spi_irq
	Inouts       : spi_clk, spi_miso, spi_mosi
    I/O buffer       : not inserted
    EDIF output      : suppressed
    Verilog output   : efbspi.v
    Verilog template : efbspi_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : efbspi.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: efbspi.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


