{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 11:16:06 2021 " "Info: Processing started: Sat Dec 25 11:16:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nda2_3 -c nda2_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nda2_3 -c nda2_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW3 C 12.122 ns Longest " "Info: Longest tpd from source pin \"SW3\" to destination pin \"C\" is 12.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SW3 1 PIN PIN_146 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_146; Fanout = 7; PIN Node = 'SW3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW3 } "NODE_NAME" } } { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { 104 -136 32 120 "SW3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.607 ns) + CELL(0.370 ns) 7.972 ns decoder_nda2_3:inst1\|C-nda2_3:inst11\|inst8~0 2 COMB LCCOMB_X33_Y5_N12 1 " "Info: 2: + IC(6.607 ns) + CELL(0.370 ns) = 7.972 ns; Loc. = LCCOMB_X33_Y5_N12; Fanout = 1; COMB Node = 'decoder_nda2_3:inst1\|C-nda2_3:inst11\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.977 ns" { SW3 decoder_nda2_3:inst1|C-nda2_3:inst11|inst8~0 } "NODE_NAME" } } { "C-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/C-nda2_3.bdf" { { 40 616 720 152 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(3.096 ns) 12.122 ns C 3 PIN PIN_113 0 " "Info: 3: + IC(1.054 ns) + CELL(3.096 ns) = 12.122 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.150 ns" { decoder_nda2_3:inst1|C-nda2_3:inst11|inst8~0 C } "NODE_NAME" } } { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { 104 648 824 120 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.461 ns ( 36.80 % ) " "Info: Total cell delay = 4.461 ns ( 36.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.661 ns ( 63.20 % ) " "Info: Total interconnect delay = 7.661 ns ( 63.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.122 ns" { SW3 decoder_nda2_3:inst1|C-nda2_3:inst11|inst8~0 C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.122 ns" { SW3 {} SW3~combout {} decoder_nda2_3:inst1|C-nda2_3:inst11|inst8~0 {} C {} } { 0.000ns 0.000ns 6.607ns 1.054ns } { 0.000ns 0.995ns 0.370ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 11:16:06 2021 " "Info: Processing ended: Sat Dec 25 11:16:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
