/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.11
Build    : 0.8.55
Hash     : 3d5df9b
Date     : Nov 10 2023
Type     : Engineering
Log Time   : Fri Nov 10 10:33:49 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.11
Build    : 0.8.55
Hash     : 3d5df9b
Date     : Nov 10 2023
Type     : Engineering
Log Time   : Fri Nov 10 10:33:49 2023 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/DMA_AXI_raptor_project_default_1GE100-ES1/run_1/synth_1_1/analysis/DMA_AXI_raptor_project_default_1GE100-ES1_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_10_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_10_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_defines.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_defines.v' to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_apb_mux.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_apb_mux.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_apb_mux'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_arbiter.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_arbiter.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_arbiter'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_cmd.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_cmd.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_axim_cmd'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_cmd.v:221.4-226.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_rd.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_rd.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_axim_rd'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_rd.v:141.4-149.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_rdata.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_rdata.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_axim_rdata'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_resp.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_resp.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_axim_resp'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_timeout.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_timeout.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_axim_timeout'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_wdata.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_wdata.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_axim_wdata'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_wdata.v:183.4-191.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_wdata.v:274.4-310.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_wr.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_axim_wr.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_axim_wr'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_calc'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc_addr.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc_addr.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_calc_addr'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc_joint.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc_joint.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_calc_joint'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc_joint.v:117.4-255.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc_size.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc_size.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_calc_size'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_empty.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_empty.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_empty'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_fifo.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_fifo.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_fifo'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_fifo_ctrl.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_fifo_ctrl.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_fifo_ctrl'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_fifo_ptr.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_fifo_ptr.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_fifo_ptr'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_offsets.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_offsets.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_offsets'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_outs.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_outs.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_outs'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_periph_mux.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_periph_mux.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_periph_mux'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_periph_mux.v:59.4-64.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_rd_slicer.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_rd_slicer.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_rd_slicer'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_rd_slicer.v:108.4-120.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_rd_slicer.v:123.4-135.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_ch_reg_params.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_ch_reg_params.v' to AST representation.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_reg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_reg.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_reg'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_reg.v:737.4-852.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_reg.v:856.4-896.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_reg.v:900.4-934.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_reg_size.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_reg_size.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_reg_size'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_remain.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_remain.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_remain'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_wr_slicer.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_wr_slicer.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ch_wr_slicer'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_wr_slicer.v:157.4-169.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_wr_slicer.v:172.4-184.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_wr_slicer.v:200.4-212.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_channels.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_channels.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_channels'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_channels_apb_mux.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_channels_apb_mux.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_channels_apb_mux'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_channels_mux.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_channels_mux.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_channels_mux'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ctrl.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ctrl.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_ctrl'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ctrl.v:141.4-256.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_top.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_top'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_wdt.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_wdt.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_core0_wdt'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_dual_core.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_dual_core.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_dual_core'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_reg_params.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_reg_params.v' to AST representation.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_reg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_reg.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_reg'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_reg.v:235.4-261.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

41. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_reg_core0.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_reg_core0.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_reg_core0'.
Successfully finished Verilog frontend.

42. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_delay.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_delay.v' to AST representation.
Generating RTLIL representation for module `\prgen_delay'.
Successfully finished Verilog frontend.

43. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_demux8.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_demux8.v' to AST representation.
Generating RTLIL representation for module `\prgen_demux8'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_demux8.v:54.4-71.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

44. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v' to AST representation.
Generating RTLIL representation for module `\prgen_fifo'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:136.4-140.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:142.4-146.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

45. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_joint_stall.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_joint_stall.v' to AST representation.
Generating RTLIL representation for module `\prgen_joint_stall'.
Successfully finished Verilog frontend.

46. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_min2.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_min2.v' to AST representation.
Generating RTLIL representation for module `\prgen_min2'.
Successfully finished Verilog frontend.

47. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_min3.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_min3.v' to AST representation.
Generating RTLIL representation for module `\prgen_min3'.
Successfully finished Verilog frontend.

48. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_mux8.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_mux8.v' to AST representation.
Generating RTLIL representation for module `\prgen_mux8'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_mux8.v:53.4-68.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

49. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_or8.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_or8.v' to AST representation.
Generating RTLIL representation for module `\prgen_or8'.
Successfully finished Verilog frontend.

50. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_rawstat.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_rawstat.v' to AST representation.
Generating RTLIL representation for module `\prgen_rawstat'.
Successfully finished Verilog frontend.

51. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_scatter8_1.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_scatter8_1.v' to AST representation.
Generating RTLIL representation for module `\prgen_scatter8_1'.
Successfully finished Verilog frontend.

52. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_stall.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_stall.v' to AST representation.
Generating RTLIL representation for module `\prgen_stall'.
Successfully finished Verilog frontend.

53. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_swap_32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_swap_32.v' to AST representation.
Generating RTLIL representation for module `\prgen_swap32'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_swap_32.v:53.4-61.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_swap_32.v:63.4-71.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

54. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_swap_64.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_swap_64.v' to AST representation.
Generating RTLIL representation for module `\prgen_swap64'.
Successfully finished Verilog frontend.

55. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_sr.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_sr.v' to AST representation.
Generating RTLIL representation for module `\dma_axi64_sr'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top dma_axi64_sr' --

56. Executing HIERARCHY pass (managing design hierarchy).

56.1. Analyzing design hierarchy..
Top module:  \dma_axi64_sr
Used module:     \dma_axi64
Used module:         \dma_axi64_dual_core
Used module:             \prgen_delay
Used module:             \dma_axi64_core0_top
Used module:                 \dma_axi64_core0
Used module:                     \dma_axi64_core0_channels
Used module:                         \dma_axi64_core0_ch_empty
Used module:                         \dma_axi64_core0_ch
Used module:                             \dma_axi64_core0_ch_fifo_ctrl
Used module:                                 \dma_axi64_core0_ch_fifo
Used module:                                 \dma_axi64_core0_ch_fifo_ptr
Used module:                                 \dma_axi64_core0_ch_rd_slicer
Used module:                                     \prgen_min2
Used module:                                 \dma_axi64_core0_ch_wr_slicer
Used module:                                     \prgen_swap64
Used module:                                         \prgen_swap32
Used module:                             \dma_axi64_core0_ch_periph_mux
Used module:                             \dma_axi64_core0_ch_calc
Used module:                                 \dma_axi64_core0_ch_calc_size
Used module:                                     \dma_axi64_core0_ch_calc_joint
Used module:                                     \prgen_min3
Used module:                                 \dma_axi64_core0_ch_calc_addr
Used module:                             \dma_axi64_core0_ch_outs
Used module:                             \dma_axi64_core0_ch_remain
Used module:                             \dma_axi64_core0_ch_offsets
Used module:                             \dma_axi64_core0_ch_reg
Used module:                                 \prgen_rawstat
Used module:                                 \dma_axi64_core0_ch_reg_size
Used module:                         \dma_axi64_core0_channels_mux
Used module:                             \prgen_mux8
Used module:                             \prgen_demux8
Used module:                             \prgen_or8
Used module:                         \dma_axi64_core0_channels_apb_mux
Used module:                     \dma_axi64_core0_axim_rd
Used module:                         \dma_axi64_core0_axim_resp
Used module:                             \prgen_fifo
Used module:                         \dma_axi64_core0_axim_rdata
Used module:                         \dma_axi64_core0_axim_cmd
Used module:                             \dma_axi64_core0_axim_timeout
Used module:                     \dma_axi64_core0_axim_wr
Used module:                         \dma_axi64_core0_axim_wdata
Used module:                             \prgen_joint_stall
Used module:                                 \prgen_stall
Used module:                     \dma_axi64_core0_ctrl
Used module:                     \dma_axi64_core0_arbiter
Used module:                     \dma_axi64_core0_wdt
Used module:             \dma_axi64_reg
Used module:                 \dma_axi64_reg_core0
Used module:                     \prgen_scatter8_1
Used module:             \dma_axi64_apb_mux
Parameter 1 (\DELAY) = 1

56.2. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_delay'.
Parameter 1 (\DELAY) = 1
Generating RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter \CMD_DEPTH = 4

56.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dma_axi64_core0_axim_resp'.
Parameter \CMD_DEPTH = 4
Generating RTLIL representation for module `$paramod\dma_axi64_core0_axim_resp\CMD_DEPTH=s32'00000000000000000000000000000100'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter \CMD_DEPTH = 4
Found cached RTLIL representation for module `$paramod\dma_axi64_core0_axim_resp\CMD_DEPTH=s32'00000000000000000000000000000100'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 7
Parameter 2 (\DEPTH_FULL) = 8

56.4. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_fifo'.
Parameter 1 (\WIDTH) = 7
Parameter 2 (\DEPTH_FULL) = 8
Generating RTLIL representation for module `$paramod$129dcf68dd96635e9a29d2021d0ea0d21766335c\prgen_fifo'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:136.4-140.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:142.4-146.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 64
Parameter 2 (\DEPTH_FULL) = 7

56.5. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_fifo'.
Parameter 1 (\WIDTH) = 64
Parameter 2 (\DEPTH_FULL) = 7
Generating RTLIL representation for module `$paramod$0d0bb881952d8b225b4edb64e96e442f90adf400\prgen_fifo'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:136.4-140.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:142.4-146.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 21
Parameter 2 (\DEPTH_FULL) = 4

56.6. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_fifo'.
Parameter 1 (\WIDTH) = 21
Parameter 2 (\DEPTH_FULL) = 4
Generating RTLIL representation for module `$paramod$bc66fa68e8e258d0746b84189cd6391cc4b9e782\prgen_fifo'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:136.4-140.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:142.4-146.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 14
Parameter 2 (\DEPTH_FULL) = 4

56.7. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_fifo'.
Parameter 1 (\WIDTH) = 14
Parameter 2 (\DEPTH_FULL) = 4
Generating RTLIL representation for module `$paramod$30eb2467924a41561b3271ee057c341518acddb3\prgen_fifo'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:136.4-140.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:142.4-146.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\DELAY) = 2

56.8. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_delay'.
Parameter 1 (\DELAY) = 2
Generating RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000010'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\SIZE_BITS) = 4

56.9. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_joint_stall'.
Parameter 1 (\SIZE_BITS) = 4
Generating RTLIL representation for module `$paramod\prgen_joint_stall\SIZE_BITS=s32'00000000000000000000000000000100'.
Parameter 1 (\DEPTH) = 3

56.10. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_stall'.
Parameter 1 (\DEPTH) = 3
Generating RTLIL representation for module `$paramod\prgen_stall\DEPTH=s32'00000000000000000000000000000011'.
Parameter 1 (\WIDTH) = 1
Parameter 2 (\DEPTH_FULL) = 2

56.11. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_fifo'.
Parameter 1 (\WIDTH) = 1
Parameter 2 (\DEPTH_FULL) = 2
Generating RTLIL representation for module `$paramod$ab4d786fe00c72328150f5a3b890c098838a15c5\prgen_fifo'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:136.4-140.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:142.4-146.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 2
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000010'.
Parameter \READ = 0

56.12. Executing AST frontend in derive mode using pre-parsed AST for module `\dma_axi64_core0_ch_calc'.
Parameter \READ = 0
Generating RTLIL representation for module `$paramod\dma_axi64_core0_ch_calc\READ=s32'00000000000000000000000000000000'.
Parameter \READ = 1

56.13. Executing AST frontend in derive mode using pre-parsed AST for module `\dma_axi64_core0_ch_calc'.
Parameter \READ = 1
Generating RTLIL representation for module `$paramod\dma_axi64_core0_ch_calc\READ=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\SIZE) = 13

56.14. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_rawstat'.
Parameter 1 (\SIZE) = 13
Generating RTLIL representation for module `$paramod\prgen_rawstat\SIZE=s32'00000000000000000000000000001101'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter \READ = 0

56.15. Executing AST frontend in derive mode using pre-parsed AST for module `\dma_axi64_core0_ch_calc_size'.
Parameter \READ = 0
Generating RTLIL representation for module `$paramod\dma_axi64_core0_ch_calc_size\READ=s32'00000000000000000000000000000000'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\READ) = 0

56.16. Executing AST frontend in derive mode using pre-parsed AST for module `\dma_axi64_core0_ch_calc_joint'.
Parameter 1 (\READ) = 0
Generating RTLIL representation for module `$paramod\dma_axi64_core0_ch_calc_joint\READ=s32'00000000000000000000000000000000'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc_joint.v:117.4-255.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 8

56.17. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_min3'.
Parameter 1 (\WIDTH) = 8
Generating RTLIL representation for module `$paramod\prgen_min3\WIDTH=s32'00000000000000000000000000001000'.
Parameter 1 (\WIDTH) = 8

56.18. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_min2'.
Parameter 1 (\WIDTH) = 8
Generating RTLIL representation for module `$paramod\prgen_min2\WIDTH=s32'00000000000000000000000000001000'.
Parameter 1 (\WIDTH) = 8
Found cached RTLIL representation for module `$paramod\prgen_min2\WIDTH=s32'00000000000000000000000000001000'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 4

56.19. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_min2'.
Parameter 1 (\WIDTH) = 4
Generating RTLIL representation for module `$paramod\prgen_min2\WIDTH=s32'00000000000000000000000000000100'.
Parameter 1 (\WIDTH) = 4
Found cached RTLIL representation for module `$paramod\prgen_min2\WIDTH=s32'00000000000000000000000000000100'.
Parameter 1 (\WIDTH) = 4
Found cached RTLIL representation for module `$paramod\prgen_min2\WIDTH=s32'00000000000000000000000000000100'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 2
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000010'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 8
Found cached RTLIL representation for module `$paramod\prgen_min2\WIDTH=s32'00000000000000000000000000001000'.
Parameter 1 (\WIDTH) = 32

56.20. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_mux8'.
Parameter 1 (\WIDTH) = 32
Generating RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_mux8.v:53.4-68.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 1

56.21. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_demux8'.
Parameter 1 (\WIDTH) = 1
Generating RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_demux8.v:54.4-71.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 8

56.22. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_mux8'.
Parameter 1 (\WIDTH) = 8
Generating RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000001000'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_mux8.v:53.4-68.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 32
Found cached RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000100000'.
Parameter 1 (\WIDTH) = 1

56.23. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_mux8'.
Parameter 1 (\WIDTH) = 1
Generating RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000001'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_mux8.v:53.4-68.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 6

56.24. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_mux8'.
Parameter 1 (\WIDTH) = 6
Generating RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000110'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_mux8.v:53.4-68.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 6
Found cached RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000110'.
Parameter 1 (\WIDTH) = 8
Found cached RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000001000'.
Parameter 1 (\WIDTH) = 32
Found cached RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000100000'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1

56.25. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_or8'.
Parameter 1 (\WIDTH) = 1
Generating RTLIL representation for module `$paramod\prgen_or8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_or8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_or8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 3

56.26. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_mux8'.
Parameter 1 (\WIDTH) = 3
Generating RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000011'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_mux8.v:53.4-68.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 3
Found cached RTLIL representation for module `$paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000011'.
Parameter 1 (\WIDTH) = 31

56.27. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_or8'.
Parameter 1 (\WIDTH) = 31
Generating RTLIL representation for module `$paramod\prgen_or8\WIDTH=s32'00000000000000000000000000011111'.
Parameter 1 (\WIDTH) = 31
Found cached RTLIL representation for module `$paramod\prgen_or8\WIDTH=s32'00000000000000000000000000011111'.
Parameter 1 (\WIDTH) = 64

56.28. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_or8'.
Parameter 1 (\WIDTH) = 64
Generating RTLIL representation for module `$paramod\prgen_or8\WIDTH=s32'00000000000000000000000001000000'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\prgen_or8\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\CH_NUM) = 0

56.29. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_scatter8_1'.
Parameter 1 (\CH_NUM) = 0
Generating RTLIL representation for module `$paramod\prgen_scatter8_1\CH_NUM=s32'00000000000000000000000000000000'.

56.30. Analyzing design hierarchy..
Top module:  \dma_axi64_sr
Used module:     \dma_axi64
Used module:         \dma_axi64_dual_core
Used module:             $paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001
Used module:             \dma_axi64_core0_top
Used module:                 \dma_axi64_core0
Used module:                     \dma_axi64_core0_channels
Used module:                         \dma_axi64_core0_ch_empty
Used module:                         \dma_axi64_core0_ch
Used module:                             \dma_axi64_core0_ch_fifo_ctrl
Used module:                                 \dma_axi64_core0_ch_fifo
Used module:                                 \dma_axi64_core0_ch_fifo_ptr
Used module:                                 \dma_axi64_core0_ch_rd_slicer
Used module:                                     $paramod\prgen_min2\WIDTH=s32'00000000000000000000000000000100
Used module:                                     $paramod\prgen_delay\DELAY=s32'00000000000000000000000000000010
Used module:                                 \dma_axi64_core0_ch_wr_slicer
Used module:                                     \prgen_swap64
Used module:                                         \prgen_swap32
Used module:                             \dma_axi64_core0_ch_periph_mux
Used module:                             $paramod\dma_axi64_core0_ch_calc\READ=s32'00000000000000000000000000000000
Used module:                                 \dma_axi64_core0_ch_calc_size
Used module:                                     $paramod\dma_axi64_core0_ch_calc_joint\READ=s32'00000000000000000000000000000000
Used module:                                     $paramod\prgen_min3\WIDTH=s32'00000000000000000000000000001000
Used module:                                         \prgen_min2
Used module:                                 \dma_axi64_core0_ch_calc_addr
Used module:                                 \prgen_delay
Used module:                             $paramod\dma_axi64_core0_ch_calc\READ=s32'00000000000000000000000000000001
Used module:                             \dma_axi64_core0_ch_outs
Used module:                             \dma_axi64_core0_ch_remain
Used module:                             \dma_axi64_core0_ch_offsets
Used module:                             \dma_axi64_core0_ch_reg
Used module:                                 $paramod\prgen_rawstat\SIZE=s32'00000000000000000000000000001101
Used module:                                 \dma_axi64_core0_ch_reg_size
Used module:                                     $paramod\prgen_min2\WIDTH=s32'00000000000000000000000000001000
Used module:                         \dma_axi64_core0_channels_mux
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000001000
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000100000
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000110
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000011
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000000011111
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000001000000
Used module:                         \dma_axi64_core0_channels_apb_mux
Used module:                     \dma_axi64_core0_axim_rd
Used module:                         $paramod\dma_axi64_core0_axim_resp\CMD_DEPTH=s32'00000000000000000000000000000100
Used module:                             \prgen_fifo
Used module:                         \dma_axi64_core0_axim_rdata
Used module:                         \dma_axi64_core0_axim_cmd
Used module:                             \dma_axi64_core0_axim_timeout
Used module:                     \dma_axi64_core0_axim_wr
Used module:                         \dma_axi64_core0_axim_wdata
Used module:                             $paramod$0d0bb881952d8b225b4edb64e96e442f90adf400\prgen_fifo
Used module:                             $paramod$bc66fa68e8e258d0746b84189cd6391cc4b9e782\prgen_fifo
Used module:                             $paramod$30eb2467924a41561b3271ee057c341518acddb3\prgen_fifo
Used module:                             $paramod\prgen_joint_stall\SIZE_BITS=s32'00000000000000000000000000000100
Used module:                                 \prgen_stall
Used module:                     \dma_axi64_core0_ctrl
Used module:                     \dma_axi64_core0_arbiter
Used module:                     \dma_axi64_core0_wdt
Used module:             \dma_axi64_reg
Used module:                 \dma_axi64_reg_core0
Used module:                     $paramod\prgen_scatter8_1\CH_NUM=s32'00000000000000000000000000000000
Used module:             \dma_axi64_apb_mux
Parameter 1 (\WIDTH) = 7
Parameter 2 (\DEPTH_FULL) = 4

56.31. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_fifo'.
Parameter 1 (\WIDTH) = 7
Parameter 2 (\DEPTH_FULL) = 4
Generating RTLIL representation for module `$paramod$1eb6149142c80774184d2397dbf1bac8752a0cc7\prgen_fifo'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:136.4-140.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:142.4-146.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DEPTH) = 3
Found cached RTLIL representation for module `$paramod\prgen_stall\DEPTH=s32'00000000000000000000000000000011'.
Parameter 1 (\WIDTH) = 4
Parameter 2 (\DEPTH_FULL) = 2

56.32. Executing AST frontend in derive mode using pre-parsed AST for module `\prgen_fifo'.
Parameter 1 (\WIDTH) = 4
Parameter 2 (\DEPTH_FULL) = 2
Generating RTLIL representation for module `$paramod$6d53a67fb7e986f26f63b96859ea1026e541b81c\prgen_fifo'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:136.4-140.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/prgen_fifo.v:142.4-146.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 2
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000010'.
Parameter \READ = 0
Found cached RTLIL representation for module `$paramod\dma_axi64_core0_ch_calc_size\READ=s32'00000000000000000000000000000000'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter \READ = 1

56.33. Executing AST frontend in derive mode using pre-parsed AST for module `\dma_axi64_core0_ch_calc_size'.
Parameter \READ = 1
Generating RTLIL representation for module `$paramod\dma_axi64_core0_ch_calc_size\READ=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 8
Found cached RTLIL representation for module `$paramod\prgen_min2\WIDTH=s32'00000000000000000000000000001000'.
Parameter 1 (\WIDTH) = 8
Found cached RTLIL representation for module `$paramod\prgen_min2\WIDTH=s32'00000000000000000000000000001000'.

56.34. Analyzing design hierarchy..
Top module:  \dma_axi64_sr
Used module:     \dma_axi64
Used module:         \dma_axi64_dual_core
Used module:             $paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001
Used module:             \dma_axi64_core0_top
Used module:                 \dma_axi64_core0
Used module:                     \dma_axi64_core0_channels
Used module:                         \dma_axi64_core0_ch_empty
Used module:                         \dma_axi64_core0_ch
Used module:                             \dma_axi64_core0_ch_fifo_ctrl
Used module:                                 \dma_axi64_core0_ch_fifo
Used module:                                 \dma_axi64_core0_ch_fifo_ptr
Used module:                                 \dma_axi64_core0_ch_rd_slicer
Used module:                                     $paramod\prgen_min2\WIDTH=s32'00000000000000000000000000000100
Used module:                                     $paramod\prgen_delay\DELAY=s32'00000000000000000000000000000010
Used module:                                 \dma_axi64_core0_ch_wr_slicer
Used module:                                     \prgen_swap64
Used module:                                         \prgen_swap32
Used module:                             \dma_axi64_core0_ch_periph_mux
Used module:                             $paramod\dma_axi64_core0_ch_calc\READ=s32'00000000000000000000000000000000
Used module:                                 $paramod\dma_axi64_core0_ch_calc_size\READ=s32'00000000000000000000000000000000
Used module:                                     \dma_axi64_core0_ch_calc_joint
Used module:                                     \prgen_delay
Used module:                                     \prgen_min3
Used module:                                         $paramod\prgen_min2\WIDTH=s32'00000000000000000000000000001000
Used module:                                 \dma_axi64_core0_ch_calc_addr
Used module:                             $paramod\dma_axi64_core0_ch_calc\READ=s32'00000000000000000000000000000001
Used module:                                 $paramod\dma_axi64_core0_ch_calc_size\READ=s32'00000000000000000000000000000001
Used module:                             \dma_axi64_core0_ch_outs
Used module:                             \dma_axi64_core0_ch_remain
Used module:                             \dma_axi64_core0_ch_offsets
Used module:                             \dma_axi64_core0_ch_reg
Used module:                                 $paramod\prgen_rawstat\SIZE=s32'00000000000000000000000000001101
Used module:                                 \dma_axi64_core0_ch_reg_size
Used module:                         \dma_axi64_core0_channels_mux
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000001000
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000100000
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000110
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000011
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000000011111
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000001000000
Used module:                         \dma_axi64_core0_channels_apb_mux
Used module:                     \dma_axi64_core0_axim_rd
Used module:                         $paramod\dma_axi64_core0_axim_resp\CMD_DEPTH=s32'00000000000000000000000000000100
Used module:                             $paramod$1eb6149142c80774184d2397dbf1bac8752a0cc7\prgen_fifo
Used module:                         \dma_axi64_core0_axim_rdata
Used module:                         \dma_axi64_core0_axim_cmd
Used module:                             \dma_axi64_core0_axim_timeout
Used module:                     \dma_axi64_core0_axim_wr
Used module:                         \dma_axi64_core0_axim_wdata
Used module:                             $paramod$0d0bb881952d8b225b4edb64e96e442f90adf400\prgen_fifo
Used module:                             $paramod$bc66fa68e8e258d0746b84189cd6391cc4b9e782\prgen_fifo
Used module:                             $paramod$30eb2467924a41561b3271ee057c341518acddb3\prgen_fifo
Used module:                             $paramod\prgen_joint_stall\SIZE_BITS=s32'00000000000000000000000000000100
Used module:                                 $paramod\prgen_stall\DEPTH=s32'00000000000000000000000000000011
Used module:                                 $paramod$6d53a67fb7e986f26f63b96859ea1026e541b81c\prgen_fifo
Used module:                     \dma_axi64_core0_ctrl
Used module:                     \dma_axi64_core0_arbiter
Used module:                     \dma_axi64_core0_wdt
Used module:             \dma_axi64_reg
Used module:                 \dma_axi64_reg_core0
Used module:                     $paramod\prgen_scatter8_1\CH_NUM=s32'00000000000000000000000000000000
Used module:             \dma_axi64_apb_mux
Parameter 1 (\READ) = 1

56.35. Executing AST frontend in derive mode using pre-parsed AST for module `\dma_axi64_core0_ch_calc_joint'.
Parameter 1 (\READ) = 1
Generating RTLIL representation for module `$paramod\dma_axi64_core0_ch_calc_joint\READ=s32'00000000000000000000000000000001'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2180/DMA_AXI_raptor_project_default_1GE100-ES1_error/./Src/dma_axi64_core0_ch_calc_joint.v:117.4-255.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 8
Found cached RTLIL representation for module `$paramod\prgen_min3\WIDTH=s32'00000000000000000000000000001000'.
Parameter 1 (\READ) = 0
Found cached RTLIL representation for module `$paramod\dma_axi64_core0_ch_calc_joint\READ=s32'00000000000000000000000000000000'.
Parameter 1 (\DELAY) = 1
Found cached RTLIL representation for module `$paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 8
Found cached RTLIL representation for module `$paramod\prgen_min3\WIDTH=s32'00000000000000000000000000001000'.

56.36. Analyzing design hierarchy..
Top module:  \dma_axi64_sr
Used module:     \dma_axi64
Used module:         \dma_axi64_dual_core
Used module:             $paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001
Used module:             \dma_axi64_core0_top
Used module:                 \dma_axi64_core0
Used module:                     \dma_axi64_core0_channels
Used module:                         \dma_axi64_core0_ch_empty
Used module:                         \dma_axi64_core0_ch
Used module:                             \dma_axi64_core0_ch_fifo_ctrl
Used module:                                 \dma_axi64_core0_ch_fifo
Used module:                                 \dma_axi64_core0_ch_fifo_ptr
Used module:                                 \dma_axi64_core0_ch_rd_slicer
Used module:                                     $paramod\prgen_min2\WIDTH=s32'00000000000000000000000000000100
Used module:                                     $paramod\prgen_delay\DELAY=s32'00000000000000000000000000000010
Used module:                                 \dma_axi64_core0_ch_wr_slicer
Used module:                                     \prgen_swap64
Used module:                                         \prgen_swap32
Used module:                             \dma_axi64_core0_ch_periph_mux
Used module:                             $paramod\dma_axi64_core0_ch_calc\READ=s32'00000000000000000000000000000000
Used module:                                 $paramod\dma_axi64_core0_ch_calc_size\READ=s32'00000000000000000000000000000000
Used module:                                     $paramod\dma_axi64_core0_ch_calc_joint\READ=s32'00000000000000000000000000000000
Used module:                                     $paramod\prgen_min3\WIDTH=s32'00000000000000000000000000001000
Used module:                                         $paramod\prgen_min2\WIDTH=s32'00000000000000000000000000001000
Used module:                                 \dma_axi64_core0_ch_calc_addr
Used module:                             $paramod\dma_axi64_core0_ch_calc\READ=s32'00000000000000000000000000000001
Used module:                                 $paramod\dma_axi64_core0_ch_calc_size\READ=s32'00000000000000000000000000000001
Used module:                                     $paramod\dma_axi64_core0_ch_calc_joint\READ=s32'00000000000000000000000000000001
Used module:                             \dma_axi64_core0_ch_outs
Used module:                             \dma_axi64_core0_ch_remain
Used module:                             \dma_axi64_core0_ch_offsets
Used module:                             \dma_axi64_core0_ch_reg
Used module:                                 $paramod\prgen_rawstat\SIZE=s32'00000000000000000000000000001101
Used module:                                 \dma_axi64_core0_ch_reg_size
Used module:                         \dma_axi64_core0_channels_mux
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000001000
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000100000
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000110
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000011
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000000011111
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000001000000
Used module:                         \dma_axi64_core0_channels_apb_mux
Used module:                     \dma_axi64_core0_axim_rd
Used module:                         $paramod\dma_axi64_core0_axim_resp\CMD_DEPTH=s32'00000000000000000000000000000100
Used module:                             $paramod$1eb6149142c80774184d2397dbf1bac8752a0cc7\prgen_fifo
Used module:                         \dma_axi64_core0_axim_rdata
Used module:                         \dma_axi64_core0_axim_cmd
Used module:                             \dma_axi64_core0_axim_timeout
Used module:                     \dma_axi64_core0_axim_wr
Used module:                         \dma_axi64_core0_axim_wdata
Used module:                             $paramod$0d0bb881952d8b225b4edb64e96e442f90adf400\prgen_fifo
Used module:                             $paramod$bc66fa68e8e258d0746b84189cd6391cc4b9e782\prgen_fifo
Used module:                             $paramod$30eb2467924a41561b3271ee057c341518acddb3\prgen_fifo
Used module:                             $paramod\prgen_joint_stall\SIZE_BITS=s32'00000000000000000000000000000100
Used module:                                 $paramod\prgen_stall\DEPTH=s32'00000000000000000000000000000011
Used module:                                 $paramod$6d53a67fb7e986f26f63b96859ea1026e541b81c\prgen_fifo
Used module:                     \dma_axi64_core0_ctrl
Used module:                     \dma_axi64_core0_arbiter
Used module:                     \dma_axi64_core0_wdt
Used module:             \dma_axi64_reg
Used module:                 \dma_axi64_reg_core0
Used module:                     $paramod\prgen_scatter8_1\CH_NUM=s32'00000000000000000000000000000000
Used module:             \dma_axi64_apb_mux

56.37. Analyzing design hierarchy..
Top module:  \dma_axi64_sr
Used module:     \dma_axi64
Used module:         \dma_axi64_dual_core
Used module:             $paramod\prgen_delay\DELAY=s32'00000000000000000000000000000001
Used module:             \dma_axi64_core0_top
Used module:                 \dma_axi64_core0
Used module:                     \dma_axi64_core0_channels
Used module:                         \dma_axi64_core0_ch_empty
Used module:                         \dma_axi64_core0_ch
Used module:                             \dma_axi64_core0_ch_fifo_ctrl
Used module:                                 \dma_axi64_core0_ch_fifo
Used module:                                 \dma_axi64_core0_ch_fifo_ptr
Used module:                                 \dma_axi64_core0_ch_rd_slicer
Used module:                                     $paramod\prgen_min2\WIDTH=s32'00000000000000000000000000000100
Used module:                                     $paramod\prgen_delay\DELAY=s32'00000000000000000000000000000010
Used module:                                 \dma_axi64_core0_ch_wr_slicer
Used module:                                     \prgen_swap64
Used module:                                         \prgen_swap32
Used module:                             \dma_axi64_core0_ch_periph_mux
Used module:                             $paramod\dma_axi64_core0_ch_calc\READ=s32'00000000000000000000000000000000
Used module:                                 $paramod\dma_axi64_core0_ch_calc_size\READ=s32'00000000000000000000000000000000
Used module:                                     $paramod\dma_axi64_core0_ch_calc_joint\READ=s32'00000000000000000000000000000000
Used module:                                     $paramod\prgen_min3\WIDTH=s32'00000000000000000000000000001000
Used module:                                         $paramod\prgen_min2\WIDTH=s32'00000000000000000000000000001000
Used module:                                 \dma_axi64_core0_ch_calc_addr
Used module:                             $paramod\dma_axi64_core0_ch_calc\READ=s32'00000000000000000000000000000001
Used module:                                 $paramod\dma_axi64_core0_ch_calc_size\READ=s32'00000000000000000000000000000001
Used module:                                     $paramod\dma_axi64_core0_ch_calc_joint\READ=s32'00000000000000000000000000000001
Used module:                             \dma_axi64_core0_ch_outs
Used module:                             \dma_axi64_core0_ch_remain
Used module:                             \dma_axi64_core0_ch_offsets
Used module:                             \dma_axi64_core0_ch_reg
Used module:                                 $paramod\prgen_rawstat\SIZE=s32'00000000000000000000000000001101
Used module:                                 \dma_axi64_core0_ch_reg_size
Used module:                         \dma_axi64_core0_channels_mux
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000001000
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000100000
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_demux8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000110
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000000000001
Used module:                             $paramod\prgen_mux8\WIDTH=s32'00000000000000000000000000000011
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000000011111
Used module:                             $paramod\prgen_or8\WIDTH=s32'00000000000000000000000001000000
Used module:                         \dma_axi64_core0_channels_apb_mux
Used module:                     \dma_axi64_core0_axim_rd
Used module:                         $paramod\dma_axi64_core0_axim_resp\CMD_DEPTH=s32'00000000000000000000000000000100
Used module:                             $paramod$1eb6149142c80774184d2397dbf1bac8752a0cc7\prgen_fifo
Used module:                         \dma_axi64_core0_axim_rdata
Used module:                         \dma_axi64_core0_axim_cmd
Used module:                             \dma_axi64_core0_axim_timeout
Used module:                     \dma_axi64_core0_axim_wr
Used module:                         \dma_axi64_core0_axim_wdata
Used module:                             $paramod$0d0bb881952d8b225b4edb64e96e442f90adf400\prgen_fifo
Used module:                             $paramod$bc66fa68e8e258d0746b84189cd6391cc4b9e782\prgen_fifo
Used module:                             $paramod$30eb2467924a41561b3271ee057c341518acddb3\prgen_fifo
Used module:                             $paramod\prgen_joint_stall\SIZE_BITS=s32'00000000000000000000000000000100
Used module:                                 $paramod\prgen_stall\DEPTH=s32'00000000000000000000000000000011
Used module:                                 $paramod$6d53a67fb7e986f26f63b96859ea1026e541b81c\prgen_fifo
Used module:                     \dma_axi64_core0_ctrl
Used module:                     \dma_axi64_core0_arbiter
Used module:                     \dma_axi64_core0_wdt
Used module:             \dma_axi64_reg
Used module:                 \dma_axi64_reg_core0
Used module:                     $paramod\prgen_scatter8_1\CH_NUM=s32'00000000000000000000000000000000
Used module:             \dma_axi64_apb_mux
Removing unused module `$paramod$ab4d786fe00c72328150f5a3b890c098838a15c5\prgen_fifo'.
Removing unused module `$paramod$129dcf68dd96635e9a29d2021d0ea0d21766335c\prgen_fifo'.
Removing unused module `\prgen_stall'.
Removing unused module `\prgen_scatter8_1'.
Removing unused module `\prgen_rawstat'.
Removing unused module `\prgen_or8'.
Removing unused module `\prgen_mux8'.
Removing unused module `\prgen_min3'.
Removing unused module `\prgen_min2'.
Removing unused module `\prgen_joint_stall'.
Removing unused module `\prgen_fifo'.
Removing unused module `\prgen_demux8'.
Removing unused module `\prgen_delay'.
Removing unused module `\dma_axi64_core0_ch_calc_size'.
Removing unused module `\dma_axi64_core0_ch_calc_joint'.
Removing unused module `\dma_axi64_core0_ch_calc'.
Removing unused module `\dma_axi64_core0_axim_resp'.
Removed 17 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$0d0bb881952d8b225b4edb64e96e442f90adf400\\prgen_fifo"
 Process module "$paramod$1eb6149142c80774184d2397dbf1bac8752a0cc7\\prgen_fifo"
 Process module "$paramod$30eb2467924a41561b3271ee057c341518acddb3\\prgen_fifo"
 Process module "$paramod$6d53a67fb7e986f26f63b96859ea1026e541b81c\\prgen_fifo"
 Process module "$paramod$bc66fa68e8e258d0746b84189cd6391cc4b9e782\\prgen_fifo"
 Process module "$paramod\\dma_axi64_core0_axim_resp\\CMD_DEPTH=s32'00000000000000000000000000000100"
 Process module "$paramod\\dma_axi64_core0_ch_calc\\READ=s32'00000000000000000000000000000000"
 Process module "$paramod\\dma_axi64_core0_ch_calc\\READ=s32'00000000000000000000000000000001"
 Process module "$paramod\\dma_axi64_core0_ch_calc_joint\\READ=s32'00000000000000000000000000000000"
 Process module "$paramod\\dma_axi64_core0_ch_calc_joint\\READ=s32'00000000000000000000000000000001"
 Process module "$paramod\\dma_axi64_core0_ch_calc_size\\READ=s32'00000000000000000000000000000000"
 Process module "$paramod\\dma_axi64_core0_ch_calc_size\\READ=s32'00000000000000000000000000000001"
 Process module "$paramod\\prgen_delay\\DELAY=s32'00000000000000000000000000000001"
 Process module "$paramod\\prgen_delay\\DELAY=s32'00000000000000000000000000000010"
 Process module "$paramod\\prgen_demux8\\WIDTH=s32'00000000000000000000000000000001"
 Process module "$paramod\\prgen_joint_stall\\SIZE_BITS=s32'00000000000000000000000000000100"
 Process module "$paramod\\prgen_min2\\WIDTH=s32'00000000000000000000000000000100"
 Process module "$paramod\\prgen_min2\\WIDTH=s32'00000000000000000000000000001000"
 Process module "$paramod\\prgen_min3\\WIDTH=s32'00000000000000000000000000001000"
 Process module "$paramod\\prgen_mux8\\WIDTH=s32'00000000000000000000000000000001"
 Process module "$paramod\\prgen_mux8\\WIDTH=s32'00000000000000000000000000000011"
 Process module "$paramod\\prgen_mux8\\WIDTH=s32'00000000000000000000000000000110"
 Process module "$paramod\\prgen_mux8\\WIDTH=s32'00000000000000000000000000001000"
 Process module "$paramod\\prgen_mux8\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\prgen_or8\\WIDTH=s32'00000000000000000000000000000001"
 Process module "$paramod\\prgen_or8\\WIDTH=s32'00000000000000000000000000011111"
 Process module "$paramod\\prgen_or8\\WIDTH=s32'00000000000000000000000001000000"
 Process module "$paramod\\prgen_rawstat\\SIZE=s32'00000000000000000000000000001101"
 Process module "$paramod\\prgen_scatter8_1\\CH_NUM=s32'00000000000000000000000000000000"
 Process module "$paramod\\prgen_stall\\DEPTH=s32'00000000000000000000000000000011"
 Process module "dma_axi64"
 Process module "dma_axi64_apb_mux"
 Process module "dma_axi64_core0"
 Process module "dma_axi64_core0_arbiter"
 Process module "dma_axi64_core0_axim_cmd"
 Process module "dma_axi64_core0_axim_rd"
 Process module "dma_axi64_core0_axim_rdata"
 Process module "dma_axi64_core0_axim_timeout"
 Process module "dma_axi64_core0_axim_wdata"
 Process module "dma_axi64_core0_axim_wr"
 Process module "dma_axi64_core0_ch"
 Process module "dma_axi64_core0_ch_calc_addr"
 Process module "dma_axi64_core0_ch_empty"
 Process module "dma_axi64_core0_ch_fifo"
 Process module "dma_axi64_core0_ch_fifo_ctrl"
 Process module "dma_axi64_core0_ch_fifo_ptr"
 Process module "dma_axi64_core0_ch_offsets"
 Process module "dma_axi64_core0_ch_outs"
 Process module "dma_axi64_core0_ch_periph_mux"
 Process module "dma_axi64_core0_ch_rd_slicer"
 Process module "dma_axi64_core0_ch_reg"
 Process module "dma_axi64_core0_ch_reg_size"
 Process module "dma_axi64_core0_ch_remain"
 Process module "dma_axi64_core0_ch_wr_slicer"
 Process module "dma_axi64_core0_channels"
 Process module "dma_axi64_core0_channels_apb_mux"
 Process module "dma_axi64_core0_channels_mux"
 Process module "dma_axi64_core0_ctrl"
 Process module "dma_axi64_core0_top"
 Process module "dma_axi64_core0_wdt"
 Process module "dma_axi64_dual_core"
 Process module "dma_axi64_reg"
 Process module "dma_axi64_reg_core0"
 Process module "prgen_swap32"
 Process module "prgen_swap64"
Dumping file port_info.json ...

End of script. Logfile hash: 0697d41e4b, CPU: user 0.41s system 0.05s, MEM: 37.24 MB peak
Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)
Time spent: 71% 110x read_verilog (0 sec), 23% 1x hierarchy (0 sec), ...
