# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.064   */3.720         */0.408         U12_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.052   */6.106         */0.420         U12_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.052   */8.821         */0.420         U12_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.056   */10.529        */0.416         U12_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.067   */11.543        */0.406         U12_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.066   */11.810        */0.407         U12_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.065   */12.188        */0.408         U12_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.067   */12.562        */0.406         U12_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.055   */12.826        */0.417         U12_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.067   */12.877        */0.405         U12_ALU/\ALU_OUT_reg[11] /D    1
DFTCLK(R)->DFTCLK(R)	15.975   */12.898        */4.000         SO[3]    1
DFTCLK(R)->DFTCLK(R)	15.975   13.039/*        4.000/*         SO[1]    1
REF_CLK(R)->ALU_CLK(R)	20.066   */13.072        */0.406         U12_ALU/\ALU_OUT_reg[10] /D    1
DFTCLK(R)->DFTCLK(R)	15.975   13.080/*        4.000/*         SO[2]    1
REF_CLK(R)->ALU_CLK(R)	20.067   */13.287        */0.406         U12_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.057   */13.397        */0.416         U12_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.057   */13.823        */0.415         U12_ALU/\ALU_OUT_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	19.789   */13.852        */0.489         U6_CLK_DIV_TX/output_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.056   */14.208        */0.416         U12_ALU/\ALU_OUT_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	19.791   */14.497        */0.490         U8_CLK_DIV_RX/output_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.052   */14.506        */0.420         U12_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */14.718        */0.406         U11_REG_FILE/\Rd_DATA_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */14.724        */0.406         U11_REG_FILE/\Rd_DATA_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */14.729        */0.405         U11_REG_FILE/\Rd_DATA_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */14.732        */0.404         U11_REG_FILE/\Rd_DATA_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */14.743        */0.407         U11_REG_FILE/\Rd_DATA_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */14.776        */0.406         U11_REG_FILE/\Rd_DATA_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */14.784        */0.405         U11_REG_FILE/\Rd_DATA_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */14.824        */0.408         U11_REG_FILE/\Rd_DATA_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.035   */14.877        */0.431         U11_REG_FILE/\REG_FILE_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.956   */14.909        */0.514         U11_REG_FILE/\REG_FILE_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.961   */14.932        */0.510         U11_REG_FILE/\REG_FILE_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */14.943        */0.419         U11_REG_FILE/\REG_FILE_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */14.944        */0.419         U11_REG_FILE/\REG_FILE_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */14.953        */0.418         U11_REG_FILE/\REG_FILE_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */14.959        */0.414         U11_REG_FILE/\REG_FILE_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */14.964        */0.412         U11_REG_FILE/\REG_FILE_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */14.966        */0.413         U11_REG_FILE/\REG_FILE_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.042   */14.966        */0.430         U11_REG_FILE/\REG_FILE_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */14.966        */0.413         U11_REG_FILE/\REG_FILE_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */14.968        */0.414         U11_REG_FILE/\REG_FILE_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */14.969        */0.413         U11_REG_FILE/\REG_FILE_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */14.972        */0.412         U11_REG_FILE/\REG_FILE_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */14.972        */0.414         U11_REG_FILE/\REG_FILE_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */14.974        */0.415         U11_REG_FILE/\REG_FILE_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */14.975        */0.411         U11_REG_FILE/\REG_FILE_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */14.975        */0.410         U11_REG_FILE/\REG_FILE_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */14.976        */0.412         U11_REG_FILE/\REG_FILE_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */14.977        */0.412         U11_REG_FILE/\REG_FILE_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */14.979        */0.413         U11_REG_FILE/\REG_FILE_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */14.980        */0.410         U11_REG_FILE/\REG_FILE_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */14.981        */0.411         U11_REG_FILE/\REG_FILE_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */14.984        */0.411         U11_REG_FILE/\REG_FILE_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */14.985        */0.414         U11_REG_FILE/\REG_FILE_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */14.985        */0.410         U11_REG_FILE/\REG_FILE_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */14.985        */0.412         U11_REG_FILE/\REG_FILE_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */14.986        */0.413         U11_REG_FILE/\REG_FILE_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */14.986        */0.412         U11_REG_FILE/\REG_FILE_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */14.987        */0.414         U11_REG_FILE/\REG_FILE_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */14.988        */0.413         U11_REG_FILE/\REG_FILE_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */14.988        */0.417         U11_REG_FILE/\REG_FILE_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */14.991        */0.412         U11_REG_FILE/\REG_FILE_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */14.993        */0.411         U11_REG_FILE/\REG_FILE_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */14.995        */0.410         U11_REG_FILE/\REG_FILE_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */14.995        */0.417         U11_REG_FILE/\REG_FILE_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */14.996        */0.409         U11_REG_FILE/\REG_FILE_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.005        */0.414         U11_REG_FILE/\REG_FILE_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.008        */0.411         U11_REG_FILE/\REG_FILE_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.008        */0.412         U11_REG_FILE/\REG_FILE_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.009        */0.413         U11_REG_FILE/\REG_FILE_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.010        */0.416         U11_REG_FILE/\REG_FILE_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.012        */0.412         U11_REG_FILE/\REG_FILE_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.012        */0.412         U11_REG_FILE/\REG_FILE_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.012        */0.412         U11_REG_FILE/\REG_FILE_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.012        */0.410         U11_REG_FILE/\REG_FILE_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.013        */0.410         U11_REG_FILE/\REG_FILE_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.014        */0.411         U11_REG_FILE/\REG_FILE_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.014        */0.414         U11_REG_FILE/\REG_FILE_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.014        */0.419         U11_REG_FILE/\REG_FILE_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.016        */0.412         U11_REG_FILE/\REG_FILE_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.021        */0.418         U11_REG_FILE/\REG_FILE_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.021        */0.416         U11_REG_FILE/\REG_FILE_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.022        */0.410         U11_REG_FILE/\REG_FILE_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.027        */0.415         U11_REG_FILE/\REG_FILE_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.027        */0.416         U11_REG_FILE/\REG_FILE_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.029        */0.414         U11_REG_FILE/\REG_FILE_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.029        */0.414         U11_REG_FILE/\REG_FILE_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.958   */15.050        */0.512         U11_REG_FILE/\REG_FILE_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.054        */0.416         U11_REG_FILE/\REG_FILE_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.959   */15.055        */0.510         U11_REG_FILE/\REG_FILE_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.057        */0.415         U11_REG_FILE/\REG_FILE_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.030   */15.057        */0.435         U11_REG_FILE/\REG_FILE_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.058        */0.415         U11_REG_FILE/\REG_FILE_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.060        */0.412         U11_REG_FILE/\REG_FILE_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.061        */0.413         U11_REG_FILE/\REG_FILE_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.961   */15.065        */0.509         U11_REG_FILE/\REG_FILE_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.020   */15.106        */0.449         U11_REG_FILE/\REG_FILE_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.027   */15.115        */0.444         U11_REG_FILE/\REG_FILE_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.118        */0.422         U11_REG_FILE/\REG_FILE_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.138        */0.418         U11_REG_FILE/\REG_FILE_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.138        */0.419         U11_REG_FILE/\REG_FILE_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.148        */0.416         U11_REG_FILE/\REG_FILE_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.151        */0.417         U11_REG_FILE/\REG_FILE_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.151        */0.426         U11_REG_FILE/\REG_FILE_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.156        */0.414         U11_REG_FILE/\REG_FILE_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.036   */15.157        */0.432         U11_REG_FILE/\REG_FILE_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.160        */0.413         U11_REG_FILE/\REG_FILE_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.161        */0.414         U11_REG_FILE/\REG_FILE_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.163        */0.412         U11_REG_FILE/\REG_FILE_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.163        */0.416         U11_REG_FILE/\REG_FILE_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.164        */0.414         U11_REG_FILE/\REG_FILE_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.165        */0.414         U11_REG_FILE/\REG_FILE_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.165        */0.413         U11_REG_FILE/\REG_FILE_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.167        */0.411         U11_REG_FILE/\REG_FILE_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.168        */0.413         U11_REG_FILE/\REG_FILE_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.169        */0.410         U11_REG_FILE/\REG_FILE_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.169        */0.414         U11_REG_FILE/\REG_FILE_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.174        */0.420         U11_REG_FILE/\REG_FILE_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.174        */0.413         U11_REG_FILE/\REG_FILE_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.175        */0.411         U11_REG_FILE/\REG_FILE_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.175        */0.412         U11_REG_FILE/\REG_FILE_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.176        */0.412         U11_REG_FILE/\REG_FILE_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.179        */0.422         U11_REG_FILE/\REG_FILE_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.180        */0.409         U11_REG_FILE/\REG_FILE_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.181        */0.413         U11_REG_FILE/\REG_FILE_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.186        */0.411         U11_REG_FILE/\REG_FILE_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.210        */0.416         U11_REG_FILE/\REG_FILE_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.210        */0.414         U11_REG_FILE/\REG_FILE_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.212        */0.416         U11_REG_FILE/\REG_FILE_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.213        */0.417         U11_REG_FILE/\REG_FILE_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.213        */0.416         U11_REG_FILE/\REG_FILE_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.216        */0.414         U11_REG_FILE/\REG_FILE_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.221        */0.414         U11_REG_FILE/\REG_FILE_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.221        */0.418         U11_REG_FILE/\REG_FILE_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.222        */0.414         U11_REG_FILE/\REG_FILE_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.223        */0.413         U11_REG_FILE/\REG_FILE_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.227        */0.413         U11_REG_FILE/\REG_FILE_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.227        */0.419         U11_REG_FILE/\REG_FILE_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.229        */0.419         U11_REG_FILE/\REG_FILE_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.230        */0.417         U11_REG_FILE/\REG_FILE_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.232        */0.411         U11_REG_FILE/\REG_FILE_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.233        */0.410         U11_REG_FILE/\REG_FILE_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.237   */15.234        */0.230         U11_REG_FILE/\REG_FILE_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.235        */0.415         U11_REG_FILE/\REG_FILE_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.235        */0.409         U11_REG_FILE/\REG_FILE_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.238        */0.416         U11_REG_FILE/\REG_FILE_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.240        */0.416         U11_REG_FILE/\REG_FILE_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.240        */0.414         U11_REG_FILE/\REG_FILE_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.255        */0.412         U11_REG_FILE/\REG_FILE_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.255        */0.414         U11_REG_FILE/\REG_FILE_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.257        */0.413         U11_REG_FILE/\REG_FILE_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.258        */0.413         U11_REG_FILE/\REG_FILE_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.262        */0.412         U11_REG_FILE/\REG_FILE_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.265        */0.410         U11_REG_FILE/\REG_FILE_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.265        */0.410         U11_REG_FILE/\REG_FILE_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.265        */0.409         U11_REG_FILE/\REG_FILE_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.133   15.299/*        0.337/*         U11_REG_FILE/\REG_FILE_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	21.142   */15.373        */0.445         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.193   */15.409        */0.424         U6_CLK_DIV_TX/\cyc_counter_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	21.193   */15.413        */0.424         U6_CLK_DIV_TX/\cyc_counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.195   */15.425        */0.422         U6_CLK_DIV_TX/\cyc_counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.196   */15.428        */0.422         U6_CLK_DIV_TX/\cyc_counter_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.196   */15.429        */0.422         U6_CLK_DIV_TX/\cyc_counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.198   */15.439        */0.420         U6_CLK_DIV_TX/\cyc_counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	21.198   */15.445        */0.419         U6_CLK_DIV_TX/\cyc_counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.199   */15.451        */0.418         U6_CLK_DIV_TX/\cyc_counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.085   */15.498        */0.531         U8_CLK_DIV_RX/\cyc_counter_reg[3] /D    1
@(R)->ALU_CLK(R)	19.661   15.597/*        0.374/*         U12_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.661   15.597/*        0.374/*         U12_ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.661   15.597/*        0.374/*         U12_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.661   15.597/*        0.374/*         U12_ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.661   15.598/*        0.374/*         U12_ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.661   15.598/*        0.374/*         U12_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.661   15.599/*        0.374/*         U12_ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.661   15.599/*        0.374/*         U12_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.661   15.599/*        0.374/*         U12_ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.661   15.600/*        0.374/*         U12_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.661   15.601/*        0.374/*         U12_ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.662   15.601/*        0.374/*         U12_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.662   15.603/*        0.374/*         U12_ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.662   15.603/*        0.374/*         U12_ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.662   15.608/*        0.372/*         U12_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.662   15.608/*        0.372/*         U12_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	19.663   15.611/*        0.372/*         U12_ALU/OUT_VALID_reg/RN    1
DFTCLK(R)->DFTCLK(R)	21.116   */15.640        */0.471         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.040   */15.665        */0.428         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	21.088   */15.674        */0.528         U8_CLK_DIV_RX/\cyc_counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.085   */15.693        */0.531         U6_CLK_DIV_TX/x_flag_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.700        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.704        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.713        */0.417         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.714        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.714        */0.423         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.718        */0.416         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.719        */0.421         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.719        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.720        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.720        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */15.720        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.720        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.721        */0.421         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.722        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.723        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.723        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.729        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.730        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.730        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.731        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.733        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.749        */0.415         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.749        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.750        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.750        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.752        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.753        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.753        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.754        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.754        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.754        */0.414         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.755        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.758        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.760        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.761        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.762        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.762        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.762        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.763        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.766        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.766        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.767        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.767        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.767        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.767        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.768        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.769        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.769        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.769        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.777        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.777        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.779        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.780        */0.409         U10_SYS_CTRL/\Address_seq_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.781        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.781        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.782        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.794        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.797        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.800        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.801        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.801        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.803        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.805        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.806        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.136   */15.865        */0.451         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.087   */15.960        */0.529         U8_CLK_DIV_RX/\cyc_counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.094   */15.996        */0.522         U8_CLK_DIV_RX/\cyc_counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.302   15.997/*        0.284/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.066        */0.408         U10_SYS_CTRL/\Address_seq_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.166   */16.074        */0.420         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.167   */16.080        */0.419         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.167   */16.081        */0.419         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.169   */16.088        */0.418         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.252   16.088/*        0.334/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.170   */16.091        */0.417         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	21.170   */16.095        */0.416         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.179   */16.113        */0.408         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	21.169   */16.141        */0.417         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.114   */16.155        */0.474         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.273   16.164/*        0.313/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.054   */16.200        */0.532         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */16.213        */0.403         U3_FIFO/U3/\wptr_reg_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */16.223        */0.408         U3_FIFO/U3/\wptr_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.203   16.230/*        0.269/*         U3_FIFO/U3/\wptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.295   16.251/*        0.292/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.100   */16.269        */0.516         U8_CLK_DIV_RX/x_flag_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.307        */0.409         U10_SYS_CTRL/\Address_seq_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */16.313        */0.396         U3_FIFO/U3/\waddr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */16.355        */0.399         U3_FIFO/U3/\wptr_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */16.385        */0.399         U3_FIFO/U3/\waddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.156   */16.409        */0.429         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.157   */16.411        */0.430         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.181   */16.425        */0.403         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   16.429/*        0.285/*         U3_FIFO/U3/\waddr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.183   */16.438        */0.402         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.183   */16.438        */0.401         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.183   */16.439        */0.401         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.149   */16.475        */0.437         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */16.643        */0.408         U10_SYS_CTRL/\Address_seq_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.170   */16.703        */0.436         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.174   */16.711        */0.431         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.975   */16.749        */0.493         U10_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.838        */0.406         U10_SYS_CTRL/frame_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.161   */16.852        */0.445         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */16.883        */0.408         U11_REG_FILE/Rd_DATA_VLD_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.097   16.895/*        0.380/*         U11_REG_FILE/\REG_FILE_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.898/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.898/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.898/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.898/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.898/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.898/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.898/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.898/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.898/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.899/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.899/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.899/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.902/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.902/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.902/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.903/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.903/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.905/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.905/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.907/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.908/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.908/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.908/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.908/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.908/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.909/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.909/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.913/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.913/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.914/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.914/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.914/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.914/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.915/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.915/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.915/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.916/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.916/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.916/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.916/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.917/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   16.917/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.917/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.917/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.917/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.918/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.918/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.919/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.919/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.919/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.075   16.920/*        0.395/*         U11_REG_FILE/\REG_FILE_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.920/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.921/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.921/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.921/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.921/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.921/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.074   16.921/*        0.395/*         U11_REG_FILE/\REG_FILE_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.921/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.921/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.921/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.074   16.921/*        0.395/*         U11_REG_FILE/\REG_FILE_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.921/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.922/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.922/*        0.371/*         U2_DATA_SYNC/\sync_flops_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.922/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.922/*        0.371/*         U2_DATA_SYNC/\sync_flops_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.923/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.924/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.924/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.924/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.925/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.925/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.925/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.925/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.926/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /RN    1
DFTCLK(R)->DFTCLK(R)	21.021   */16.926        */0.564         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	20.096   16.927/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.927/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.927/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.927/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.927/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.929/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.929/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.075   16.929/*        0.395/*         U11_REG_FILE/\REG_FILE_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.075   16.929/*        0.395/*         U11_REG_FILE/\REG_FILE_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.929/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.929/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.929/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.930/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.930/*        0.370/*         U2_DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.930/*        0.370/*         U2_DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.930/*        0.370/*         U2_DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.930/*        0.370/*         U10_SYS_CTRL/\Address_seq_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.931/*        0.370/*         U10_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.931/*        0.370/*         U10_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.931/*        0.370/*         U10_SYS_CTRL/\Address_seq_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.931/*        0.371/*         U2_DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.931/*        0.371/*         U2_DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.931/*        0.371/*         U2_DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.931/*        0.371/*         U2_DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.931/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.932/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.932/*        0.369/*         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.933/*        0.370/*         U10_SYS_CTRL/\Address_seq_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   16.934/*        0.369/*         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.934/*        0.370/*         U10_SYS_CTRL/\Address_seq_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.935/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   16.935/*        0.369/*         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.936/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.937/*        0.371/*         U2_DATA_SYNC/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.106   16.937/*        0.369/*         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.938/*        0.370/*         U11_REG_FILE/\REG_FILE_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.938/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.938/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.940/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.941/*        0.371/*         U2_DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.942/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.943/*        0.370/*         U11_REG_FILE/\REG_FILE_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.943/*        0.370/*         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.944/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.945/*        0.371/*         U10_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.945/*        0.370/*         U11_REG_FILE/\REG_FILE_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.946/*        0.370/*         U11_REG_FILE/\REG_FILE_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.946/*        0.370/*         U11_REG_FILE/\REG_FILE_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.946/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.946/*        0.370/*         U11_REG_FILE/\REG_FILE_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.947/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.948/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.949/*        0.370/*         U2_DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.953/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.953/*        0.371/*         U11_REG_FILE/\Rd_DATA_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   16.953/*        0.371/*         U11_REG_FILE/\Rd_DATA_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.955/*        0.371/*         U11_REG_FILE/\Rd_DATA_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   16.958/*        0.370/*         U11_REG_FILE/\Rd_DATA_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.958/*        0.370/*         U11_REG_FILE/\Rd_DATA_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   16.958/*        0.370/*         U10_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   16.959/*        0.370/*         U11_REG_FILE/\Rd_DATA_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   16.959/*        0.370/*         U10_SYS_CTRL/frame_flag_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.960/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.960/*        0.370/*         U11_REG_FILE/Rd_DATA_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.100   16.960/*        0.370/*         U11_REG_FILE/\Rd_DATA_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   16.960/*        0.370/*         U11_REG_FILE/\Rd_DATA_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   16.961/*        0.370/*         U11_REG_FILE/\REG_FILE_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.964/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.965/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.965/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.965/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.966/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.966/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.967/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.967/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.967/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.968/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.968/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.968/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.969/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.969/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.970/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.973/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.978/*        0.370/*         U11_REG_FILE/\REG_FILE_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.104   16.981/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   16.984/*        0.370/*         U11_REG_FILE/\REG_FILE_reg[14][5] /RN    1
DFTCLK(R)->DFTCLK(R)	21.333   16.986/*        0.272/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.106   16.996/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.996/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.997/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.997/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.997/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.997/*        0.369/*         U11_REG_FILE/\REG_FILE_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   16.997/*        0.368/*         U11_REG_FILE/\REG_FILE_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   16.998/*        0.368/*         U11_REG_FILE/\REG_FILE_reg[14][6] /RN    1
DFTCLK(R)->DFTCLK(R)	21.053   */17.008        */0.508         U11_REG_FILE/\REG_FILE_reg[8][4] /SI    1
REF_CLK(R)->REF_CLK(R)	20.054   */17.010        */0.414         U10_SYS_CTRL/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.108   17.014/*        0.367/*         U11_REG_FILE/\REG_FILE_reg[13][6] /RN    1
DFTCLK(R)->DFTCLK(R)	21.336   17.014/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.331   17.020/*        0.275/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.108   17.021/*        0.366/*         U11_REG_FILE/\REG_FILE_reg[14][3] /RN    1
DFTCLK(R)->DFTCLK(R)	21.334   17.023/*        0.271/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.109   17.027/*        0.366/*         U11_REG_FILE/\REG_FILE_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   17.027/*        0.366/*         U11_REG_FILE/\REG_FILE_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.027/*        0.366/*         U11_REG_FILE/\REG_FILE_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   17.027/*        0.366/*         U11_REG_FILE/\REG_FILE_reg[12][6] /RN    1
DFTCLK(R)->DFTCLK(R)	21.336   17.028/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.109   17.028/*        0.366/*         U11_REG_FILE/\REG_FILE_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   17.029/*        0.366/*         U11_REG_FILE/\REG_FILE_reg[13][7] /RN    1
DFTCLK(R)->DFTCLK(R)	21.055   */17.030        */0.504         U0_RST_SYNC1/\RST_REG_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.336   17.031/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.337   17.031/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.086   */17.033        */0.514         U3_FIFO/U1/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.337   17.034/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.337   17.034/*        0.269/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.109   17.038/*        0.366/*         U11_REG_FILE/\REG_FILE_reg[13][1] /RN    1
DFTCLK(R)->DFTCLK(R)	21.205   */17.122        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.205   */17.122        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.205   */17.124        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.206   */17.126        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	21.206   */17.127        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.206   */17.127        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.206   */17.128        */0.400         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.206   */17.129        */0.400         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /D    1
@(R)->DFTCLK(R)	19.981   17.146/*        0.300/*         U8_CLK_DIV_RX/output_clk_reg/RN    1
@(R)->DFTCLK(R)	19.979   17.149/*        0.300/*         U6_CLK_DIV_TX/output_clk_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.067   */17.246        */0.396         U10_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.424   17.276/*        0.046/*         U11_REG_FILE/\REG_FILE_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.420   17.277/*        0.049/*         U11_REG_FILE/\REG_FILE_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	20.419   17.278/*        0.050/*         U11_REG_FILE/\REG_FILE_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.422   17.282/*        0.045/*         U11_REG_FILE/\REG_FILE_reg[1][0] /RN    1
DFTCLK(R)->DFTCLK(R)	19.650   */17.511        */0.629         U6_CLK_DIV_TX/output_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.326   17.518/*        0.274/*         U3_FIFO/U4/\rptr_reg_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.194   17.524/*        0.279/*         U12_ALU/OUT_VALID_reg/D    1
@(R)->DFTCLK(R)	21.199   17.530/*        0.386/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->DFTCLK(R)	21.201   17.532/*        0.383/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->DFTCLK(R)	21.201   17.533/*        0.385/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->DFTCLK(R)	21.201   17.533/*        0.385/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->DFTCLK(R)	21.201   17.535/*        0.385/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->DFTCLK(R)	21.201   17.535/*        0.385/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->DFTCLK(R)	21.195   17.537/*        0.392/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->DFTCLK(R)	21.195   17.538/*        0.392/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->DFTCLK(R)	21.201   17.539/*        0.385/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	21.209   17.540/*        0.376/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->DFTCLK(R)	21.209   17.540/*        0.376/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->DFTCLK(R)	21.201   17.540/*        0.385/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->DFTCLK(R)	21.209   17.541/*        0.376/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->DFTCLK(R)	21.202   17.544/*        0.385/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->DFTCLK(R)	21.202   17.545/*        0.385/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->DFTCLK(R)	21.211   17.548/*        0.375/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	21.212   17.550/*        0.375/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	21.211   17.552/*        0.375/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->DFTCLK(R)	21.212   17.553/*        0.375/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->DFTCLK(R)	21.222   17.565/*        0.384/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /RN    1
@(R)->DFTCLK(R)	21.222   17.566/*        0.384/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	21.194   */17.570        */0.405         U3_FIFO/U4/\rptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.185   */17.571        */0.414         U3_FIFO/U4/\rptr_reg_reg[1] /D    1
@(R)->DFTCLK(R)	21.222   17.577/*        0.384/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /RN    1
@(R)->DFTCLK(R)	21.232   17.582/*        0.374/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /RN    1
@(R)->DFTCLK(R)	21.253   17.585/*        0.332/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->DFTCLK(R)	21.233   17.585/*        0.374/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /RN    1
@(R)->DFTCLK(R)	21.233   17.586/*        0.374/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /RN    1
@(R)->DFTCLK(R)	21.233   17.586/*        0.374/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /RN    1
@(R)->DFTCLK(R)	21.233   17.586/*        0.374/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /RN    1
@(R)->DFTCLK(R)	21.232   17.586/*        0.374/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /RN    1
@(R)->DFTCLK(R)	21.233   17.586/*        0.374/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /RN    1
@(R)->DFTCLK(R)	21.233   17.586/*        0.374/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /RN    1
@(R)->DFTCLK(R)	21.232   17.586/*        0.374/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /RN    1
@(R)->DFTCLK(R)	21.221   17.587/*        0.384/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/RN    1
@(R)->DFTCLK(R)	21.222   17.590/*        0.384/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	19.649   */17.593        */0.631         U8_CLK_DIV_RX/output_clk_reg/SI    1
@(R)->DFTCLK(R)	21.232   17.593/*        0.374/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /RN    1
@(R)->DFTCLK(R)	21.232   17.599/*        0.374/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	21.233   17.603/*        0.374/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	21.173   */17.700        */0.426         U3_FIFO/U4/\raddr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.195   */17.714        */0.403         U3_FIFO/U4/\rptr_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.987   17.756/*        0.076/*         U13_CLK_GATE/U0_TLATNCAX12M/E    1
DFTCLK(R)->DFTCLK(R)	21.195   */17.786        */0.404         U3_FIFO/U4/\raddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.292   17.819/*        0.314/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   17.824/*        0.279/*         U10_SYS_CTRL/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.306   17.847/*        0.293/*         U3_FIFO/U4/\raddr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */17.889        */0.420         U2_DATA_SYNC/\sync_bus_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.295   17.894/*        0.291/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.055   */17.929        */0.413         U2_DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */17.946        */0.409         U2_DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */17.966        */0.407         U2_DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */17.969        */0.407         U2_DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */17.972        */0.406         U2_DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */17.974        */0.406         U2_DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */17.976        */0.406         U2_DATA_SYNC/\sync_bus_reg[7] /D    1
@(R)->REF_CLK(R)	20.163   18.033/*        0.309/*         U0_RST_SYNC1/\RST_REG_reg[1] /RN    1
@(R)->REF_CLK(R)	20.163   18.033/*        0.309/*         U0_RST_SYNC1/\RST_REG_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	21.321   18.037/*        0.286/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	20.899   */18.065        */0.717         U6_CLK_DIV_TX/x_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	20.981   */18.086        */0.619         U3_FIFO/U1/\SYNC_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.178   */18.135        */0.409         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.152   */18.179        */0.435         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
DFTCLK(R)->DFTCLK(R)	20.932   */18.204        */0.684         U8_CLK_DIV_RX/x_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.112   */18.222        */0.444         U2_DATA_SYNC/\sync_flops_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.096   18.244/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.244/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.244/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.245/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.245/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.246/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /RN    1
DFTCLK(R)->DFTCLK(R)	21.178   */18.246        */0.428         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.097   18.247/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.249/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.250/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.250/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.250/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.250/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.251/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.251/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.251/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.252/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.252/*        0.372/*         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   18.253/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   18.253/*        0.371/*         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.257/*        0.372/*         U3_FIFO/U3/\waddr_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	21.161   */18.258        */0.426         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.100   18.260/*        0.372/*         U3_FIFO/U3/\waddr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.263/*        0.372/*         U3_FIFO/U3/\waddr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.264/*        0.372/*         U3_FIFO/U3/\wptr_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   18.266/*        0.372/*         U3_FIFO/U3/\wptr_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.268/*        0.372/*         U3_FIFO/U3/\wptr_reg_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.268/*        0.372/*         U3_FIFO/U3/\wptr_reg_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.274/*        0.372/*         U3_FIFO/U2/\SYNC_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.279/*        0.372/*         U3_FIFO/U2/\SYNC_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.280/*        0.372/*         U3_FIFO/U2/\SYNC_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.280/*        0.372/*         U3_FIFO/U2/\SYNC_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.280/*        0.372/*         U3_FIFO/U2/\SYNC_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.280/*        0.372/*         U3_FIFO/U2/\SYNC_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.284/*        0.372/*         U3_FIFO/U2/\SYNC_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.289/*        0.372/*         U3_FIFO/U2/\SYNC_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   18.291/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.296/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.298/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.298/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   18.299/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   18.299/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.103   18.300/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.300/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   18.306/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.306/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   18.307/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.307/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.307/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.307/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   18.308/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   18.308/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   18.310/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.106   18.310/*        0.371/*         U11_REG_FILE/\REG_FILE_reg[10][0] /RN    1
DFTCLK(R)->DFTCLK(R)	20.949   */18.322        */0.658         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /SI    1
@(R)->DFTCLK(R)	21.217   18.345/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.024   */18.345        */0.445         U2_DATA_SYNC/enable_pulse_reg/D    1
@(R)->DFTCLK(R)	21.217   18.345/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->DFTCLK(R)	21.217   18.345/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->DFTCLK(R)	21.217   18.346/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->DFTCLK(R)	21.217   18.346/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->DFTCLK(R)	21.218   18.346/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->DFTCLK(R)	21.218   18.347/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->DFTCLK(R)	21.218   18.348/*        0.369/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->DFTCLK(R)	21.230   18.366/*        0.377/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/RN    1
@(R)->DFTCLK(R)	21.240   18.371/*        0.367/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /RN    1
@(R)->DFTCLK(R)	21.240   18.372/*        0.367/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	20.833   */18.372        */0.724         U11_REG_FILE/\REG_FILE_reg[1][2] /SI    1
@(R)->DFTCLK(R)	21.240   18.373/*        0.367/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /RN    1
@(R)->DFTCLK(R)	21.240   18.373/*        0.367/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /RN    1
@(R)->DFTCLK(R)	21.240   18.375/*        0.367/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/RN    1
@(R)->DFTCLK(R)	21.240   18.377/*        0.367/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /RN    1
@(R)->DFTCLK(R)	21.222   18.378/*        0.377/*         U3_FIFO/U4/\raddr_reg[1] /RN    1
@(R)->DFTCLK(R)	21.223   18.380/*        0.376/*         U3_FIFO/U4/\raddr_reg[2] /RN    1
@(R)->DFTCLK(R)	21.240   18.380/*        0.366/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /RN    1
@(R)->DFTCLK(R)	21.233   18.391/*        0.367/*         U3_FIFO/U4/\rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	21.233   18.392/*        0.367/*         U3_FIFO/U4/\rptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	21.233   18.392/*        0.366/*         U3_FIFO/U4/\rptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	21.232   18.392/*        0.367/*         U3_FIFO/U4/\raddr_reg[0] /RN    1
@(R)->DFTCLK(R)	21.232   18.392/*        0.367/*         U3_FIFO/U4/\rptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	21.232   18.398/*        0.367/*         U3_FIFO/U1/\SYNC_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	21.232   18.403/*        0.367/*         U3_FIFO/U1/\SYNC_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	21.233   18.405/*        0.366/*         U3_FIFO/U1/\SYNC_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	21.234   18.406/*        0.366/*         U3_FIFO/U1/\SYNC_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	21.234   18.406/*        0.366/*         U3_FIFO/U1/\SYNC_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	21.234   18.406/*        0.366/*         U3_FIFO/U1/\SYNC_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	21.234   18.410/*        0.366/*         U3_FIFO/U1/\SYNC_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	21.234   18.411/*        0.366/*         U3_FIFO/U1/\SYNC_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	21.234   18.411/*        0.366/*         U4_PLSE_GEN1/prev_flop_reg/RN    1
@(R)->DFTCLK(R)	21.234   18.411/*        0.366/*         U4_PLSE_GEN1/pulse_flop_reg/RN    1
@(R)->DFTCLK(R)	21.251   18.431/*        0.366/*         U6_CLK_DIV_TX/\cyc_counter_reg[0] /RN    1
@(R)->DFTCLK(R)	21.251   18.436/*        0.366/*         U6_CLK_DIV_TX/\cyc_counter_reg[1] /RN    1
@(R)->DFTCLK(R)	21.252   18.439/*        0.366/*         U6_CLK_DIV_TX/\cyc_counter_reg[7] /RN    1
@(R)->DFTCLK(R)	21.252   18.439/*        0.366/*         U6_CLK_DIV_TX/\cyc_counter_reg[5] /RN    1
@(R)->DFTCLK(R)	21.252   18.439/*        0.366/*         U6_CLK_DIV_TX/\cyc_counter_reg[4] /RN    1
@(R)->DFTCLK(R)	21.251   18.439/*        0.366/*         U6_CLK_DIV_TX/\cyc_counter_reg[2] /RN    1
@(R)->DFTCLK(R)	21.251   18.440/*        0.366/*         U6_CLK_DIV_TX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	21.252   18.444/*        0.366/*         U6_CLK_DIV_TX/\cyc_counter_reg[6] /RN    1
@(R)->DFTCLK(R)	21.288   18.453/*        0.328/*         U8_CLK_DIV_RX/x_flag_reg/RN    1
@(R)->DFTCLK(R)	21.288   18.454/*        0.328/*         U8_CLK_DIV_RX/\cyc_counter_reg[2] /RN    1
@(R)->DFTCLK(R)	21.288   18.454/*        0.328/*         U8_CLK_DIV_RX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	21.288   18.455/*        0.328/*         U8_CLK_DIV_RX/\cyc_counter_reg[0] /RN    1
@(R)->DFTCLK(R)	21.288   18.455/*        0.328/*         U8_CLK_DIV_RX/\cyc_counter_reg[1] /RN    1
@(R)->DFTCLK(R)	21.289   18.459/*        0.328/*         U6_CLK_DIV_TX/x_flag_reg/RN    1
DFTCLK(R)->DFTCLK(R)	20.921   */18.461        */0.635         U11_REG_FILE/\REG_FILE_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	20.872   */18.511        */0.685         U11_REG_FILE/\REG_FILE_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.169   18.522/*        0.418/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.183   18.555/*        0.404/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	20.966   */18.565        */0.590         U11_REG_FILE/\REG_FILE_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.054   */18.596        */0.503         U11_REG_FILE/\REG_FILE_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.087   */18.600        */0.513         U4_PLSE_GEN1/prev_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.010   */18.608        */0.575         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	20.419   18.618/*        0.052/*         U11_REG_FILE/\REG_FILE_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	20.944   */18.628        */0.613         U11_REG_FILE/\REG_FILE_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.019   */18.639        */0.566         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.020   */18.642        */0.565         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	20.885   */18.647        */0.672         U11_REG_FILE/\REG_FILE_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.015   */18.649        */0.533         U2_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.026   */18.664        */0.559         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.152   */18.669        */0.408         U3_FIFO/U2/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.159   */18.672        */0.401         U3_FIFO/U2/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.028   */18.686        */0.557         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	20.855   */18.686        */0.701         U11_REG_FILE/\REG_FILE_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.152   */18.694        */0.408         U3_FIFO/U2/\SYNC_reg_reg[0][0] /D    1
@(R)->DFTCLK(R)	21.560   18.695/*        0.046/*         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SN    1
DFTCLK(R)->DFTCLK(R)	21.311   18.698/*        0.295/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.153   */18.700        */0.407         U3_FIFO/U2/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.208   */18.704        */0.397         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.190   */18.713        */0.410         U3_FIFO/U1/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	20.966   */18.719        */0.591         U11_REG_FILE/\REG_FILE_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.040   */18.719        */0.515         U10_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.037   */18.720        */0.549         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	20.987   */18.742        */0.572         U11_REG_FILE/\REG_FILE_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	20.967   */18.743        */0.649         U8_CLK_DIV_RX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.187   */18.746        */0.413         U3_FIFO/U1/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.187   */18.749        */0.412         U3_FIFO/U1/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	20.996   */18.756        */0.563         U11_REG_FILE/\REG_FILE_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	20.978   */18.759        */0.579         U11_REG_FILE/\REG_FILE_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	20.997   */18.764        */0.562         U11_REG_FILE/\REG_FILE_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	20.998   */18.768        */0.560         U11_REG_FILE/\REG_FILE_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	20.999   */18.771        */0.560         U11_REG_FILE/\REG_FILE_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	20.998   */18.772        */0.561         U11_REG_FILE/\REG_FILE_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.320   18.778/*        0.286/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.051   */18.782        */0.505         U2_DATA_SYNC/\sync_bus_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	20.974   */18.790        */0.642         U8_CLK_DIV_RX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.796        */0.549         U3_FIFO/U4/\raddr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	20.922   */18.807        */0.635         U11_REG_FILE/\REG_FILE_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.039   */18.810        */0.516         U10_SYS_CTRL/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.812        */0.537         U3_FIFO/U4/\raddr_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.518   */18.812        */0.517         U12_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.519   */18.816        */0.516         U12_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.819        */0.515         U12_ALU/\ALU_OUT_reg[15] /SI    1
DFTCLK(R)->DFTCLK(R)	21.011   */18.821        */0.548         U11_REG_FILE/\REG_FILE_reg[1][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.822        */0.515         U12_ALU/\ALU_OUT_reg[12] /SI    1
DFTCLK(R)->DFTCLK(R)	21.033   */18.824        */0.521         U10_SYS_CTRL/\Address_seq_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.825        */0.515         U12_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.826        */0.514         U12_ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.827        */0.514         U12_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.827        */0.514         U12_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.829        */0.514         U12_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.831        */0.514         U12_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.831        */0.514         U12_ALU/\ALU_OUT_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	20.942   */18.832        */0.643         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.832        */0.514         U12_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.835        */0.513         U12_ALU/\ALU_OUT_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.014   */18.835        */0.545         U11_REG_FILE/\REG_FILE_reg[1][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.837        */0.513         U12_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.838        */0.513         U12_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.839        */0.513         U12_ALU/\ALU_OUT_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.842        */0.505         U11_REG_FILE/\REG_FILE_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.017   */18.848        */0.542         U11_REG_FILE/\REG_FILE_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.857        */0.544         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.018   */18.866        */0.533         U11_REG_FILE/\REG_FILE_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.025   */18.868        */0.581         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.023   */18.868        */0.537         U11_REG_FILE/\REG_FILE_reg[0][7] /SI    1
REF_CLK(R)->REF_CLK(R)	20.052   */18.868        */0.415         U2_DATA_SYNC/enable_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.023   */18.873        */0.536         U11_REG_FILE/\REG_FILE_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.886        */0.510         U3_FIFO/U3/\wptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.107   */18.891        */0.447         U11_REG_FILE/\REG_FILE_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.894        */0.536         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.086   */18.900        */0.513         U3_FIFO/U4/\rptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.023   */18.906        */0.530         U10_SYS_CTRL/\Address_seq_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.908        */0.515         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.004   */18.910        */0.583         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.011   */18.912        */0.575         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.023   */18.913        */0.563         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.031   */18.913        */0.528         U3_FIFO/U3/\waddr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.038   */18.915        */0.517         U2_DATA_SYNC/enable_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.171   */18.920        */0.429         U3_FIFO/U1/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.922        */0.529         U3_FIFO/U4/\rptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */18.925        */0.508         U3_FIFO/U3/\waddr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.034   */18.926        */0.525         U3_FIFO/U3/\wptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	20.963   */18.927        */0.653         U8_CLK_DIV_RX/\cyc_counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.928        */0.528         U3_FIFO/U4/\rptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.931        */0.531         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.032   */18.932        */0.524         U2_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.091   */18.933        */0.527         U6_CLK_DIV_TX/\cyc_counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.035   */18.933        */0.524         U11_REG_FILE/\REG_FILE_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.035   */18.933        */0.524         U3_FIFO/U3/\wptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.935        */0.558         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.031   */18.935        */0.523         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.035   */18.935        */0.519         U11_REG_FILE/\REG_FILE_reg[3][6] /SI    1
@(R)->DFTCLK(R)	21.305   18.936/*        0.312/*         U1_RST_SYNC2/\RST_REG_reg[1] /RN    1
@(R)->DFTCLK(R)	21.305   18.936/*        0.312/*         U1_RST_SYNC2/\RST_REG_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	21.028   */18.937        */0.559         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.032   */18.939        */0.555         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.092   */18.941        */0.525         U6_CLK_DIV_TX/\cyc_counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.032   */18.943        */0.520         U11_REG_FILE/\REG_FILE_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.033   */18.944        */0.522         U2_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	20.966   */18.946        */0.650         U8_CLK_DIV_RX/\cyc_counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.015   */18.947        */0.571         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */18.947        */0.524         U6_CLK_DIV_TX/\cyc_counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.030   */18.948        */0.520         U10_SYS_CTRL/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.034   */18.948        */0.521         U2_DATA_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.021   */18.949        */0.538         U11_REG_FILE/\REG_FILE_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.035   */18.949        */0.521         U2_DATA_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */18.951        */0.523         U6_CLK_DIV_TX/\cyc_counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */18.951        */0.523         U6_CLK_DIV_TX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.035   */18.952        */0.521         U2_DATA_SYNC/\sync_flops_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.031   */18.952        */0.520         U10_SYS_CTRL/frame_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.039   */18.953        */0.520         U11_REG_FILE/\REG_FILE_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */18.953        */0.523         U6_CLK_DIV_TX/\cyc_counter_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.036   */18.954        */0.520         U2_DATA_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.034   */18.957        */0.520         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.035   */18.960        */0.519         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.096   */18.962        */0.521         U6_CLK_DIV_TX/\cyc_counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */18.962        */0.518         U11_REG_FILE/\REG_FILE_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.164   */18.963        */0.435         U4_PLSE_GEN1/prev_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.054   */18.963        */0.552         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.963        */0.512         U3_FIFO/U2/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.085   */18.965        */0.521         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */18.966        */0.518         U11_REG_FILE/\REG_FILE_reg[3][3] /SI    1
REF_CLK(R)->REF_CLK(R)	20.075   */18.967        */0.398         U3_FIFO/U2/\SYNC_reg_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */18.967        */0.398         U3_FIFO/U2/\SYNC_reg_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */18.967        */0.398         U3_FIFO/U2/\SYNC_reg_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */18.967        */0.398         U0_RST_SYNC1/\RST_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */18.968        */0.398         U2_DATA_SYNC/\sync_flops_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */18.968        */0.398         U3_FIFO/U2/\SYNC_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.054   */18.968        */0.552         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */18.968        */0.517         U3_FIFO/U3/\wptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.969        */0.509         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.970        */0.517         U11_REG_FILE/\REG_FILE_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.039   */18.972        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */18.973        */0.516         U11_REG_FILE/\REG_FILE_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.974        */0.509         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.976        */0.515         U11_REG_FILE/\REG_FILE_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.040   */18.977        */0.516         U2_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.977        */0.515         U11_REG_FILE/\REG_FILE_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.977        */0.516         U11_REG_FILE/\REG_FILE_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.977        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.037   */18.978        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.040   */18.980        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */18.980        */0.515         U11_REG_FILE/\REG_FILE_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */18.980        */0.515         U11_REG_FILE/\REG_FILE_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.040   */18.980        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.981        */0.515         U11_REG_FILE/\REG_FILE_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.981        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.038   */18.981        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.981        */0.519         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.981        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.981        */0.514         U11_REG_FILE/\REG_FILE_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.983        */0.514         U11_REG_FILE/\REG_FILE_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */18.983        */0.515         U11_REG_FILE/\REG_FILE_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.984        */0.515         U11_REG_FILE/\REG_FILE_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */18.984        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.985        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.985        */0.514         U11_REG_FILE/\REG_FILE_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.985        */0.514         U11_REG_FILE/\REG_FILE_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.986        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */18.986        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.986        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.986        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.040   */18.986        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.987        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.987        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.987        */0.513         U11_REG_FILE/\REG_FILE_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.039   */18.988        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.988        */0.514         U11_REG_FILE/\REG_FILE_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.988        */0.513         U11_REG_FILE/Rd_DATA_VLD_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.988        */0.513         U11_REG_FILE/\REG_FILE_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.988        */0.513         U11_REG_FILE/\REG_FILE_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.989        */0.514         U11_REG_FILE/\REG_FILE_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.989        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.989        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.989        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.989        */0.514         U11_REG_FILE/\Rd_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.989        */0.514         U11_REG_FILE/\REG_FILE_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.990        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.990        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.990        */0.513         U11_REG_FILE/\REG_FILE_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */18.990        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */18.990        */0.513         U11_REG_FILE/\REG_FILE_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.991        */0.513         U11_REG_FILE/\REG_FILE_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.991        */0.514         U11_REG_FILE/\REG_FILE_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.992        */0.513         U11_REG_FILE/\REG_FILE_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */18.992        */0.513         U11_REG_FILE/\REG_FILE_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.992        */0.513         U11_REG_FILE/\REG_FILE_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.992        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.992        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.992        */0.513         U11_REG_FILE/\REG_FILE_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.992        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */18.992        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.993        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.993        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.993        */0.513         U11_REG_FILE/\REG_FILE_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.993        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.039   */18.993        */0.513         U10_SYS_CTRL/\Address_seq_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.993        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.993        */0.513         U11_REG_FILE/\REG_FILE_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.993        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.993        */0.513         U11_REG_FILE/\REG_FILE_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.993        */0.512         U11_REG_FILE/\REG_FILE_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.040   */18.994        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.994        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.994        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.994        */0.513         U11_REG_FILE/\REG_FILE_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.055   */18.994        */0.509         U11_REG_FILE/\REG_FILE_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.994        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.092   */18.994        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.995        */0.513         U11_REG_FILE/\REG_FILE_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.995        */0.513         U11_REG_FILE/\Rd_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */18.995        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.995        */0.512         U11_REG_FILE/\REG_FILE_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.097   */18.995        */0.510         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */18.995        */0.512         U11_REG_FILE/\REG_FILE_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.995        */0.512         U11_REG_FILE/\REG_FILE_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */18.995        */0.513         U11_REG_FILE/\REG_FILE_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.995        */0.512         U11_REG_FILE/\REG_FILE_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.996        */0.513         U11_REG_FILE/\REG_FILE_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.996        */0.512         U11_REG_FILE/\REG_FILE_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.996        */0.511         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.091   */18.996        */0.514         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.996        */0.513         U11_REG_FILE/\REG_FILE_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.996        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.996        */0.512         U11_REG_FILE/\REG_FILE_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.996        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.996        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */18.996        */0.512         U11_REG_FILE/\REG_FILE_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.997        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.997        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.997        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */18.998        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.998        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */18.998        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.998        */0.512         U3_FIFO/U3/\waddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */18.999        */0.512         U11_REG_FILE/\REG_FILE_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.999        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.999        */0.512         U11_REG_FILE/\Rd_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */18.999        */0.513         U2_DATA_SYNC/enable_pulse_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */18.999        */0.511         U11_REG_FILE/\REG_FILE_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */18.999        */0.511         U11_REG_FILE/\REG_FILE_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.999        */0.512         U11_REG_FILE/\Rd_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.999        */0.513         U10_SYS_CTRL/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */19.000        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */19.000        */0.511         U11_REG_FILE/\REG_FILE_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */19.000        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */19.000        */0.512         U11_REG_FILE/\REG_FILE_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */19.000        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.000        */0.511         U11_REG_FILE/\REG_FILE_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.093   */19.000        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */19.000        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */19.000        */0.512         U11_REG_FILE/\REG_FILE_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */19.000        */0.512         U11_REG_FILE/\Rd_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.092   */19.001        */0.514         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.001        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */19.001        */0.512         U11_REG_FILE/\REG_FILE_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */19.001        */0.512         U11_REG_FILE/\REG_FILE_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */19.001        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */19.001        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */19.002        */0.512         U11_REG_FILE/\Rd_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */19.002        */0.511         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */19.002        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */19.002        */0.511         U11_REG_FILE/\REG_FILE_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.002        */0.512         U11_REG_FILE/\REG_FILE_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */19.002        */0.512         U11_REG_FILE/\REG_FILE_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */19.002        */0.512         U11_REG_FILE/\REG_FILE_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */19.002        */0.512         U11_REG_FILE/\REG_FILE_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.002        */0.511         U11_REG_FILE/\REG_FILE_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */19.003        */0.512         U3_FIFO/U2/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */19.003        */0.512         U11_REG_FILE/\REG_FILE_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */19.003        */0.511         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */19.003        */0.512         U11_REG_FILE/\REG_FILE_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.003        */0.511         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */19.003        */0.511         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */19.003        */0.511         U11_REG_FILE/\REG_FILE_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */19.003        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.003        */0.511         U11_REG_FILE/\REG_FILE_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.048   */19.003        */0.512         U11_REG_FILE/\REG_FILE_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */19.003        */0.511         U11_REG_FILE/\REG_FILE_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.085   */19.004        */0.514         U3_FIFO/U1/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.040   */19.004        */0.512         U10_SYS_CTRL/\Address_seq_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.044   */19.004        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */19.004        */0.511         U11_REG_FILE/\REG_FILE_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.004        */0.511         U11_REG_FILE/\REG_FILE_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */19.004        */0.511         U11_REG_FILE/\Rd_DATA_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.004        */0.511         U11_REG_FILE/\REG_FILE_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.053   */19.004        */0.511         U11_REG_FILE/\REG_FILE_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.005        */0.512         U11_REG_FILE/\REG_FILE_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */19.005        */0.511         U11_REG_FILE/\REG_FILE_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */19.005        */0.511         U3_FIFO/U2/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.053   */19.005        */0.511         U11_REG_FILE/\REG_FILE_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */19.005        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.053   */19.005        */0.510         U11_REG_FILE/\REG_FILE_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */19.005        */0.511         U11_REG_FILE/\REG_FILE_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */19.006        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */19.006        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.093   */19.006        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */19.006        */0.510         U11_REG_FILE/\REG_FILE_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */19.006        */0.510         U11_REG_FILE/\REG_FILE_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.006        */0.510         U11_REG_FILE/\REG_FILE_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */19.006        */0.511         U11_REG_FILE/\REG_FILE_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */19.007        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.007        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */19.007        */0.510         U11_REG_FILE/\REG_FILE_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */19.008        */0.521         U3_FIFO/U1/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */19.008        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */19.008        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.053   */19.008        */0.510         U11_REG_FILE/\REG_FILE_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.051   */19.008        */0.510         U11_REG_FILE/\REG_FILE_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */19.008        */0.510         U11_REG_FILE/\REG_FILE_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */19.009        */0.512         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */19.009        */0.512         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.094   */19.010        */0.512         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */19.010        */0.510         U11_REG_FILE/\Rd_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.095   */19.010        */0.512         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.087   */19.011        */0.513         U3_FIFO/U1/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.086   */19.012        */0.514         U3_FIFO/U1/\SYNC_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.050   */19.016        */0.510         U3_FIFO/U2/\SYNC_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.053   */19.017        */0.510         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.088   */19.020        */0.512         U4_PLSE_GEN1/pulse_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.089   */19.027        */0.511         U3_FIFO/U1/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.104   */19.027        */0.513         U6_CLK_DIV_TX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.053   */19.033        */0.507         U3_FIFO/U2/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.053   */19.033        */0.507         U3_FIFO/U2/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.108   */19.033        */0.510         U1_RST_SYNC2/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.053   */19.033        */0.507         U3_FIFO/U2/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */19.033        */0.507         U0_RST_SYNC1/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.088   */19.034        */0.510         U3_FIFO/U1/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */19.034        */0.507         U2_DATA_SYNC/\sync_flops_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.090   */19.034        */0.510         U3_FIFO/U1/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.053   */19.034        */0.507         U3_FIFO/U2/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */19.057        */0.525         U3_FIFO/U4/\rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.105   */19.067        */0.513         U1_RST_SYNC2/\RST_REG_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */19.107        */0.560         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.009   */19.114        */0.578         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.028   */19.121        */0.558         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.197   */19.129        */0.403         U4_PLSE_GEN1/pulse_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.042   */19.132        */0.557         U3_FIFO/U4/\raddr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.198   */19.135        */0.402         U3_FIFO/U1/\SYNC_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.217   */19.142        */0.401         U1_RST_SYNC2/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.197   */19.143        */0.401         U3_FIFO/U1/\SYNC_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.199   */19.143        */0.401         U3_FIFO/U1/\SYNC_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.089   */19.166        */0.517         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.058   */19.171        */0.548         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /SI    1
RX_CLK(R)->TX_CLK(R)	217.942  215.286/*       54.254/*        framing_error    1
RX_CLK(R)->TX_CLK(R)	217.942  215.287/*       54.254/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	8627.219 8624.494/*      54.253/*        UART_TX_O    1
