{"vcs1":{"timestamp_begin":1726725700.780218758, "rt":1.26, "ut":0.29, "st":0.27}}
{"vcselab":{"timestamp_begin":1726725702.144475047, "rt":1.22, "ut":0.30, "st":0.19}}
{"link":{"timestamp_begin":1726725703.457453421, "rt":0.38, "ut":0.16, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726725699.905282827}
{"VCS_COMP_START_TIME": 1726725699.905282827}
{"VCS_COMP_END_TIME": 1726725705.256114060}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329784}}
{"stitch_vcselab": {"peak_mem": 215156}}
