// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Mon Dec 24 16:58:43 2018
// Host        : DESKTOP-7HPB0KE running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_match_password_0_0_stub.v
// Design      : design_1_match_password_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "design_1_wrapper,Vivado 2018.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(d1b1n, d1b1o, d1b2n, d1b2o, d1b3n, d1b3o, d1b4n, d1b4o, 
  d2b1n, d2b1o, d2b2n, d2b2o, d2b3n, d2b3o, d2b4n, d2b4o, d3b1n, d3b1o, d3b2n, d3b2o, d3b3n, d3b3o, d3b4n, d3b4o, 
  result)
/* synthesis syn_black_box black_box_pad_pin="d1b1n,d1b1o,d1b2n,d1b2o,d1b3n,d1b3o,d1b4n,d1b4o,d2b1n,d2b1o,d2b2n,d2b2o,d2b3n,d2b3o,d2b4n,d2b4o,d3b1n,d3b1o,d3b2n,d3b2o,d3b3n,d3b3o,d3b4n,d3b4o,result" */;
  input d1b1n;
  input d1b1o;
  input d1b2n;
  input d1b2o;
  input d1b3n;
  input d1b3o;
  input d1b4n;
  input d1b4o;
  input d2b1n;
  input d2b1o;
  input d2b2n;
  input d2b2o;
  input d2b3n;
  input d2b3o;
  input d2b4n;
  input d2b4o;
  input d3b1n;
  input d3b1o;
  input d3b2n;
  input d3b2o;
  input d3b3n;
  input d3b3o;
  input d3b4n;
  input d3b4o;
  output result;
endmodule
