<<<<<<< HEAD
# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/ClockDivider.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/Gamestate.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/PaddleControl.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/ScoureCount.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/displayMux.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/travelRight.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sim_1/new/gamestatetest.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
=======
# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/ClockDivider.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/Gamestate.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/PaddleControl.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/ScoureCount.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/displayMux.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sources_1/new/travelRight.v"
verilog xil_defaultlib  "../../../Final Project.srcs/sim_1/new/gamestatetest.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
>>>>>>> 76c970f25758e2bb1b41a5ac5205bcf7e290a559
