#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x178b470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x178b600 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x17895e0 .functor NOT 1, L_0x17c05c0, C4<0>, C4<0>, C4<0>;
L_0x17c0300 .functor XOR 25, L_0x17c01c0, L_0x17c0260, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x17c04b0 .functor XOR 25, L_0x17c0300, L_0x17c0410, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x17be450_0 .net *"_ivl_10", 24 0, L_0x17c0410;  1 drivers
v0x17be550_0 .net *"_ivl_12", 24 0, L_0x17c04b0;  1 drivers
v0x17be630_0 .net *"_ivl_2", 24 0, L_0x17c0120;  1 drivers
v0x17be6f0_0 .net *"_ivl_4", 24 0, L_0x17c01c0;  1 drivers
v0x17be7d0_0 .net *"_ivl_6", 24 0, L_0x17c0260;  1 drivers
v0x17be900_0 .net *"_ivl_8", 24 0, L_0x17c0300;  1 drivers
v0x17be9e0_0 .net "a", 0 0, v0x17bd430_0;  1 drivers
v0x17bea80_0 .net "b", 0 0, v0x17bd4f0_0;  1 drivers
v0x17beb20_0 .net "c", 0 0, v0x17bd590_0;  1 drivers
v0x17bec50_0 .var "clk", 0 0;
v0x17becf0_0 .net "d", 0 0, v0x17bd6d0_0;  1 drivers
v0x17bed90_0 .net "e", 0 0, v0x17bd7c0_0;  1 drivers
v0x17bee30_0 .net "out_dut", 24 0, v0x17be0d0_0;  1 drivers
v0x17beed0_0 .net "out_ref", 24 0, L_0x1789ea0;  1 drivers
v0x17bef70_0 .var/2u "stats1", 159 0;
v0x17bf030_0 .var/2u "strobe", 0 0;
v0x17bf0f0_0 .net "tb_match", 0 0, L_0x17c05c0;  1 drivers
v0x17bf1b0_0 .net "tb_mismatch", 0 0, L_0x17895e0;  1 drivers
L_0x17c0120 .concat [ 25 0 0 0], L_0x1789ea0;
L_0x17c01c0 .concat [ 25 0 0 0], L_0x1789ea0;
L_0x17c0260 .concat [ 25 0 0 0], v0x17be0d0_0;
L_0x17c0410 .concat [ 25 0 0 0], L_0x1789ea0;
L_0x17c05c0 .cmp/eeq 25, L_0x17c0120, L_0x17c04b0;
S_0x17948f0 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x178b600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1795390 .functor NOT 25, L_0x17bfd60, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1789ea0 .functor XOR 25, L_0x1795390, L_0x17bfeb0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1789850_0 .net *"_ivl_0", 4 0, L_0x17bf290;  1 drivers
v0x17898f0_0 .net *"_ivl_10", 24 0, L_0x17bfd60;  1 drivers
v0x17bc6c0_0 .net *"_ivl_12", 24 0, L_0x1795390;  1 drivers
v0x17bc780_0 .net *"_ivl_14", 24 0, L_0x17bfeb0;  1 drivers
v0x17bc860_0 .net *"_ivl_2", 4 0, L_0x17bf4b0;  1 drivers
v0x17bc990_0 .net *"_ivl_4", 4 0, L_0x17bf6d0;  1 drivers
v0x17bca70_0 .net *"_ivl_6", 4 0, L_0x17bf8f0;  1 drivers
v0x17bcb50_0 .net *"_ivl_8", 4 0, L_0x17bfb40;  1 drivers
v0x17bcc30_0 .net "a", 0 0, v0x17bd430_0;  alias, 1 drivers
v0x17bccf0_0 .net "b", 0 0, v0x17bd4f0_0;  alias, 1 drivers
v0x17bcdb0_0 .net "c", 0 0, v0x17bd590_0;  alias, 1 drivers
v0x17bce70_0 .net "d", 0 0, v0x17bd6d0_0;  alias, 1 drivers
v0x17bcf30_0 .net "e", 0 0, v0x17bd7c0_0;  alias, 1 drivers
v0x17bcff0_0 .net "out", 24 0, L_0x1789ea0;  alias, 1 drivers
LS_0x17bf290_0_0 .concat [ 1 1 1 1], v0x17bd430_0, v0x17bd430_0, v0x17bd430_0, v0x17bd430_0;
LS_0x17bf290_0_4 .concat [ 1 0 0 0], v0x17bd430_0;
L_0x17bf290 .concat [ 4 1 0 0], LS_0x17bf290_0_0, LS_0x17bf290_0_4;
LS_0x17bf4b0_0_0 .concat [ 1 1 1 1], v0x17bd4f0_0, v0x17bd4f0_0, v0x17bd4f0_0, v0x17bd4f0_0;
LS_0x17bf4b0_0_4 .concat [ 1 0 0 0], v0x17bd4f0_0;
L_0x17bf4b0 .concat [ 4 1 0 0], LS_0x17bf4b0_0_0, LS_0x17bf4b0_0_4;
LS_0x17bf6d0_0_0 .concat [ 1 1 1 1], v0x17bd590_0, v0x17bd590_0, v0x17bd590_0, v0x17bd590_0;
LS_0x17bf6d0_0_4 .concat [ 1 0 0 0], v0x17bd590_0;
L_0x17bf6d0 .concat [ 4 1 0 0], LS_0x17bf6d0_0_0, LS_0x17bf6d0_0_4;
LS_0x17bf8f0_0_0 .concat [ 1 1 1 1], v0x17bd6d0_0, v0x17bd6d0_0, v0x17bd6d0_0, v0x17bd6d0_0;
LS_0x17bf8f0_0_4 .concat [ 1 0 0 0], v0x17bd6d0_0;
L_0x17bf8f0 .concat [ 4 1 0 0], LS_0x17bf8f0_0_0, LS_0x17bf8f0_0_4;
LS_0x17bfb40_0_0 .concat [ 1 1 1 1], v0x17bd7c0_0, v0x17bd7c0_0, v0x17bd7c0_0, v0x17bd7c0_0;
LS_0x17bfb40_0_4 .concat [ 1 0 0 0], v0x17bd7c0_0;
L_0x17bfb40 .concat [ 4 1 0 0], LS_0x17bfb40_0_0, LS_0x17bfb40_0_4;
LS_0x17bfd60_0_0 .concat [ 5 5 5 5], L_0x17bfb40, L_0x17bf8f0, L_0x17bf6d0, L_0x17bf4b0;
LS_0x17bfd60_0_4 .concat [ 5 0 0 0], L_0x17bf290;
L_0x17bfd60 .concat [ 20 5 0 0], LS_0x17bfd60_0_0, LS_0x17bfd60_0_4;
LS_0x17bfeb0_0_0 .concat [ 1 1 1 1], v0x17bd7c0_0, v0x17bd6d0_0, v0x17bd590_0, v0x17bd4f0_0;
LS_0x17bfeb0_0_4 .concat [ 1 1 1 1], v0x17bd430_0, v0x17bd7c0_0, v0x17bd6d0_0, v0x17bd590_0;
LS_0x17bfeb0_0_8 .concat [ 1 1 1 1], v0x17bd4f0_0, v0x17bd430_0, v0x17bd7c0_0, v0x17bd6d0_0;
LS_0x17bfeb0_0_12 .concat [ 1 1 1 1], v0x17bd590_0, v0x17bd4f0_0, v0x17bd430_0, v0x17bd7c0_0;
LS_0x17bfeb0_0_16 .concat [ 1 1 1 1], v0x17bd6d0_0, v0x17bd590_0, v0x17bd4f0_0, v0x17bd430_0;
LS_0x17bfeb0_0_20 .concat [ 1 1 1 1], v0x17bd7c0_0, v0x17bd6d0_0, v0x17bd590_0, v0x17bd4f0_0;
LS_0x17bfeb0_0_24 .concat [ 1 0 0 0], v0x17bd430_0;
LS_0x17bfeb0_1_0 .concat [ 4 4 4 4], LS_0x17bfeb0_0_0, LS_0x17bfeb0_0_4, LS_0x17bfeb0_0_8, LS_0x17bfeb0_0_12;
LS_0x17bfeb0_1_4 .concat [ 4 4 1 0], LS_0x17bfeb0_0_16, LS_0x17bfeb0_0_20, LS_0x17bfeb0_0_24;
L_0x17bfeb0 .concat [ 16 9 0 0], LS_0x17bfeb0_1_0, LS_0x17bfeb0_1_4;
S_0x17bd190 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x178b600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x17bd430_0 .var "a", 0 0;
v0x17bd4f0_0 .var "b", 0 0;
v0x17bd590_0 .var "c", 0 0;
v0x17bd630_0 .net "clk", 0 0, v0x17bec50_0;  1 drivers
v0x17bd6d0_0 .var "d", 0 0;
v0x17bd7c0_0 .var "e", 0 0;
E_0x1791820/0 .event negedge, v0x17bd630_0;
E_0x1791820/1 .event posedge, v0x17bd630_0;
E_0x1791820 .event/or E_0x1791820/0, E_0x1791820/1;
S_0x17bd880 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x178b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
v0x17bdb90_0 .net "a", 0 0, v0x17bd430_0;  alias, 1 drivers
v0x17bdca0_0 .net "b", 0 0, v0x17bd4f0_0;  alias, 1 drivers
v0x17bddb0_0 .net "c", 0 0, v0x17bd590_0;  alias, 1 drivers
v0x17bdea0_0 .net "d", 0 0, v0x17bd6d0_0;  alias, 1 drivers
v0x17bdf90_0 .net "e", 0 0, v0x17bd7c0_0;  alias, 1 drivers
v0x17be0d0_0 .var "out", 24 0;
E_0x178dee0/0 .event anyedge, v0x17bcf30_0, v0x17bce70_0, v0x17bcdb0_0, v0x17bccf0_0;
E_0x178dee0/1 .event anyedge, v0x17bcc30_0;
E_0x178dee0 .event/or E_0x178dee0/0, E_0x178dee0/1;
S_0x17be230 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x178b600;
 .timescale -12 -12;
E_0x17913a0 .event anyedge, v0x17bf030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17bf030_0;
    %nor/r;
    %assign/vec4 v0x17bf030_0, 0;
    %wait E_0x17913a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17bd190;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1791820;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x17bd7c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bd6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bd590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bd4f0_0, 0;
    %assign/vec4 v0x17bd430_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17bd880;
T_2 ;
    %wait E_0x178dee0;
    %load/vec4 v0x17bdb90_0;
    %inv;
    %replicate 5;
    %load/vec4 v0x17bdca0_0;
    %inv;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17bddb0_0;
    %inv;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17bdea0_0;
    %inv;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17bdf90_0;
    %inv;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17bdb90_0;
    %replicate 5;
    %load/vec4 v0x17bdca0_0;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17bddb0_0;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17bdea0_0;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17bdf90_0;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %xor;
    %store/vec4 v0x17be0d0_0, 0, 25;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x178b600;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bf030_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x178b600;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x17bec50_0;
    %inv;
    %store/vec4 v0x17bec50_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x178b600;
T_5 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17bd630_0, v0x17bf1b0_0, v0x17be9e0_0, v0x17bea80_0, v0x17beb20_0, v0x17becf0_0, v0x17bed90_0, v0x17beed0_0, v0x17bee30_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x178b600;
T_6 ;
    %load/vec4 v0x17bef70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x17bef70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17bef70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.1 ;
    %load/vec4 v0x17bef70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bef70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17bef70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bef70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x178b600;
T_7 ;
    %wait E_0x1791820;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bef70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bef70_0, 4, 32;
    %load/vec4 v0x17bf0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x17bef70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bef70_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bef70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bef70_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x17beed0_0;
    %load/vec4 v0x17beed0_0;
    %load/vec4 v0x17bee30_0;
    %xor;
    %load/vec4 v0x17beed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x17bef70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bef70_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x17bef70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bef70_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/machine/vector5/iter8/response0/top_module.sv";
