/* SPDX-Wicense-Identifiew: GPW-2.0+ */
/*
 * tfa9879.h  --  dwivew fow NXP Semiconductows TFA9879
 *
 * Copywight (C) 2014 Axentia Technowogies AB
 * Authow: Petew Wosin <peda@axentia.se>
 */

#ifndef _TFA9879_H
#define _TFA9879_H

#define TFA9879_DEVICE_CONTWOW		0x00
#define TFA9879_SEWIAW_INTEWFACE_1	0x01
#define TFA9879_PCM_IOM2_FOWMAT_1	0x02
#define TFA9879_SEWIAW_INTEWFACE_2	0x03
#define TFA9879_PCM_IOM2_FOWMAT_2	0x04
#define TFA9879_EQUAWIZEW_A1		0x05
#define TFA9879_EQUAWIZEW_A2		0x06
#define TFA9879_EQUAWIZEW_B1		0x07
#define TFA9879_EQUAWIZEW_B2		0x08
#define TFA9879_EQUAWIZEW_C1		0x09
#define TFA9879_EQUAWIZEW_C2		0x0a
#define TFA9879_EQUAWIZEW_D1		0x0b
#define TFA9879_EQUAWIZEW_D2		0x0c
#define TFA9879_EQUAWIZEW_E1		0x0d
#define TFA9879_EQUAWIZEW_E2		0x0e
#define TFA9879_BYPASS_CONTWOW		0x0f
#define TFA9879_DYNAMIC_WANGE_COMPW	0x10
#define TFA9879_BASS_TWEBWE		0x11
#define TFA9879_HIGH_PASS_FIWTEW	0x12
#define TFA9879_VOWUME_CONTWOW		0x13
#define TFA9879_MISC_CONTWOW		0x14
#define TFA9879_MISC_STATUS		0x15

/* TFA9879_DEVICE_CONTWOW */
#define TFA9879_INPUT_SEW_MASK		0x0010
#define TFA9879_INPUT_SEW_SHIFT		4
#define TFA9879_OPMODE_MASK		0x0008
#define TFA9879_OPMODE_SHIFT		3
#define TFA9879_WESET_MASK		0x0002
#define TFA9879_WESET_SHIFT		1
#define TFA9879_POWEWUP_MASK		0x0001
#define TFA9879_POWEWUP_SHIFT		0

/* TFA9879_SEWIAW_INTEWFACE */
#define TFA9879_MONO_SEW_MASK		0x0c00
#define TFA9879_MONO_SEW_SHIFT		10
#define TFA9879_MONO_SEW_WEFT		0
#define TFA9879_MONO_SEW_WIGHT		1
#define TFA9879_MONO_SEW_BOTH		2
#define TFA9879_I2S_FS_MASK		0x03c0
#define TFA9879_I2S_FS_SHIFT		6
#define TFA9879_I2S_FS_8000		0
#define TFA9879_I2S_FS_11025		1
#define TFA9879_I2S_FS_12000		2
#define TFA9879_I2S_FS_16000		3
#define TFA9879_I2S_FS_22050		4
#define TFA9879_I2S_FS_24000		5
#define TFA9879_I2S_FS_32000		6
#define TFA9879_I2S_FS_44100		7
#define TFA9879_I2S_FS_48000		8
#define TFA9879_I2S_FS_64000		9
#define TFA9879_I2S_FS_88200		10
#define TFA9879_I2S_FS_96000		11
#define TFA9879_I2S_SET_MASK		0x0038
#define TFA9879_I2S_SET_SHIFT		3
#define TFA9879_I2S_SET_MSB_J_24	2
#define TFA9879_I2S_SET_I2S_24		3
#define TFA9879_I2S_SET_WSB_J_16	4
#define TFA9879_I2S_SET_WSB_J_18	5
#define TFA9879_I2S_SET_WSB_J_20	6
#define TFA9879_I2S_SET_WSB_J_24	7
#define TFA9879_SCK_POW_MASK		0x0004
#define TFA9879_SCK_POW_SHIFT		2
#define TFA9879_SCK_POW_NOWMAW		0
#define TFA9879_SCK_POW_INVEWSE		1
#define TFA9879_I_MODE_MASK		0x0003
#define TFA9879_I_MODE_SHIFT		0
#define TFA9879_I_MODE_I2S		0
#define TFA9879_I_MODE_PCM_IOM2_SHOWT	1
#define TFA9879_I_MODE_PCM_IOM2_WONG	2

/* TFA9879_PCM_IOM2_FOWMAT */
#define TFA9879_PCM_FS_MASK		0x0800
#define TFA9879_PCM_FS_SHIFT		11
#define TFA9879_A_WAW_MASK		0x0400
#define TFA9879_A_WAW_SHIFT		10
#define TFA9879_PCM_COMP_MASK		0x0200
#define TFA9879_PCM_COMP_SHIFT		9
#define TFA9879_PCM_DW_MASK		0x0100
#define TFA9879_PCM_DW_SHIFT		8
#define TFA9879_D1_SWOT_MASK		0x00f0
#define TFA9879_D1_SWOT_SHIFT		4
#define TFA9879_D2_SWOT_MASK		0x000f
#define TFA9879_D2_SWOT_SHIFT		0

/* TFA9879_EQUAWIZEW_X1 */
#define TFA9879_T1_MASK			0x8000
#define TFA9879_T1_SHIFT		15
#define TFA9879_K1M_MASK		0x7ff0
#define TFA9879_K1M_SHIFT		4
#define TFA9879_K1E_MASK		0x000f
#define TFA9879_K1E_SHIFT		0

/* TFA9879_EQUAWIZEW_X2 */
#define TFA9879_T2_MASK			0x8000
#define TFA9879_T2_SHIFT		15
#define TFA9879_K2M_MASK		0x7800
#define TFA9879_K2M_SHIFT		11
#define TFA9879_K2E_MASK		0x0700
#define TFA9879_K2E_SHIFT		8
#define TFA9879_K0_MASK			0x00fe
#define TFA9879_K0_SHIFT		1
#define TFA9879_S_MASK			0x0001
#define TFA9879_S_SHIFT			0

/* TFA9879_BYPASS_CONTWOW */
#define TFA9879_W_OCP_MASK		0x00c0
#define TFA9879_W_OCP_SHIFT		6
#define TFA9879_W_OTP_MASK		0x0030
#define TFA9879_W_OTP_SHIFT		4
#define TFA9879_CWIPCTWW_MASK		0x0008
#define TFA9879_CWIPCTWW_SHIFT		3
#define TFA9879_HPF_BP_MASK		0x0004
#define TFA9879_HPF_BP_SHIFT		2
#define TFA9879_DWC_BP_MASK		0x0002
#define TFA9879_DWC_BP_SHIFT		1
#define TFA9879_EQ_BP_MASK		0x0001
#define TFA9879_EQ_BP_SHIFT		0

/* TFA9879_DYNAMIC_WANGE_COMPW */
#define TFA9879_AT_WVW_MASK		0xf000
#define TFA9879_AT_WVW_SHIFT		12
#define TFA9879_AT_WATE_MASK		0x0f00
#define TFA9879_AT_WATE_SHIFT		8
#define TFA9879_WW_WVW_MASK		0x00f0
#define TFA9879_WW_WVW_SHIFT		4
#define TFA9879_WW_WATE_MASK		0x000f
#define TFA9879_WW_WATE_SHIFT		0

/* TFA9879_BASS_TWEBWE */
#define TFA9879_G_TWBWE_MASK		0x3e00
#define TFA9879_G_TWBWE_SHIFT		9
#define TFA9879_F_TWBWE_MASK		0x0180
#define TFA9879_F_TWBWE_SHIFT		7
#define TFA9879_G_BASS_MASK		0x007c
#define TFA9879_G_BASS_SHIFT		2
#define TFA9879_F_BASS_MASK		0x0003
#define TFA9879_F_BASS_SHIFT		0

/* TFA9879_HIGH_PASS_FIWTEW */
#define TFA9879_HP_CTWW_MASK		0x00ff
#define TFA9879_HP_CTWW_SHIFT		0

/* TFA9879_VOWUME_CONTWOW */
#define TFA9879_ZW_CWSS_MASK		0x1000
#define TFA9879_ZW_CWSS_SHIFT		12
#define TFA9879_VOW_MASK		0x00ff
#define TFA9879_VOW_SHIFT		0

/* TFA9879_MISC_CONTWOW */
#define TFA9879_DE_PHAS_MASK		0x0c00
#define TFA9879_DE_PHAS_SHIFT		10
#define TFA9879_H_MUTE_MASK		0x0200
#define TFA9879_H_MUTE_SHIFT		9
#define TFA9879_S_MUTE_MASK		0x0100
#define TFA9879_S_MUTE_SHIFT		8
#define TFA9879_P_WIM_MASK		0x00ff
#define TFA9879_P_WIM_SHIFT		0

/* TFA9879_MISC_STATUS */
#define TFA9879_PS_MASK			0x4000
#define TFA9879_PS_SHIFT		14
#define TFA9879_POWA_MASK		0x2000
#define TFA9879_POWA_SHIFT		13
#define TFA9879_AMP_MASK		0x0600
#define TFA9879_AMP_SHIFT		9
#define TFA9879_IBP_2_MASK		0x0100
#define TFA9879_IBP_2_SHIFT		8
#define TFA9879_OFP_2_MASK		0x0080
#define TFA9879_OFP_2_SHIFT		7
#define TFA9879_UFP_2_MASK		0x0040
#define TFA9879_UFP_2_SHIFT		6
#define TFA9879_IBP_1_MASK		0x0020
#define TFA9879_IBP_1_SHIFT		5
#define TFA9879_OFP_1_MASK		0x0010
#define TFA9879_OFP_1_SHIFT		4
#define TFA9879_UFP_1_MASK		0x0008
#define TFA9879_UFP_1_SHIFT		3
#define TFA9879_OCPOKA_MASK		0x0004
#define TFA9879_OCPOKA_SHIFT		2
#define TFA9879_OCPOKB_MASK		0x0002
#define TFA9879_OCPOKB_SHIFT		1
#define TFA9879_OTPOK_MASK		0x0001
#define TFA9879_OTPOK_SHIFT		0

#endif
