# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do KPN_Fixed_Point_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point {C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:16 on Apr 29,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point" C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module.v 
# -- Compiling module top_module
# 
# Top level modules:
# 	top_module
# End time: 12:18:16 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/subtractor_module.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:49 on Apr 29,2017
# vlog -reportprogress 300 -work work C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/subtractor_module.v 
# -- Compiling module subtractor_module
# 
# Top level modules:
# 	subtractor_module
# End time: 12:18:49 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/subtractor_module_testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:50 on Apr 29,2017
# vlog -reportprogress 300 -work work C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/subtractor_module_testbench.v 
# -- Compiling module subtractor_module_testbench
# 
# Top level modules:
# 	subtractor_module_testbench
# End time: 12:18:50 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.subtractor_module_testbench
# vsim work.subtractor_module_testbench 
# Start time: 12:18:56 on Apr 29,2017
# Loading work.subtractor_module_testbench
# Loading work.subtractor_module
run -all
# La entrada 1 es:   6, 5
# La entrada 2 es:   4, 7
# La salida es:   1, 8
# La entrada 1 es:  12, 7
# La entrada 2 es:   5, 3
# La salida es:   7, 4
# ** Note: $stop    : C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/subtractor_module_testbench.v(46)
#    Time: 500 ps  Iteration: 0  Instance: /subtractor_module_testbench
# Break in Module subtractor_module_testbench at C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/subtractor_module_testbench.v line 46
# End time: 12:19:16 on Apr 29,2017, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
