{
  "module_name": "pinctrl-s500.c",
  "hash_id": "7858e79c999c8fa871c49adae691757f69471bb01608d908162709cdbfdd0ecc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/actions/pinctrl-s500.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinconf-generic.h>\n#include <linux/pinctrl/pinctrl.h>\n#include \"pinctrl-owl.h\"\n\n \n#define MFCTL0\t\t\t(0x0040)\n#define MFCTL1\t\t\t(0x0044)\n#define MFCTL2\t\t\t(0x0048)\n#define MFCTL3\t\t\t(0x004C)\n#define PAD_PULLCTL0\t\t(0x0060)\n#define PAD_PULLCTL1\t\t(0x0064)\n#define PAD_PULLCTL2\t\t(0x0068)\n#define PAD_ST0\t\t\t(0x006C)\n#define PAD_ST1\t\t\t(0x0070)\n#define PAD_CTL\t\t\t(0x0074)\n#define PAD_DRV0\t\t(0x0080)\n#define PAD_DRV1\t\t(0x0084)\n#define PAD_DRV2\t\t(0x0088)\n\n#define _GPIOA(offset)\t\t(offset)\n#define _GPIOB(offset)\t\t(32 + (offset))\n#define _GPIOC(offset)\t\t(64 + (offset))\n#define _GPIOD(offset)\t\t(96 + (offset))\n#define _GPIOE(offset)\t\t(128 + (offset))\n\n#define NUM_GPIOS\t\t(_GPIOE(3) + 1)\n#define _PIN(offset)\t\t(NUM_GPIOS + (offset))\n\n#define DNAND_DQS\t\t_GPIOA(12)\n#define DNAND_DQSN\t\t_GPIOA(13)\n#define ETH_TXD0\t\t_GPIOA(14)\n#define ETH_TXD1\t\t_GPIOA(15)\n#define ETH_TXEN\t\t_GPIOA(16)\n#define ETH_RXER\t\t_GPIOA(17)\n#define ETH_CRS_DV\t\t_GPIOA(18)\n#define ETH_RXD1\t\t_GPIOA(19)\n#define ETH_RXD0\t\t_GPIOA(20)\n#define ETH_REF_CLK\t\t_GPIOA(21)\n#define ETH_MDC\t\t\t_GPIOA(22)\n#define ETH_MDIO\t\t_GPIOA(23)\n#define SIRQ0\t\t\t_GPIOA(24)\n#define SIRQ1\t\t\t_GPIOA(25)\n#define SIRQ2\t\t\t_GPIOA(26)\n#define I2S_D0\t\t\t_GPIOA(27)\n#define I2S_BCLK0\t\t_GPIOA(28)\n#define I2S_LRCLK0\t\t_GPIOA(29)\n#define I2S_MCLK0\t\t_GPIOA(30)\n#define I2S_D1\t\t\t_GPIOA(31)\n\n#define I2S_BCLK1\t\t_GPIOB(0)\n#define I2S_LRCLK1\t\t_GPIOB(1)\n#define I2S_MCLK1\t\t_GPIOB(2)\n#define KS_IN0\t\t\t_GPIOB(3)\n#define KS_IN1\t\t\t_GPIOB(4)\n#define KS_IN2\t\t\t_GPIOB(5)\n#define KS_IN3\t\t\t_GPIOB(6)\n#define KS_OUT0\t\t\t_GPIOB(7)\n#define KS_OUT1\t\t\t_GPIOB(8)\n#define KS_OUT2\t\t\t_GPIOB(9)\n#define LVDS_OEP\t\t_GPIOB(10)\n#define LVDS_OEN\t\t_GPIOB(11)\n#define LVDS_ODP\t\t_GPIOB(12)\n#define LVDS_ODN\t\t_GPIOB(13)\n#define LVDS_OCP\t\t_GPIOB(14)\n#define LVDS_OCN\t\t_GPIOB(15)\n#define LVDS_OBP\t\t_GPIOB(16)\n#define LVDS_OBN\t\t_GPIOB(17)\n#define LVDS_OAP\t\t_GPIOB(18)\n#define LVDS_OAN\t\t_GPIOB(19)\n#define LVDS_EEP\t\t_GPIOB(20)\n#define LVDS_EEN\t\t_GPIOB(21)\n#define LVDS_EDP\t\t_GPIOB(22)\n#define LVDS_EDN\t\t_GPIOB(23)\n#define LVDS_ECP\t\t_GPIOB(24)\n#define LVDS_ECN\t\t_GPIOB(25)\n#define LVDS_EBP\t\t_GPIOB(26)\n#define LVDS_EBN\t\t_GPIOB(27)\n#define LVDS_EAP\t\t_GPIOB(28)\n#define LVDS_EAN\t\t_GPIOB(29)\n#define LCD0_D18\t\t_GPIOB(30)\n#define LCD0_D17\t\t_GPIOB(31)\n\n#define DSI_DP3\t\t\t_GPIOC(0)\n#define DSI_DN3\t\t\t_GPIOC(1)\n#define DSI_DP1\t\t\t_GPIOC(2)\n#define DSI_DN1\t\t\t_GPIOC(3)\n#define DSI_CP\t\t\t_GPIOC(4)\n#define DSI_CN\t\t\t_GPIOC(5)\n#define DSI_DP0\t\t\t_GPIOC(6)\n#define DSI_DN0\t\t\t_GPIOC(7)\n#define DSI_DP2\t\t\t_GPIOC(8)\n#define DSI_DN2\t\t\t_GPIOC(9)\n#define SD0_D0\t\t\t_GPIOC(10)\n#define SD0_D1\t\t\t_GPIOC(11)\n#define SD0_D2\t\t\t_GPIOC(12)\n#define SD0_D3\t\t\t_GPIOC(13)\n#define SD1_D0\t\t\t_GPIOC(14)  \n#define SD1_D1\t\t\t_GPIOC(15)  \n#define SD1_D2\t\t\t_GPIOC(16)  \n#define SD1_D3\t\t\t_GPIOC(17)  \n#define SD0_CMD\t\t\t_GPIOC(18)\n#define SD0_CLK\t\t\t_GPIOC(19)\n#define SD1_CMD\t\t\t_GPIOC(20)\n#define SD1_CLK\t\t\t_GPIOC(21)\n#define SPI0_SCLK\t\t_GPIOC(22)\n#define SPI0_SS\t\t\t_GPIOC(23)\n#define SPI0_MISO\t\t_GPIOC(24)\n#define SPI0_MOSI\t\t_GPIOC(25)\n#define UART0_RX\t\t_GPIOC(26)\n#define UART0_TX\t\t_GPIOC(27)\n#define I2C0_SCLK\t\t_GPIOC(28)\n#define I2C0_SDATA\t\t_GPIOC(29)\n#define SENSOR0_PCLK\t\t_GPIOC(31)\n\n#define SENSOR0_CKOUT\t\t_GPIOD(10)\n#define DNAND_ALE\t\t_GPIOD(12)\n#define DNAND_CLE\t\t_GPIOD(13)\n#define DNAND_CEB0\t\t_GPIOD(14)\n#define DNAND_CEB1\t\t_GPIOD(15)\n#define DNAND_CEB2\t\t_GPIOD(16)\n#define DNAND_CEB3\t\t_GPIOD(17)\n#define UART2_RX\t\t_GPIOD(18)\n#define UART2_TX\t\t_GPIOD(19)\n#define UART2_RTSB\t\t_GPIOD(20)\n#define UART2_CTSB\t\t_GPIOD(21)\n#define UART3_RX\t\t_GPIOD(22)\n#define UART3_TX\t\t_GPIOD(23)\n#define UART3_RTSB\t\t_GPIOD(24)\n#define UART3_CTSB\t\t_GPIOD(25)\n#define PCM1_IN\t\t\t_GPIOD(28)\n#define PCM1_CLK\t\t_GPIOD(29)\n#define PCM1_SYNC\t\t_GPIOD(30)\n#define PCM1_OUT\t\t_GPIOD(31)\n\n#define I2C1_SCLK\t\t_GPIOE(0)\n#define I2C1_SDATA\t\t_GPIOE(1)\n#define I2C2_SCLK\t\t_GPIOE(2)\n#define I2C2_SDATA\t\t_GPIOE(3)\n\n#define CSI_DN0\t\t\t_PIN(0)\n#define CSI_DP0\t\t\t_PIN(1)\n#define CSI_DN1\t\t\t_PIN(2)\n#define CSI_DP1\t\t\t_PIN(3)\n#define CSI_CN\t\t\t_PIN(4)\n#define CSI_CP\t\t\t_PIN(5)\n#define CSI_DN2\t\t\t_PIN(6)\n#define CSI_DP2\t\t\t_PIN(7)\n#define CSI_DN3\t\t\t_PIN(8)\n#define CSI_DP3\t\t\t_PIN(9)\n\n#define DNAND_D0\t\t_PIN(10)\n#define DNAND_D1\t\t_PIN(11)\n#define DNAND_D2\t\t_PIN(12)\n#define DNAND_D3\t\t_PIN(13)\n#define DNAND_D4\t\t_PIN(14)\n#define DNAND_D5\t\t_PIN(15)\n#define DNAND_D6\t\t_PIN(16)\n#define DNAND_D7\t\t_PIN(17)\n#define DNAND_WRB\t\t_PIN(18)\n#define DNAND_RDB\t\t_PIN(19)\n#define DNAND_RDBN\t\t_PIN(20)\n#define DNAND_RB\t\t_PIN(21)\n\n#define PORB\t\t\t_PIN(22)\n#define CLKO_25M\t\t_PIN(23)\n#define BSEL\t\t\t_PIN(24)\n#define PKG0\t\t\t_PIN(25)\n#define PKG1\t\t\t_PIN(26)\n#define PKG2\t\t\t_PIN(27)\n#define PKG3\t\t\t_PIN(28)\n\n#define _FIRSTPAD\t\t_GPIOA(0)\n#define _LASTPAD\t\tPKG3\n#define NUM_PADS\t\t(_PIN(28) + 1)\n\nstatic const struct pinctrl_pin_desc s500_pads[] = {\n\tPINCTRL_PIN(DNAND_DQS, \"dnand_dqs\"),\n\tPINCTRL_PIN(DNAND_DQSN, \"dnand_dqsn\"),\n\tPINCTRL_PIN(ETH_TXD0, \"eth_txd0\"),\n\tPINCTRL_PIN(ETH_TXD1, \"eth_txd1\"),\n\tPINCTRL_PIN(ETH_TXEN, \"eth_txen\"),\n\tPINCTRL_PIN(ETH_RXER, \"eth_rxer\"),\n\tPINCTRL_PIN(ETH_CRS_DV, \"eth_crs_dv\"),\n\tPINCTRL_PIN(ETH_RXD1, \"eth_rxd1\"),\n\tPINCTRL_PIN(ETH_RXD0, \"eth_rxd0\"),\n\tPINCTRL_PIN(ETH_REF_CLK, \"eth_ref_clk\"),\n\tPINCTRL_PIN(ETH_MDC, \"eth_mdc\"),\n\tPINCTRL_PIN(ETH_MDIO, \"eth_mdio\"),\n\tPINCTRL_PIN(SIRQ0, \"sirq0\"),\n\tPINCTRL_PIN(SIRQ1, \"sirq1\"),\n\tPINCTRL_PIN(SIRQ2, \"sirq2\"),\n\tPINCTRL_PIN(I2S_D0, \"i2s_d0\"),\n\tPINCTRL_PIN(I2S_BCLK0, \"i2s_bclk0\"),\n\tPINCTRL_PIN(I2S_LRCLK0, \"i2s_lrclk0\"),\n\tPINCTRL_PIN(I2S_MCLK0, \"i2s_mclk0\"),\n\tPINCTRL_PIN(I2S_D1, \"i2s_d1\"),\n\tPINCTRL_PIN(I2S_BCLK1, \"i2s_bclk1\"),\n\tPINCTRL_PIN(I2S_LRCLK1, \"i2s_lrclk1\"),\n\tPINCTRL_PIN(I2S_MCLK1, \"i2s_mclk1\"),\n\tPINCTRL_PIN(KS_IN0, \"ks_in0\"),\n\tPINCTRL_PIN(KS_IN1, \"ks_in1\"),\n\tPINCTRL_PIN(KS_IN2, \"ks_in2\"),\n\tPINCTRL_PIN(KS_IN3, \"ks_in3\"),\n\tPINCTRL_PIN(KS_OUT0, \"ks_out0\"),\n\tPINCTRL_PIN(KS_OUT1, \"ks_out1\"),\n\tPINCTRL_PIN(KS_OUT2, \"ks_out2\"),\n\tPINCTRL_PIN(LVDS_OEP, \"lvds_oep\"),\n\tPINCTRL_PIN(LVDS_OEN, \"lvds_oen\"),\n\tPINCTRL_PIN(LVDS_ODP, \"lvds_odp\"),\n\tPINCTRL_PIN(LVDS_ODN, \"lvds_odn\"),\n\tPINCTRL_PIN(LVDS_OCP, \"lvds_ocp\"),\n\tPINCTRL_PIN(LVDS_OCN, \"lvds_ocn\"),\n\tPINCTRL_PIN(LVDS_OBP, \"lvds_obp\"),\n\tPINCTRL_PIN(LVDS_OBN, \"lvds_obn\"),\n\tPINCTRL_PIN(LVDS_OAP, \"lvds_oap\"),\n\tPINCTRL_PIN(LVDS_OAN, \"lvds_oan\"),\n\tPINCTRL_PIN(LVDS_EEP, \"lvds_eep\"),\n\tPINCTRL_PIN(LVDS_EEN, \"lvds_een\"),\n\tPINCTRL_PIN(LVDS_EDP, \"lvds_edp\"),\n\tPINCTRL_PIN(LVDS_EDN, \"lvds_edn\"),\n\tPINCTRL_PIN(LVDS_ECP, \"lvds_ecp\"),\n\tPINCTRL_PIN(LVDS_ECN, \"lvds_ecn\"),\n\tPINCTRL_PIN(LVDS_EBP, \"lvds_ebp\"),\n\tPINCTRL_PIN(LVDS_EBN, \"lvds_ebn\"),\n\tPINCTRL_PIN(LVDS_EAP, \"lvds_eap\"),\n\tPINCTRL_PIN(LVDS_EAN, \"lvds_ean\"),\n\tPINCTRL_PIN(LCD0_D18, \"lcd0_d18\"),\n\tPINCTRL_PIN(LCD0_D17, \"lcd0_d17\"),\n\tPINCTRL_PIN(DSI_DP3, \"dsi_dp3\"),\n\tPINCTRL_PIN(DSI_DN3, \"dsi_dn3\"),\n\tPINCTRL_PIN(DSI_DP1, \"dsi_dp1\"),\n\tPINCTRL_PIN(DSI_DN1, \"dsi_dn1\"),\n\tPINCTRL_PIN(DSI_CP, \"dsi_cp\"),\n\tPINCTRL_PIN(DSI_CN, \"dsi_cn\"),\n\tPINCTRL_PIN(DSI_DP0, \"dsi_dp0\"),\n\tPINCTRL_PIN(DSI_DN0, \"dsi_dn0\"),\n\tPINCTRL_PIN(DSI_DP2, \"dsi_dp2\"),\n\tPINCTRL_PIN(DSI_DN2, \"dsi_dn2\"),\n\tPINCTRL_PIN(SD0_D0, \"sd0_d0\"),\n\tPINCTRL_PIN(SD0_D1, \"sd0_d1\"),\n\tPINCTRL_PIN(SD0_D2, \"sd0_d2\"),\n\tPINCTRL_PIN(SD0_D3, \"sd0_d3\"),\n\tPINCTRL_PIN(SD1_D0, \"sd1_d0\"),\n\tPINCTRL_PIN(SD1_D1, \"sd1_d1\"),\n\tPINCTRL_PIN(SD1_D2, \"sd1_d2\"),\n\tPINCTRL_PIN(SD1_D3, \"sd1_d3\"),\n\tPINCTRL_PIN(SD0_CMD, \"sd0_cmd\"),\n\tPINCTRL_PIN(SD0_CLK, \"sd0_clk\"),\n\tPINCTRL_PIN(SD1_CMD, \"sd1_cmd\"),\n\tPINCTRL_PIN(SD1_CLK, \"sd1_clk\"),\n\tPINCTRL_PIN(SPI0_SCLK, \"spi0_sclk\"),\n\tPINCTRL_PIN(SPI0_SS, \"spi0_ss\"),\n\tPINCTRL_PIN(SPI0_MISO, \"spi0_miso\"),\n\tPINCTRL_PIN(SPI0_MOSI, \"spi0_mosi\"),\n\tPINCTRL_PIN(UART0_RX, \"uart0_rx\"),\n\tPINCTRL_PIN(UART0_TX, \"uart0_tx\"),\n\tPINCTRL_PIN(I2C0_SCLK, \"i2c0_sclk\"),\n\tPINCTRL_PIN(I2C0_SDATA, \"i2c0_sdata\"),\n\tPINCTRL_PIN(SENSOR0_PCLK, \"sensor0_pclk\"),\n\tPINCTRL_PIN(SENSOR0_CKOUT, \"sensor0_ckout\"),\n\tPINCTRL_PIN(DNAND_ALE, \"dnand_ale\"),\n\tPINCTRL_PIN(DNAND_CLE, \"dnand_cle\"),\n\tPINCTRL_PIN(DNAND_CEB0, \"dnand_ceb0\"),\n\tPINCTRL_PIN(DNAND_CEB1, \"dnand_ceb1\"),\n\tPINCTRL_PIN(DNAND_CEB2, \"dnand_ceb2\"),\n\tPINCTRL_PIN(DNAND_CEB3, \"dnand_ceb3\"),\n\tPINCTRL_PIN(UART2_RX, \"uart2_rx\"),\n\tPINCTRL_PIN(UART2_TX, \"uart2_tx\"),\n\tPINCTRL_PIN(UART2_RTSB, \"uart2_rtsb\"),\n\tPINCTRL_PIN(UART2_CTSB, \"uart2_ctsb\"),\n\tPINCTRL_PIN(UART3_RX, \"uart3_rx\"),\n\tPINCTRL_PIN(UART3_TX, \"uart3_tx\"),\n\tPINCTRL_PIN(UART3_RTSB, \"uart3_rtsb\"),\n\tPINCTRL_PIN(UART3_CTSB, \"uart3_ctsb\"),\n\tPINCTRL_PIN(PCM1_IN, \"pcm1_in\"),\n\tPINCTRL_PIN(PCM1_CLK, \"pcm1_clk\"),\n\tPINCTRL_PIN(PCM1_SYNC, \"pcm1_sync\"),\n\tPINCTRL_PIN(PCM1_OUT, \"pcm1_out\"),\n\tPINCTRL_PIN(I2C1_SCLK, \"i2c1_sclk\"),\n\tPINCTRL_PIN(I2C1_SDATA, \"i2c1_sdata\"),\n\tPINCTRL_PIN(I2C2_SCLK, \"i2c2_sclk\"),\n\tPINCTRL_PIN(I2C2_SDATA, \"i2c2_sdata\"),\n\tPINCTRL_PIN(CSI_DN0, \"csi_dn0\"),\n\tPINCTRL_PIN(CSI_DP0, \"csi_dp0\"),\n\tPINCTRL_PIN(CSI_DN1, \"csi_dn1\"),\n\tPINCTRL_PIN(CSI_DP1, \"csi_dp1\"),\n\tPINCTRL_PIN(CSI_DN2, \"csi_dn2\"),\n\tPINCTRL_PIN(CSI_DP2, \"csi_dp2\"),\n\tPINCTRL_PIN(CSI_DN3, \"csi_dn3\"),\n\tPINCTRL_PIN(CSI_DP3, \"csi_dp3\"),\n\tPINCTRL_PIN(CSI_CN, \"csi_cn\"),\n\tPINCTRL_PIN(CSI_CP, \"csi_cp\"),\n\tPINCTRL_PIN(DNAND_D0, \"dnand_d0\"),\n\tPINCTRL_PIN(DNAND_D1, \"dnand_d1\"),\n\tPINCTRL_PIN(DNAND_D2, \"dnand_d2\"),\n\tPINCTRL_PIN(DNAND_D3, \"dnand_d3\"),\n\tPINCTRL_PIN(DNAND_D4, \"dnand_d4\"),\n\tPINCTRL_PIN(DNAND_D5, \"dnand_d5\"),\n\tPINCTRL_PIN(DNAND_D6, \"dnand_d6\"),\n\tPINCTRL_PIN(DNAND_D7, \"dnand_d7\"),\n\tPINCTRL_PIN(DNAND_RB, \"dnand_rb\"),\n\tPINCTRL_PIN(DNAND_RDB, \"dnand_rdb\"),\n\tPINCTRL_PIN(DNAND_RDBN, \"dnand_rdbn\"),\n\tPINCTRL_PIN(DNAND_WRB, \"dnand_wrb\"),\n\tPINCTRL_PIN(PORB, \"porb\"),\n\tPINCTRL_PIN(CLKO_25M, \"clko_25m\"),\n\tPINCTRL_PIN(BSEL, \"bsel\"),\n\tPINCTRL_PIN(PKG0, \"pkg0\"),\n\tPINCTRL_PIN(PKG1, \"pkg1\"),\n\tPINCTRL_PIN(PKG2, \"pkg2\"),\n\tPINCTRL_PIN(PKG3, \"pkg3\"),\n};\n\nenum s500_pinmux_functions {\n\tS500_MUX_NOR,\n\tS500_MUX_ETH_RMII,\n\tS500_MUX_ETH_SMII,\n\tS500_MUX_SPI0,\n\tS500_MUX_SPI1,\n\tS500_MUX_SPI2,\n\tS500_MUX_SPI3,\n\tS500_MUX_SENS0,\n\tS500_MUX_SENS1,\n\tS500_MUX_UART0,\n\tS500_MUX_UART1,\n\tS500_MUX_UART2,\n\tS500_MUX_UART3,\n\tS500_MUX_UART4,\n\tS500_MUX_UART5,\n\tS500_MUX_UART6,\n\tS500_MUX_I2S0,\n\tS500_MUX_I2S1,\n\tS500_MUX_PCM1,\n\tS500_MUX_PCM0,\n\tS500_MUX_KS,\n\tS500_MUX_JTAG,\n\tS500_MUX_PWM0,\n\tS500_MUX_PWM1,\n\tS500_MUX_PWM2,\n\tS500_MUX_PWM3,\n\tS500_MUX_PWM4,\n\tS500_MUX_PWM5,\n\tS500_MUX_P0,\n\tS500_MUX_SD0,\n\tS500_MUX_SD1,\n\tS500_MUX_SD2,\n\tS500_MUX_I2C0,\n\tS500_MUX_I2C1,\n\t \n\tS500_MUX_I2C3,\n\tS500_MUX_DSI,\n\tS500_MUX_LVDS,\n\tS500_MUX_USB30,\n\tS500_MUX_CLKO_25M,\n\tS500_MUX_MIPI_CSI,\n\tS500_MUX_NAND,\n\tS500_MUX_SPDIF,\n\t \n\t \n\t \n\tS500_MUX_TS,\n\tS500_MUX_LCD0,\n\tS500_MUX_RESERVED,\n};\n\n \n \n \nstatic unsigned int lcd0_d18_mfp_pads[]\t\t= { LCD0_D18 };\nstatic unsigned int lcd0_d18_mfp_funcs[]\t= { S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_PWM2,\n\t\t\t\t\t\t    S500_MUX_PWM4,\n\t\t\t\t\t\t    S500_MUX_LCD0 };\n \nstatic unsigned int rmii_crs_dv_mfp_pads[]\t= { ETH_CRS_DV };\nstatic unsigned int rmii_crs_dv_mfp_funcs[]\t= { S500_MUX_ETH_RMII,\n\t\t\t\t\t\t    S500_MUX_ETH_SMII,\n\t\t\t\t\t\t    S500_MUX_SPI2,\n\t\t\t\t\t\t    S500_MUX_UART4,\n\t\t\t\t\t\t    S500_MUX_PWM4 };\n \nstatic unsigned int rmii_txd0_mfp_pads[]\t= { ETH_TXD0 };\nstatic unsigned int rmii_txd0_mfp_funcs[]\t= { S500_MUX_ETH_RMII,\n\t\t\t\t\t\t    S500_MUX_ETH_SMII,\n\t\t\t\t\t\t    S500_MUX_SPI2,\n\t\t\t\t\t\t    S500_MUX_UART6,\n\t\t\t\t\t\t    S500_MUX_PWM4 };\n \nstatic unsigned int rmii_txd1_mfp_pads[]\t= { ETH_TXD1 };\nstatic unsigned int rmii_txd1_mfp_funcs[]\t= { S500_MUX_ETH_RMII,\n\t\t\t\t\t\t    S500_MUX_ETH_SMII,\n\t\t\t\t\t\t    S500_MUX_SPI2,\n\t\t\t\t\t\t    S500_MUX_UART6,\n\t\t\t\t\t\t    S500_MUX_PWM5 };\n \nstatic unsigned int rmii_txen_mfp_pads[]\t= { ETH_TXEN };\nstatic unsigned int rmii_txen_mfp_funcs[]\t= { S500_MUX_ETH_RMII,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_SPI3,\n\t\t\t\t\t\t    S500_MUX_PWM0 };\n \nstatic unsigned int rmii_rxen_mfp_pads[]\t= { ETH_RXER };\nstatic unsigned int rmii_rxen_mfp_funcs[]\t= { S500_MUX_ETH_RMII,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_SPI3,\n\t\t\t\t\t\t    S500_MUX_PWM1 };\n \n\n \nstatic unsigned int rmii_rxd1_mfp_pads[]\t= { ETH_RXD1 };\nstatic unsigned int rmii_rxd1_mfp_funcs[]\t= { S500_MUX_ETH_RMII,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_SPI3,\n\t\t\t\t\t\t    S500_MUX_PWM2,\n\t\t\t\t\t\t    S500_MUX_UART5 };\n \nstatic unsigned int rmii_rxd0_mfp_pads[]\t= { ETH_RXD0 };\nstatic unsigned int rmii_rxd0_mfp_funcs[]\t= { S500_MUX_ETH_RMII,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_SPI3,\n\t\t\t\t\t\t    S500_MUX_PWM3,\n\t\t\t\t\t\t    S500_MUX_UART5 };\n \nstatic unsigned int rmii_ref_clk_mfp_pads[]\t= { ETH_REF_CLK };\nstatic unsigned int rmii_ref_clk_mfp_funcs[]\t= { S500_MUX_ETH_RMII,\n\t\t\t\t\t\t    S500_MUX_UART4,\n\t\t\t\t\t\t    S500_MUX_SPI2,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_ETH_SMII };\n \nstatic unsigned int i2s_d0_mfp_pads[]\t\t= { I2S_D0 };\nstatic unsigned int i2s_d0_mfp_funcs[]\t\t= { S500_MUX_I2S0,\n\t\t\t\t\t\t    S500_MUX_NOR };\n \nstatic unsigned int i2s_pcm1_mfp_pads[]\t\t= { I2S_LRCLK0, I2S_MCLK0 };\nstatic unsigned int i2s_pcm1_mfp_funcs[]\t= { S500_MUX_I2S0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PCM1 };\n \nstatic unsigned int i2s0_pcm0_mfp_pads[]\t= { I2S_BCLK0 };\nstatic unsigned int i2s0_pcm0_mfp_funcs[]\t= { S500_MUX_I2S0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PCM0 };\n \nstatic unsigned int i2s1_pcm0_mfp_pads[]\t= { I2S_BCLK1, I2S_LRCLK1,\n\t\t\t\t\t\t    I2S_MCLK1 };\nstatic unsigned int i2s1_pcm0_mfp_funcs[]\t= { S500_MUX_I2S1,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PCM0 };\n \nstatic unsigned int i2s_d1_mfp_pads[]\t\t= { I2S_D1 };\nstatic unsigned int i2s_d1_mfp_funcs[]\t\t= { S500_MUX_I2S1,\n\t\t\t\t\t\t    S500_MUX_NOR };\n \nstatic unsigned int ks_in0_mfp_pads[]\t\t= { KS_IN0 };\nstatic unsigned int ks_in0_mfp_funcs[]\t\t= { S500_MUX_KS,\n\t\t\t\t\t\t    S500_MUX_JTAG,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PWM0,\n\t\t\t\t\t\t    S500_MUX_PWM4,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_PWM4,\n\t\t\t\t\t\t    S500_MUX_P0 };\n \nstatic unsigned int ks_in1_mfp_pads[]\t\t= { KS_IN1 };\nstatic unsigned int ks_in1_mfp_funcs[]\t\t= { S500_MUX_KS,\n\t\t\t\t\t\t    S500_MUX_JTAG,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PWM1,\n\t\t\t\t\t\t    S500_MUX_PWM5,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_PWM1,\n\t\t\t\t\t\t    S500_MUX_USB30 };\n \nstatic unsigned int ks_in2_mfp_pads[]\t\t= { KS_IN2 };\nstatic unsigned int ks_in2_mfp_funcs[]\t\t= { S500_MUX_KS,\n\t\t\t\t\t\t    S500_MUX_JTAG,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PWM0,\n\t\t\t\t\t\t    S500_MUX_PWM0,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_PWM0,\n\t\t\t\t\t\t    S500_MUX_P0 };\n \nstatic unsigned int ks_in3_mfp_pads[]\t\t= { KS_IN3 };\nstatic unsigned int ks_in3_mfp_funcs[]\t\t= { S500_MUX_KS,\n\t\t\t\t\t\t    S500_MUX_JTAG,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PWM1,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_SENS1 };\n \nstatic unsigned int ks_out0_mfp_pads[]\t\t= { KS_OUT0 };\nstatic unsigned int ks_out0_mfp_funcs[]\t\t= { S500_MUX_KS,\n\t\t\t\t\t\t    S500_MUX_UART5,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PWM2,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_SD0 };\n \nstatic unsigned int ks_out1_mfp_pads[]\t\t= { KS_OUT1 };\nstatic unsigned int ks_out1_mfp_funcs[]\t\t= { S500_MUX_KS,\n\t\t\t\t\t\t    S500_MUX_JTAG,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PWM3,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_SD0 };\n \nstatic unsigned int ks_out2_mfp_pads[]\t\t= { KS_OUT2 };\nstatic unsigned int ks_out2_mfp_funcs[]\t\t= { S500_MUX_SD0,\n\t\t\t\t\t\t    S500_MUX_KS,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PWM2,\n\t\t\t\t\t\t    S500_MUX_UART5,\n\t\t\t\t\t\t    S500_MUX_SENS1 };\n \nstatic unsigned int lvds_o_pn_mfp_pads[]\t= { LVDS_OEP, LVDS_OEN,\n\t\t\t\t\t\t    LVDS_ODP, LVDS_ODN,\n\t\t\t\t\t\t    LVDS_OCP, LVDS_OCN,\n\t\t\t\t\t\t    LVDS_OBP, LVDS_OBN,\n\t\t\t\t\t\t    LVDS_OAP, LVDS_OAN };\nstatic unsigned int lvds_o_pn_mfp_funcs[]\t= { S500_MUX_LVDS,\n\t\t\t\t\t\t    S500_MUX_TS,\n\t\t\t\t\t\t    S500_MUX_LCD0 };\n \nstatic unsigned int dsi_dn0_mfp_pads[]\t\t= { DSI_DN0 };\nstatic unsigned int dsi_dn0_mfp_funcs[]\t\t= { S500_MUX_DSI,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_SPI0 };\n \nstatic unsigned int dsi_dp2_mfp_pads[]\t\t= { DSI_DP2 };\nstatic unsigned int dsi_dp2_mfp_funcs[]\t\t= { S500_MUX_DSI,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_SPI0,\n\t\t\t\t\t\t    S500_MUX_SD1 };\n \nstatic unsigned int lcd0_d17_mfp_pads[]\t\t= { LCD0_D17 };\nstatic unsigned int lcd0_d17_mfp_funcs[]\t= { S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_SD0,\n\t\t\t\t\t\t    S500_MUX_SD1,\n\t\t\t\t\t\t    S500_MUX_PWM3,\n\t\t\t\t\t\t    S500_MUX_LCD0 };\n \nstatic unsigned int dsi_dp3_mfp_pads[]\t\t= { DSI_DP3 };\nstatic unsigned int dsi_dp3_mfp_funcs[]\t\t= { S500_MUX_DSI,\n\t\t\t\t\t\t    S500_MUX_SD0,\n\t\t\t\t\t\t    S500_MUX_SD1,\n\t\t\t\t\t\t    S500_MUX_LCD0 };\n \nstatic unsigned int dsi_dn3_mfp_pads[]\t\t= { DSI_DN3 };\nstatic unsigned int dsi_dn3_mfp_funcs[]\t\t= { S500_MUX_DSI,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_SD1,\n\t\t\t\t\t\t    S500_MUX_LCD0 };\n \nstatic unsigned int dsi_dp0_mfp_pads[]\t\t= { DSI_DP0 };\nstatic unsigned int dsi_dp0_mfp_funcs[]\t\t= { S500_MUX_DSI,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_SD0,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_SPI0 };\n \nstatic unsigned int lvds_ee_pn_mfp_pads[]\t= { LVDS_EEP, LVDS_EEN };\nstatic unsigned int lvds_ee_pn_mfp_funcs[]\t= { S500_MUX_LVDS,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_TS,\n\t\t\t\t\t\t    S500_MUX_LCD0 };\n \nstatic unsigned int spi0_i2c_pcm_mfp_pads[]\t= { SPI0_SCLK, SPI0_MOSI };\nstatic unsigned int spi0_i2c_pcm_mfp_funcs[]\t= { S500_MUX_SPI0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_I2C3,\n\t\t\t\t\t\t    S500_MUX_PCM0 };\n \nstatic unsigned int spi0_i2s_pcm_mfp_pads[]\t= { SPI0_SS, SPI0_MISO };\nstatic unsigned int spi0_i2s_pcm_mfp_funcs[]\t= { S500_MUX_SPI0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_I2S1,\n\t\t\t\t\t\t    S500_MUX_PCM1,\n\t\t\t\t\t\t    S500_MUX_PCM0 };\n \n \nstatic unsigned int dsi_dnp1_cp_mfp_pads[]\t= { DSI_DP1, DSI_CP, DSI_CN };\nstatic unsigned int dsi_dnp1_cp_mfp_funcs[]\t= { S500_MUX_DSI,\n\t\t\t\t\t\t    S500_MUX_SD1,\n\t\t\t\t\t\t    S500_MUX_LCD0 };\n \nstatic unsigned int lvds_e_pn_mfp_pads[]\t= { LVDS_EDP, LVDS_EDN,\n\t\t\t\t\t\t    LVDS_ECP, LVDS_ECN,\n\t\t\t\t\t\t    LVDS_EBP, LVDS_EBN,\n\t\t\t\t\t\t    LVDS_EAP, LVDS_EAN };\nstatic unsigned int lvds_e_pn_mfp_funcs[]\t= { S500_MUX_LVDS,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_LCD0 };\n \nstatic unsigned int dsi_dn2_mfp_pads[]\t\t= { DSI_DN2 };\nstatic unsigned int dsi_dn2_mfp_funcs[]\t\t= { S500_MUX_DSI,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_SD1,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_SPI0 };\n \nstatic unsigned int uart2_rtsb_mfp_pads[]\t= { UART2_RTSB };\nstatic unsigned int uart2_rtsb_mfp_funcs[]\t= { S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_UART0 };\n \nstatic unsigned int uart2_ctsb_mfp_pads[]\t= { UART2_CTSB };\nstatic unsigned int uart2_ctsb_mfp_funcs[]\t= { S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_UART0 };\n \nstatic unsigned int uart3_rtsb_mfp_pads[]\t= { UART3_RTSB };\nstatic unsigned int uart3_rtsb_mfp_funcs[]\t= { S500_MUX_UART3,\n\t\t\t\t\t\t    S500_MUX_UART5 };\n \nstatic unsigned int uart3_ctsb_mfp_pads[]\t= { UART3_CTSB };\nstatic unsigned int uart3_ctsb_mfp_funcs[]\t= { S500_MUX_UART3,\n\t\t\t\t\t\t    S500_MUX_UART5 };\n \nstatic unsigned int sd0_d0_mfp_pads[]\t\t= { SD0_D0 };\nstatic unsigned int sd0_d0_mfp_funcs[]\t\t= { S500_MUX_SD0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_JTAG,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_UART5 };\n \nstatic unsigned int sd0_d1_mfp_pads[]\t\t= { SD0_D1 };\nstatic unsigned int sd0_d1_mfp_funcs[]\t\t= { S500_MUX_SD0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_UART5 };\n \nstatic unsigned int sd0_d2_d3_mfp_pads[]\t= { SD0_D2, SD0_D3 };\nstatic unsigned int sd0_d2_d3_mfp_funcs[]\t= { S500_MUX_SD0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_JTAG,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_UART1 };\n \nstatic unsigned int sd1_d0_d3_mfp_pads[]\t= { SD1_D0, SD1_D1,\n\t\t\t\t\t\t    SD1_D2, SD1_D3 };\nstatic unsigned int sd1_d0_d3_mfp_funcs[]\t= { S500_MUX_SD0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_SD1 };\n \nstatic unsigned int sd0_cmd_mfp_pads[]\t\t= { SD0_CMD };\nstatic unsigned int sd0_cmd_mfp_funcs[]\t\t= { S500_MUX_SD0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_JTAG };\n \nstatic unsigned int sd0_clk_mfp_pads[]\t\t= { SD0_CLK };\nstatic unsigned int sd0_clk_mfp_funcs[]\t\t= { S500_MUX_SD0,\n\t\t\t\t\t\t    S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_JTAG };\n \nstatic unsigned int sd1_cmd_mfp_pads[]\t\t= { SD1_CMD };\nstatic unsigned int sd1_cmd_mfp_funcs[]\t\t= { S500_MUX_SD1,\n\t\t\t\t\t\t    S500_MUX_NOR };\n \nstatic unsigned int uart0_rx_mfp_pads[]\t\t= { UART0_RX };\nstatic unsigned int uart0_rx_mfp_funcs[]\t= { S500_MUX_UART0,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_SPI1,\n\t\t\t\t\t\t    S500_MUX_I2C0,\n\t\t\t\t\t\t    S500_MUX_PCM1,\n\t\t\t\t\t\t    S500_MUX_I2S1 };\n \n \nstatic unsigned int clko_25m_mfp_pads[]\t\t= { CLKO_25M };\nstatic unsigned int clko_25m_mfp_funcs[]\t= { S500_MUX_RESERVED,\n\t\t\t\t\t\t    S500_MUX_CLKO_25M };\n \nstatic unsigned int csi_cn_cp_mfp_pads[]\t= { CSI_CN, CSI_CP };\nstatic unsigned int csi_cn_cp_mfp_funcs[]\t= { S500_MUX_MIPI_CSI,\n\t\t\t\t\t\t    S500_MUX_SENS0 };\n \n \nstatic unsigned int sens0_ckout_mfp_pads[]\t= { SENSOR0_CKOUT };\nstatic unsigned int sens0_ckout_mfp_funcs[]\t= { S500_MUX_SENS0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_PWM1 };\n \nstatic unsigned int uart0_tx_mfp_pads[]\t\t= { UART0_TX };\nstatic unsigned int uart0_tx_mfp_funcs[]\t= { S500_MUX_UART0,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_SPI1,\n\t\t\t\t\t\t    S500_MUX_I2C0,\n\t\t\t\t\t\t    S500_MUX_SPDIF,\n\t\t\t\t\t\t    S500_MUX_PCM1,\n\t\t\t\t\t\t    S500_MUX_I2S1 };\n \nstatic unsigned int i2c0_mfp_pads[]\t\t= { I2C0_SCLK,\n\t\t\t\t\t\t    I2C0_SDATA };\nstatic unsigned int i2c0_mfp_funcs[]\t\t= { S500_MUX_I2C0,\n\t\t\t\t\t\t    S500_MUX_UART2,\n\t\t\t\t\t\t    S500_MUX_I2C1,\n\t\t\t\t\t\t    S500_MUX_UART1,\n\t\t\t\t\t\t    S500_MUX_SPI1 };\n \nstatic unsigned int csi_dn_dp_mfp_pads[]\t= { CSI_DN0, CSI_DN1,\n\t\t\t\t\t\t    CSI_DN2, CSI_DN3,\n\t\t\t\t\t\t    CSI_DP0, CSI_DP1,\n\t\t\t\t\t\t    CSI_DP2, CSI_DP3 };\nstatic unsigned int csi_dn_dp_mfp_funcs[]\t= { S500_MUX_MIPI_CSI,\n\t\t\t\t\t\t    S500_MUX_SENS0 };\n \nstatic unsigned int sen0_pclk_mfp_pads[]\t= { SENSOR0_PCLK };\nstatic unsigned int sen0_pclk_mfp_funcs[]\t= { S500_MUX_SENS0,\n\t\t\t\t\t\t    S500_MUX_NOR,\n\t\t\t\t\t\t    S500_MUX_PWM0 };\n \nstatic unsigned int pcm1_in_mfp_pads[]\t\t= { PCM1_IN };\nstatic unsigned int pcm1_in_mfp_funcs[]\t\t= { S500_MUX_PCM1,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_UART4,\n\t\t\t\t\t\t    S500_MUX_PWM4 };\n \nstatic unsigned int pcm1_clk_mfp_pads[]\t\t= { PCM1_CLK };\nstatic unsigned int pcm1_clk_mfp_funcs[]\t= { S500_MUX_PCM1,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_UART4,\n\t\t\t\t\t\t    S500_MUX_PWM5 };\n \nstatic unsigned int pcm1_sync_mfp_pads[]\t= { PCM1_SYNC };\nstatic unsigned int pcm1_sync_mfp_funcs[]\t= { S500_MUX_PCM1,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_UART6,\n\t\t\t\t\t\t    S500_MUX_I2C3 };\n \nstatic unsigned int pcm1_out_mfp_pads[]\t\t= { PCM1_OUT };\nstatic unsigned int pcm1_out_mfp_funcs[]\t= { S500_MUX_PCM1,\n\t\t\t\t\t\t    S500_MUX_SENS1,\n\t\t\t\t\t\t    S500_MUX_UART6,\n\t\t\t\t\t\t    S500_MUX_I2C3 };\n \nstatic unsigned int dnand_data_wr_mfp_pads[]\t= { DNAND_D0, DNAND_D1,\n\t\t\t\t\t\t    DNAND_D2, DNAND_D3,\n\t\t\t\t\t\t    DNAND_D4, DNAND_D5,\n\t\t\t\t\t\t    DNAND_D6, DNAND_D7,\n\t\t\t\t\t\t    DNAND_RDB, DNAND_RDBN };\nstatic unsigned int dnand_data_wr_mfp_funcs[]\t= { S500_MUX_NAND,\n\t\t\t\t\t\t    S500_MUX_SD2 };\n \nstatic unsigned int dnand_acle_ce0_mfp_pads[]\t= { DNAND_ALE,\n\t\t\t\t\t\t    DNAND_CLE,\n\t\t\t\t\t\t    DNAND_CEB0,\n\t\t\t\t\t\t    DNAND_CEB1 };\nstatic unsigned int dnand_acle_ce0_mfp_funcs[]\t= { S500_MUX_NAND,\n\t\t\t\t\t\t    S500_MUX_SPI2 };\n \nstatic unsigned int nand_ceb2_mfp_pads[]\t= { DNAND_CEB2 };\nstatic unsigned int nand_ceb2_mfp_funcs[]\t= { S500_MUX_NAND,\n\t\t\t\t\t\t    S500_MUX_PWM5 };\n \nstatic unsigned int nand_ceb3_mfp_pads[]\t= { DNAND_CEB3 };\nstatic unsigned int nand_ceb3_mfp_funcs[]\t= { S500_MUX_NAND,\n\t\t\t\t\t\t    S500_MUX_PWM4 };\n\n \n \nstatic unsigned int sirq_drv_pads[]\t\t= { SIRQ0, SIRQ1, SIRQ2 };\n \nstatic unsigned int rmii_txd01_txen_drv_pads[]\t= { ETH_TXD0, ETH_TXD1,\n\t\t\t\t\t\t    ETH_TXEN };\n \nstatic unsigned int rmii_rxer_drv_pads[]\t= { ETH_RXER };\n \nstatic unsigned int rmii_crs_drv_pads[]\t\t= { ETH_CRS_DV };\n \nstatic unsigned int rmii_rxd10_drv_pads[]\t= { ETH_RXD0, ETH_RXD1 };\n \nstatic unsigned int rmii_ref_clk_drv_pads[]\t= { ETH_REF_CLK };\n \nstatic unsigned int smi_mdc_mdio_drv_pads[]\t= { ETH_MDC, ETH_MDIO };\n \nstatic unsigned int i2s_d0_drv_pads[]\t\t= { I2S_D0 };\n \nstatic unsigned int i2s_bclk0_drv_pads[]\t= { I2S_BCLK0 };\n \nstatic unsigned int i2s3_drv_pads[]\t\t= { I2S_LRCLK0, I2S_MCLK0,\n\t\t\t\t\t\t    I2S_D1 };\n \nstatic unsigned int i2s13_drv_pads[]\t\t= { I2S_BCLK1, I2S_LRCLK1,\n\t\t\t\t\t\t    I2S_MCLK1 };\n \nstatic unsigned int pcm1_drv_pads[]\t\t= { PCM1_IN, PCM1_CLK,\n\t\t\t\t\t\t    PCM1_SYNC, PCM1_OUT };\n \nstatic unsigned int ks_in_drv_pads[]\t\t= { KS_IN0, KS_IN1,\n\t\t\t\t\t\t    KS_IN2, KS_IN3 };\n \nstatic unsigned int ks_out_drv_pads[]\t\t= { KS_OUT0, KS_OUT1, KS_OUT2 };\n \nstatic unsigned int lvds_all_drv_pads[]\t\t= { LVDS_OEP, LVDS_OEN,\n\t\t\t\t\t\t    LVDS_ODP, LVDS_ODN,\n\t\t\t\t\t\t    LVDS_OCP, LVDS_OCN,\n\t\t\t\t\t\t    LVDS_OBP, LVDS_OBN,\n\t\t\t\t\t\t    LVDS_OAP, LVDS_OAN,\n\t\t\t\t\t\t    LVDS_EEP, LVDS_EEN,\n\t\t\t\t\t\t    LVDS_EDP, LVDS_EDN,\n\t\t\t\t\t\t    LVDS_ECP, LVDS_ECN,\n\t\t\t\t\t\t    LVDS_EBP, LVDS_EBN,\n\t\t\t\t\t\t    LVDS_EAP, LVDS_EAN };\n \nstatic unsigned int lcd_dsi_drv_pads[]\t\t= { DSI_DP3, DSI_DN3, DSI_DP1,\n\t\t\t\t\t\t    DSI_DN1, DSI_CP, DSI_CN };\n \nstatic unsigned int dsi_drv_pads[]\t\t= { DSI_DP0, DSI_DN0,\n\t\t\t\t\t\t    DSI_DP2, DSI_DN2 };\n \nstatic unsigned int sd0_d0_d3_drv_pads[]\t= { SD0_D0, SD0_D1,\n\t\t\t\t\t\t    SD0_D2, SD0_D3 };\n \nstatic unsigned int sd1_d0_d3_drv_pads[]\t= { SD1_D0, SD1_D1,\n\t\t\t\t\t\t    SD1_D2, SD1_D3 };\n \nstatic unsigned int sd0_cmd_drv_pads[]\t\t= { SD0_CMD };\n \nstatic unsigned int sd0_clk_drv_pads[]\t\t= { SD0_CLK };\n \nstatic unsigned int sd1_cmd_drv_pads[]\t\t= { SD1_CMD };\n \nstatic unsigned int sd1_clk_drv_pads[]\t\t= { SD1_CLK };\n \nstatic unsigned int spi0_all_drv_pads[]\t\t= { SPI0_SCLK, SPI0_SS,\n\t\t\t\t\t\t    SPI0_MISO, SPI0_MOSI };\n \nstatic unsigned int uart0_rx_drv_pads[]\t\t= { UART0_RX };\n \nstatic unsigned int uart0_tx_drv_pads[]\t\t= { UART0_TX };\n \nstatic unsigned int uart2_all_drv_pads[]\t= { UART2_RX, UART2_TX,\n\t\t\t\t\t\t    UART2_RTSB, UART2_CTSB };\n \nstatic unsigned int i2c0_all_drv_pads[]\t\t= { I2C0_SCLK, I2C0_SDATA };\n \nstatic unsigned int i2c12_all_drv_pads[]\t= { I2C1_SCLK, I2C1_SDATA,\n\t\t\t\t\t\t    I2C2_SCLK, I2C2_SDATA };\n \nstatic unsigned int sens0_pclk_drv_pads[]\t= { SENSOR0_PCLK };\n \nstatic unsigned int sens0_ckout_drv_pads[]\t= { SENSOR0_CKOUT };\n \nstatic unsigned int uart3_all_drv_pads[]\t= { UART3_RX, UART3_TX,\n\t\t\t\t\t\t    UART3_RTSB, UART3_CTSB };\n\n \nstatic const struct owl_pingroup s500_groups[] = {\n\tMUX_PG(lcd0_d18_mfp, 0, 23, 3),\n\tMUX_PG(rmii_crs_dv_mfp, 0, 20, 3),\n\tMUX_PG(rmii_txd0_mfp, 0, 16, 3),\n\tMUX_PG(rmii_txd1_mfp, 0, 16, 3),\n\tMUX_PG(rmii_txen_mfp, 0, 13, 3),\n\tMUX_PG(rmii_rxen_mfp, 0, 13, 3),\n\tMUX_PG(rmii_rxd1_mfp, 0, 8, 3),\n\tMUX_PG(rmii_rxd0_mfp, 0, 8, 3),\n\tMUX_PG(rmii_ref_clk_mfp, 0, 6, 2),\n\tMUX_PG(i2s_d0_mfp, 0, 5, 1),\n\tMUX_PG(i2s_pcm1_mfp, 0, 3, 2),\n\tMUX_PG(i2s0_pcm0_mfp, 0, 1, 2),\n\tMUX_PG(i2s1_pcm0_mfp, 0, 1, 2),\n\tMUX_PG(i2s_d1_mfp, 0, 0, 1),\n\tMUX_PG(ks_in2_mfp, 1, 29, 3),\n\tMUX_PG(ks_in1_mfp, 1, 29, 3),\n\tMUX_PG(ks_in0_mfp, 1, 29, 3),\n\tMUX_PG(ks_in3_mfp, 1, 26, 3),\n\tMUX_PG(ks_out0_mfp, 1, 26, 3),\n\tMUX_PG(ks_out1_mfp, 1, 26, 3),\n\tMUX_PG(ks_out2_mfp, 1, 23, 3),\n\tMUX_PG(lvds_o_pn_mfp, 1, 21, 2),\n\tMUX_PG(dsi_dn0_mfp, 1, 19, 2),\n\tMUX_PG(dsi_dp2_mfp, 1, 17, 2),\n\tMUX_PG(lcd0_d17_mfp, 1, 14, 3),\n\tMUX_PG(dsi_dp3_mfp, 1, 12, 2),\n\tMUX_PG(dsi_dn3_mfp, 1, 10, 2),\n\tMUX_PG(dsi_dp0_mfp, 1, 7, 3),\n\tMUX_PG(lvds_ee_pn_mfp, 1, 5, 2),\n\tMUX_PG(spi0_i2c_pcm_mfp, 1, 3, 2),\n\tMUX_PG(spi0_i2s_pcm_mfp, 1, 0, 3),\n\tMUX_PG(dsi_dnp1_cp_mfp, 2, 29, 2),\n\tMUX_PG(lvds_e_pn_mfp, 2, 27, 2),\n\tMUX_PG(dsi_dn2_mfp, 2, 24, 3),\n\tMUX_PG(uart2_rtsb_mfp, 2, 23, 1),\n\tMUX_PG(uart2_ctsb_mfp, 2, 22, 1),\n\tMUX_PG(uart3_rtsb_mfp, 2, 21, 1),\n\tMUX_PG(uart3_ctsb_mfp, 2, 20, 1),\n\tMUX_PG(sd0_d0_mfp, 2, 17, 3),\n\tMUX_PG(sd0_d1_mfp, 2, 14, 3),\n\tMUX_PG(sd0_d2_d3_mfp, 2, 11, 3),\n\tMUX_PG(sd1_d0_d3_mfp, 2, 9, 2),\n\tMUX_PG(sd0_cmd_mfp, 2, 7, 2),\n\tMUX_PG(sd0_clk_mfp, 2, 5, 2),\n\tMUX_PG(sd1_cmd_mfp, 2, 3, 2),\n\tMUX_PG(uart0_rx_mfp, 2, 0, 3),\n\tMUX_PG(clko_25m_mfp, 3, 30, 1),\n\tMUX_PG(csi_cn_cp_mfp, 3, 28, 2),\n\tMUX_PG(sens0_ckout_mfp, 3, 22, 2),\n\tMUX_PG(uart0_tx_mfp, 3, 19, 3),\n\tMUX_PG(i2c0_mfp, 3, 16, 3),\n\tMUX_PG(csi_dn_dp_mfp, 3, 14, 2),\n\tMUX_PG(sen0_pclk_mfp, 3, 12, 2),\n\tMUX_PG(pcm1_in_mfp, 3, 10, 2),\n\tMUX_PG(pcm1_clk_mfp, 3, 8, 2),\n\tMUX_PG(pcm1_sync_mfp, 3, 6, 2),\n\tMUX_PG(pcm1_out_mfp, 3, 4, 2),\n\tMUX_PG(dnand_data_wr_mfp, 3, 3, 1),\n\tMUX_PG(dnand_acle_ce0_mfp, 3, 2, 1),\n\tMUX_PG(nand_ceb2_mfp, 3, 0, 2),\n\tMUX_PG(nand_ceb3_mfp, 3, 0, 2),\n\n\tDRV_PG(sirq_drv, 0, 28, 2),\n\tDRV_PG(rmii_txd01_txen_drv, 0, 22, 2),\n\tDRV_PG(rmii_rxer_drv, 0, 20, 2),\n\tDRV_PG(rmii_crs_drv, 0, 18, 2),\n\tDRV_PG(rmii_rxd10_drv, 0, 16, 2),\n\tDRV_PG(rmii_ref_clk_drv, 0, 14, 2),\n\tDRV_PG(smi_mdc_mdio_drv, 0, 12, 2),\n\tDRV_PG(i2s_d0_drv, 0, 10, 2),\n\tDRV_PG(i2s_bclk0_drv, 0, 8, 2),\n\tDRV_PG(i2s3_drv, 0, 6, 2),\n\tDRV_PG(i2s13_drv, 0, 4, 2),\n\tDRV_PG(pcm1_drv, 0, 2, 2),\n\tDRV_PG(ks_in_drv, 0, 0, 2),\n\tDRV_PG(ks_out_drv, 1, 30, 2),\n\tDRV_PG(lvds_all_drv, 1, 28, 2),\n\tDRV_PG(lcd_dsi_drv, 1, 26, 2),\n\tDRV_PG(dsi_drv, 1, 24, 2),\n\tDRV_PG(sd0_d0_d3_drv, 1, 22, 2),\n\tDRV_PG(sd1_d0_d3_drv, 1, 20, 2),\n\tDRV_PG(sd0_cmd_drv, 1, 18, 2),\n\tDRV_PG(sd0_clk_drv, 1, 16, 2),\n\tDRV_PG(sd1_cmd_drv, 1, 14, 2),\n\tDRV_PG(sd1_clk_drv, 1, 12, 2),\n\tDRV_PG(spi0_all_drv, 1, 10, 2),\n\tDRV_PG(uart0_rx_drv, 2, 30, 2),\n\tDRV_PG(uart0_tx_drv, 2, 28, 2),\n\tDRV_PG(uart2_all_drv, 2, 26, 2),\n\tDRV_PG(i2c0_all_drv, 2, 23, 2),\n\tDRV_PG(i2c12_all_drv, 2, 21, 2),\n\tDRV_PG(sens0_pclk_drv, 2, 18, 2),\n\tDRV_PG(sens0_ckout_drv, 2, 12, 2),\n\tDRV_PG(uart3_all_drv, 2, 2, 2),\n};\n\nstatic const char * const nor_groups[] = {\n\t\"lcd0_d18_mfp\",\n\t\"i2s_d0_mfp\",\n\t\"i2s0_pcm0_mfp\",\n\t\"i2s1_pcm0_mfp\",\n\t\"i2s_d1_mfp\",\n\t\"ks_in2_mfp\",\n\t\"ks_in1_mfp\",\n\t\"ks_in0_mfp\",\n\t\"ks_in3_mfp\",\n\t\"ks_out0_mfp\",\n\t\"ks_out1_mfp\",\n\t\"ks_out2_mfp\",\n\t\"lcd0_d17_mfp\",\n\t\"lvds_ee_pn_mfp\",\n\t\"spi0_i2c_pcm_mfp\",\n\t\"spi0_i2s_pcm_mfp\",\n\t\"lvds_e_pn_mfp\",\n\t\"sd0_d0_mfp\",\n\t\"sd0_d1_mfp\",\n\t\"sd0_d2_d3_mfp\",\n\t\"sd1_d0_d3_mfp\",\n\t\"sd0_cmd_mfp\",\n\t\"sd1_cmd_mfp\",\n\t\"sens0_ckout_mfp\",\n\t\"sen0_pclk_mfp\",\n};\n\nstatic const char * const eth_rmii_groups[] = {\n\t\"rmii_crs_dv_mfp\",\n\t\"rmii_txd0_mfp\",\n\t\"rmii_txd1_mfp\",\n\t\"rmii_txen_mfp\",\n\t\"rmii_rxen_mfp\",\n\t\"rmii_rxd1_mfp\",\n\t\"rmii_rxd0_mfp\",\n\t\"rmii_ref_clk_mfp\",\n};\n\nstatic const char * const eth_smii_groups[] = {\n\t\"rmii_crs_dv_mfp\",\n\t\"rmii_txd0_mfp\",\n\t\"rmii_txd1_mfp\",\n\t\"rmii_ref_clk_mfp\",\n};\n\nstatic const char * const spi0_groups[] = {\n\t\"dsi_dn0_mfp\",\n\t\"dsi_dp2_mfp\",\n\t\"dsi_dp0_mfp\",\n\t\"spi0_i2c_pcm_mfp\",\n\t\"spi0_i2s_pcm_mfp\",\n\t\"dsi_dn2_mfp\",\n};\n\nstatic const char * const spi1_groups[] = {\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n\t\"i2c0_mfp\",\n};\n\nstatic const char * const spi2_groups[] = {\n\t\"rmii_crs_dv_mfp\",\n\t\"rmii_txd0_mfp\",\n\t\"rmii_txd1_mfp\",\n\t\"rmii_ref_clk_mfp\",\n\t\"dnand_acle_ce0_mfp\",\n};\n\nstatic const char * const spi3_groups[] = {\n\t\"rmii_txen_mfp\",\n\t\"rmii_rxen_mfp\",\n\t\"rmii_rxd1_mfp\",\n\t\"rmii_rxd0_mfp\",\n};\n\nstatic const char * const sens0_groups[] = {\n\t\"csi_cn_cp_mfp\",\n\t\"sens0_ckout_mfp\",\n\t\"csi_dn_dp_mfp\",\n\t\"sen0_pclk_mfp\",\n};\n\nstatic const char * const sens1_groups[] = {\n\t\"lcd0_d18_mfp\",\n\t\"ks_in2_mfp\",\n\t\"ks_in1_mfp\",\n\t\"ks_in0_mfp\",\n\t\"ks_in3_mfp\",\n\t\"ks_out0_mfp\",\n\t\"ks_out1_mfp\",\n\t\"ks_out2_mfp\",\n\t\"sens0_ckout_mfp\",\n\t\"pcm1_in_mfp\",\n\t\"pcm1_clk_mfp\",\n\t\"pcm1_sync_mfp\",\n\t\"pcm1_out_mfp\",\n};\n\nstatic const char * const uart0_groups[] = {\n\t\"uart2_rtsb_mfp\",\n\t\"uart2_ctsb_mfp\",\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n};\n\nstatic const char * const uart1_groups[] = {\n\t\"sd0_d2_d3_mfp\",\n\t\"i2c0_mfp\",\n};\n\nstatic const char * const uart2_groups[] = {\n\t\"rmii_txen_mfp\",\n\t\"rmii_rxen_mfp\",\n\t\"rmii_rxd1_mfp\",\n\t\"rmii_rxd0_mfp\",\n\t\"dsi_dn0_mfp\",\n\t\"dsi_dp2_mfp\",\n\t\"dsi_dp0_mfp\",\n\t\"dsi_dn2_mfp\",\n\t\"uart2_rtsb_mfp\",\n\t\"uart2_ctsb_mfp\",\n\t\"sd0_d0_mfp\",\n\t\"sd0_d1_mfp\",\n\t\"sd0_d2_d3_mfp\",\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n\t\"i2c0_mfp\",\n};\n\nstatic const char * const uart3_groups[] = {\n\t\"uart3_rtsb_mfp\",\n\t\"uart3_ctsb_mfp\",\n};\n\nstatic const char * const uart4_groups[] = {\n\t\"rmii_crs_dv_mfp\",\n\t\"rmii_ref_clk_mfp\",\n\t\"pcm1_in_mfp\",\n\t\"pcm1_clk_mfp\",\n};\n\nstatic const char * const uart5_groups[] = {\n\t\"rmii_rxd1_mfp\",\n\t\"rmii_rxd0_mfp\",\n\t\"ks_out0_mfp\",\n\t\"ks_out2_mfp\",\n\t\"uart3_rtsb_mfp\",\n\t\"uart3_ctsb_mfp\",\n\t\"sd0_d0_mfp\",\n\t\"sd0_d1_mfp\",\n};\n\nstatic const char * const uart6_groups[] = {\n\t\"rmii_txd0_mfp\",\n\t\"rmii_txd1_mfp\",\n\t\"pcm1_sync_mfp\",\n\t\"pcm1_out_mfp\",\n};\n\nstatic const char * const i2s0_groups[] = {\n\t\"i2s_d0_mfp\",\n\t\"i2s_pcm1_mfp\",\n\t\"i2s0_pcm0_mfp\",\n};\n\nstatic const char * const i2s1_groups[] = {\n\t\"i2s1_pcm0_mfp\",\n\t\"i2s_d1_mfp\",\n\t\"spi0_i2s_pcm_mfp\",\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n};\n\nstatic const char * const pcm1_groups[] = {\n\t\"i2s_pcm1_mfp\",\n\t\"spi0_i2s_pcm_mfp\",\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n\t\"pcm1_in_mfp\",\n\t\"pcm1_clk_mfp\",\n\t\"pcm1_sync_mfp\",\n\t\"pcm1_out_mfp\",\n};\n\nstatic const char * const pcm0_groups[] = {\n\t\"i2s0_pcm0_mfp\",\n\t\"i2s1_pcm0_mfp\",\n\t\"spi0_i2c_pcm_mfp\",\n\t\"spi0_i2s_pcm_mfp\",\n};\n\nstatic const char * const ks_groups[] = {\n\t\"ks_in2_mfp\",\n\t\"ks_in1_mfp\",\n\t\"ks_in0_mfp\",\n\t\"ks_in3_mfp\",\n\t\"ks_out0_mfp\",\n\t\"ks_out1_mfp\",\n\t\"ks_out2_mfp\",\n};\n\nstatic const char * const jtag_groups[] = {\n\t\"ks_in2_mfp\",\n\t\"ks_in1_mfp\",\n\t\"ks_in0_mfp\",\n\t\"ks_in3_mfp\",\n\t\"ks_out1_mfp\",\n\t\"sd0_d0_mfp\",\n\t\"sd0_d2_d3_mfp\",\n\t\"sd0_cmd_mfp\",\n\t\"sd0_clk_mfp\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"ks_in2_mfp\",\n\t\"ks_in0_mfp\",\n\t\"rmii_txen_mfp\",\n\t\"sen0_pclk_mfp\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"rmii_rxen_mfp\",\n\t\"ks_in1_mfp\",\n\t\"ks_in3_mfp\",\n\t\"sens0_ckout_mfp\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"lcd0_d18_mfp\",\n\t\"rmii_rxd1_mfp\",\n\t\"ks_out0_mfp\",\n\t\"ks_out2_mfp\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"rmii_rxd0_mfp\",\n\t\"ks_out1_mfp\",\n\t\"lcd0_d17_mfp\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"lcd0_d18_mfp\",\n\t\"rmii_crs_dv_mfp\",\n\t\"rmii_txd0_mfp\",\n\t\"ks_in0_mfp\",\n\t\"pcm1_in_mfp\",\n\t\"nand_ceb3_mfp\",\n};\n\nstatic const char * const pwm5_groups[] = {\n\t\"rmii_txd1_mfp\",\n\t\"ks_in1_mfp\",\n\t\"pcm1_clk_mfp\",\n\t\"nand_ceb2_mfp\",\n};\n\nstatic const char * const p0_groups[] = {\n\t\"ks_in2_mfp\",\n\t\"ks_in0_mfp\",\n};\n\nstatic const char * const sd0_groups[] = {\n\t\"ks_out0_mfp\",\n\t\"ks_out1_mfp\",\n\t\"ks_out2_mfp\",\n\t\"lcd0_d17_mfp\",\n\t\"dsi_dp3_mfp\",\n\t\"dsi_dp0_mfp\",\n\t\"sd0_d0_mfp\",\n\t\"sd0_d1_mfp\",\n\t\"sd0_d2_d3_mfp\",\n\t\"sd1_d0_d3_mfp\",\n\t\"sd0_cmd_mfp\",\n\t\"sd0_clk_mfp\",\n};\n\nstatic const char * const sd1_groups[] = {\n\t\"dsi_dp2_mfp\",\n\t\"lcd0_d17_mfp\",\n\t\"dsi_dp3_mfp\",\n\t\"dsi_dn3_mfp\",\n\t\"dsi_dnp1_cp_mfp\",\n\t\"dsi_dn2_mfp\",\n\t\"sd1_d0_d3_mfp\",\n\t\"sd1_cmd_mfp\",\n};\n\nstatic const char * const sd2_groups[] = {\n\t\"dnand_data_wr_mfp\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"uart0_rx_mfp\",\n\t\"uart0_tx_mfp\",\n\t\"i2c0_mfp\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c0_mfp\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"spi0_i2c_pcm_mfp\",\n\t\"pcm1_sync_mfp\",\n\t\"pcm1_out_mfp\",\n};\n\nstatic const char * const lvds_groups[] = {\n\t\"lvds_o_pn_mfp\",\n\t\"lvds_ee_pn_mfp\",\n\t\"lvds_e_pn_mfp\",\n};\n\nstatic const char * const ts_groups[] = {\n\t\"lvds_o_pn_mfp\",\n\t\"lvds_ee_pn_mfp\",\n};\n\nstatic const char * const lcd0_groups[] = {\n\t\"lcd0_d18_mfp\",\n\t\"lcd0_d17_mfp\",\n\t\"lvds_o_pn_mfp\",\n\t\"dsi_dp3_mfp\",\n\t\"dsi_dn3_mfp\",\n\t\"lvds_ee_pn_mfp\",\n\t\"dsi_dnp1_cp_mfp\",\n\t\"lvds_e_pn_mfp\",\n};\n\nstatic const char * const usb30_groups[] = {\n\t\"ks_in1_mfp\",\n};\n\nstatic const char * const clko_25m_groups[] = {\n\t\"clko_25m_mfp\",\n};\n\nstatic const char * const mipi_csi_groups[] = {\n\t\"csi_cn_cp_mfp\",\n\t\"csi_dn_dp_mfp\",\n};\n\nstatic const char * const dsi_groups[] = {\n\t\"dsi_dn0_mfp\",\n\t\"dsi_dp2_mfp\",\n\t\"dsi_dp3_mfp\",\n\t\"dsi_dn3_mfp\",\n\t\"dsi_dp0_mfp\",\n\t\"dsi_dnp1_cp_mfp\",\n\t\"dsi_dn2_mfp\",\n};\n\nstatic const char * const nand_groups[] = {\n\t\"dnand_data_wr_mfp\",\n\t\"dnand_acle_ce0_mfp\",\n\t\"nand_ceb2_mfp\",\n\t\"nand_ceb3_mfp\",\n};\n\nstatic const char * const spdif_groups[] = {\n\t\"uart0_tx_mfp\",\n};\n\nstatic const struct owl_pinmux_func s500_functions[] = {\n\t[S500_MUX_NOR] = FUNCTION(nor),\n\t[S500_MUX_ETH_RMII] = FUNCTION(eth_rmii),\n\t[S500_MUX_ETH_SMII] = FUNCTION(eth_smii),\n\t[S500_MUX_SPI0] = FUNCTION(spi0),\n\t[S500_MUX_SPI1] = FUNCTION(spi1),\n\t[S500_MUX_SPI2] = FUNCTION(spi2),\n\t[S500_MUX_SPI3] = FUNCTION(spi3),\n\t[S500_MUX_SENS0] = FUNCTION(sens0),\n\t[S500_MUX_SENS1] = FUNCTION(sens1),\n\t[S500_MUX_UART0] = FUNCTION(uart0),\n\t[S500_MUX_UART1] = FUNCTION(uart1),\n\t[S500_MUX_UART2] = FUNCTION(uart2),\n\t[S500_MUX_UART3] = FUNCTION(uart3),\n\t[S500_MUX_UART4] = FUNCTION(uart4),\n\t[S500_MUX_UART5] = FUNCTION(uart5),\n\t[S500_MUX_UART6] = FUNCTION(uart6),\n\t[S500_MUX_I2S0] = FUNCTION(i2s0),\n\t[S500_MUX_I2S1] = FUNCTION(i2s1),\n\t[S500_MUX_PCM1] = FUNCTION(pcm1),\n\t[S500_MUX_PCM0] = FUNCTION(pcm0),\n\t[S500_MUX_KS] = FUNCTION(ks),\n\t[S500_MUX_JTAG] = FUNCTION(jtag),\n\t[S500_MUX_PWM0] = FUNCTION(pwm0),\n\t[S500_MUX_PWM1] = FUNCTION(pwm1),\n\t[S500_MUX_PWM2] = FUNCTION(pwm2),\n\t[S500_MUX_PWM3] = FUNCTION(pwm3),\n\t[S500_MUX_PWM4] = FUNCTION(pwm4),\n\t[S500_MUX_PWM5] = FUNCTION(pwm5),\n\t[S500_MUX_P0] = FUNCTION(p0),\n\t[S500_MUX_SD0] = FUNCTION(sd0),\n\t[S500_MUX_SD1] = FUNCTION(sd1),\n\t[S500_MUX_SD2] = FUNCTION(sd2),\n\t[S500_MUX_I2C0] = FUNCTION(i2c0),\n\t[S500_MUX_I2C1] = FUNCTION(i2c1),\n\t \n\t[S500_MUX_I2C3] = FUNCTION(i2c3),\n\t[S500_MUX_DSI] = FUNCTION(dsi),\n\t[S500_MUX_LVDS] = FUNCTION(lvds),\n\t[S500_MUX_USB30] = FUNCTION(usb30),\n\t[S500_MUX_CLKO_25M] = FUNCTION(clko_25m),\n\t[S500_MUX_MIPI_CSI] = FUNCTION(mipi_csi),\n\t[S500_MUX_NAND] = FUNCTION(nand),\n\t[S500_MUX_SPDIF] = FUNCTION(spdif),\n\t \n\t \n\t \n\t[S500_MUX_TS] = FUNCTION(ts),\n\t[S500_MUX_LCD0] = FUNCTION(lcd0),\n};\n\n \nstatic PAD_ST_CONF(I2C0_SDATA, 0, 30, 1);\nstatic PAD_ST_CONF(UART0_RX, 0, 29, 1);\nstatic PAD_ST_CONF(I2S_MCLK1, 0, 23, 1);\nstatic PAD_ST_CONF(ETH_REF_CLK, 0, 22, 1);\nstatic PAD_ST_CONF(ETH_TXEN, 0, 21, 1);\nstatic PAD_ST_CONF(ETH_TXD0, 0, 20, 1);\nstatic PAD_ST_CONF(I2S_LRCLK1, 0, 19, 1);\nstatic PAD_ST_CONF(DSI_DP0, 0, 16, 1);\nstatic PAD_ST_CONF(DSI_DN0, 0, 15, 1);\nstatic PAD_ST_CONF(UART0_TX, 0, 14, 1);\nstatic PAD_ST_CONF(SPI0_SCLK, 0, 13, 1);\nstatic PAD_ST_CONF(SD0_CLK, 0, 12, 1);\nstatic PAD_ST_CONF(KS_IN0, 0, 11, 1);\nstatic PAD_ST_CONF(SENSOR0_PCLK, 0, 9, 1);\nstatic PAD_ST_CONF(I2C0_SCLK, 0, 7, 1);\nstatic PAD_ST_CONF(KS_OUT0, 0, 6, 1);\nstatic PAD_ST_CONF(KS_OUT1, 0, 5, 1);\nstatic PAD_ST_CONF(KS_OUT2, 0, 4, 1);\n\n \nstatic PAD_ST_CONF(DSI_DP2, 1, 31, 1);\nstatic PAD_ST_CONF(DSI_DN2, 1, 30, 1);\nstatic PAD_ST_CONF(I2S_LRCLK0, 1, 29, 1);\nstatic PAD_ST_CONF(UART3_CTSB, 1, 27, 1);\nstatic PAD_ST_CONF(UART3_RTSB, 1, 26, 1);\nstatic PAD_ST_CONF(UART3_RX, 1, 25, 1);\nstatic PAD_ST_CONF(UART2_RTSB, 1, 24, 1);\nstatic PAD_ST_CONF(UART2_CTSB, 1, 23, 1);\nstatic PAD_ST_CONF(UART2_RX, 1, 22, 1);\nstatic PAD_ST_CONF(ETH_RXD0, 1, 21, 1);\nstatic PAD_ST_CONF(ETH_RXD1, 1, 20, 1);\nstatic PAD_ST_CONF(ETH_CRS_DV, 1, 19, 1);\nstatic PAD_ST_CONF(ETH_RXER, 1, 18, 1);\nstatic PAD_ST_CONF(ETH_TXD1, 1, 17, 1);\nstatic PAD_ST_CONF(LVDS_OAP, 1, 12, 1);\nstatic PAD_ST_CONF(PCM1_CLK, 1, 11, 1);\nstatic PAD_ST_CONF(PCM1_IN, 1, 10, 1);\nstatic PAD_ST_CONF(PCM1_SYNC, 1, 9, 1);\nstatic PAD_ST_CONF(I2C1_SCLK, 1, 8, 1);\nstatic PAD_ST_CONF(I2C1_SDATA, 1, 7, 1);\nstatic PAD_ST_CONF(I2C2_SCLK, 1, 6, 1);\nstatic PAD_ST_CONF(I2C2_SDATA, 1, 5, 1);\nstatic PAD_ST_CONF(SPI0_MOSI, 1, 4, 1);\nstatic PAD_ST_CONF(SPI0_MISO, 1, 3, 1);\nstatic PAD_ST_CONF(SPI0_SS, 1, 2, 1);\nstatic PAD_ST_CONF(I2S_BCLK0, 1, 1, 1);\nstatic PAD_ST_CONF(I2S_MCLK0, 1, 0, 1);\n\n \nstatic PAD_PULLCTL_CONF(PCM1_SYNC, 0, 30, 1);\nstatic PAD_PULLCTL_CONF(PCM1_OUT, 0, 29, 1);\nstatic PAD_PULLCTL_CONF(KS_OUT2, 0, 28, 1);\nstatic PAD_PULLCTL_CONF(LCD0_D17, 0, 27, 1);\nstatic PAD_PULLCTL_CONF(DSI_DN3, 0, 26, 1);\nstatic PAD_PULLCTL_CONF(ETH_RXER, 0, 16, 1);\nstatic PAD_PULLCTL_CONF(SIRQ0, 0, 14, 2);\nstatic PAD_PULLCTL_CONF(SIRQ1, 0, 12, 2);\nstatic PAD_PULLCTL_CONF(SIRQ2, 0, 10, 2);\nstatic PAD_PULLCTL_CONF(I2C0_SDATA, 0, 9, 1);\nstatic PAD_PULLCTL_CONF(I2C0_SCLK, 0, 8, 1);\nstatic PAD_PULLCTL_CONF(KS_IN0, 0, 7, 1);\nstatic PAD_PULLCTL_CONF(KS_IN1, 0, 6, 1);\nstatic PAD_PULLCTL_CONF(KS_IN2, 0, 5, 1);\nstatic PAD_PULLCTL_CONF(KS_IN3, 0, 4, 1);\nstatic PAD_PULLCTL_CONF(KS_OUT0, 0, 2, 1);\nstatic PAD_PULLCTL_CONF(KS_OUT1, 0, 1, 1);\nstatic PAD_PULLCTL_CONF(DSI_DP1, 0, 0, 1);\n\n \nstatic PAD_PULLCTL_CONF(DSI_CP, 1, 31, 1);\nstatic PAD_PULLCTL_CONF(DSI_CN, 1, 30, 1);\nstatic PAD_PULLCTL_CONF(DSI_DN2, 1, 28, 1);\nstatic PAD_PULLCTL_CONF(DNAND_RDBN, 1, 25, 1);\nstatic PAD_PULLCTL_CONF(SD0_D0, 1, 17, 1);\nstatic PAD_PULLCTL_CONF(SD0_D1, 1, 16, 1);\nstatic PAD_PULLCTL_CONF(SD0_D2, 1, 15, 1);\nstatic PAD_PULLCTL_CONF(SD0_D3, 1, 14, 1);\nstatic PAD_PULLCTL_CONF(SD0_CMD, 1, 13, 1);\nstatic PAD_PULLCTL_CONF(SD0_CLK, 1, 12, 1);\nstatic PAD_PULLCTL_CONF(SD1_CMD, 1, 11, 1);\nstatic PAD_PULLCTL_CONF(SD1_D0, 1, 6, 1);\nstatic PAD_PULLCTL_CONF(SD1_D1, 1, 5, 1);\nstatic PAD_PULLCTL_CONF(SD1_D2, 1, 4, 1);\nstatic PAD_PULLCTL_CONF(SD1_D3, 1, 3, 1);\nstatic PAD_PULLCTL_CONF(UART0_RX, 1, 2, 1);\nstatic PAD_PULLCTL_CONF(UART0_TX, 1, 1, 1);\nstatic PAD_PULLCTL_CONF(CLKO_25M, 1, 0, 1);\n\n \nstatic PAD_PULLCTL_CONF(SPI0_SCLK, 2, 12, 1);\nstatic PAD_PULLCTL_CONF(SPI0_MOSI, 2, 11, 1);\nstatic PAD_PULLCTL_CONF(I2C1_SDATA, 2, 10, 1);\nstatic PAD_PULLCTL_CONF(I2C1_SCLK, 2, 9, 1);\nstatic PAD_PULLCTL_CONF(I2C2_SDATA, 2, 8, 1);\nstatic PAD_PULLCTL_CONF(I2C2_SCLK, 2, 7, 1);\nstatic PAD_PULLCTL_CONF(DNAND_DQSN, 2, 5, 2);\nstatic PAD_PULLCTL_CONF(DNAND_DQS, 2, 3, 2);\nstatic PAD_PULLCTL_CONF(DNAND_D0, 2, 2, 1);\nstatic PAD_PULLCTL_CONF(DNAND_D1, 2, 2, 1);\nstatic PAD_PULLCTL_CONF(DNAND_D2, 2, 2, 1);\nstatic PAD_PULLCTL_CONF(DNAND_D3, 2, 2, 1);\nstatic PAD_PULLCTL_CONF(DNAND_D4, 2, 2, 1);\nstatic PAD_PULLCTL_CONF(DNAND_D5, 2, 2, 1);\nstatic PAD_PULLCTL_CONF(DNAND_D6, 2, 2, 1);\nstatic PAD_PULLCTL_CONF(DNAND_D7, 2, 2, 1);\n\n \nstatic const struct owl_padinfo s500_padinfo[NUM_PADS] = {\n\t[DNAND_DQS] = PAD_INFO_PULLCTL(DNAND_DQS),\n\t[DNAND_DQSN] = PAD_INFO_PULLCTL(DNAND_DQSN),\n\t[ETH_TXD0] = PAD_INFO_ST(ETH_TXD0),\n\t[ETH_TXD1] = PAD_INFO_ST(ETH_TXD1),\n\t[ETH_TXEN] = PAD_INFO_ST(ETH_TXEN),\n\t[ETH_RXER] = PAD_INFO_PULLCTL_ST(ETH_RXER),\n\t[ETH_CRS_DV] = PAD_INFO_ST(ETH_CRS_DV),\n\t[ETH_RXD1] = PAD_INFO_ST(ETH_RXD1),\n\t[ETH_RXD0] = PAD_INFO_ST(ETH_RXD0),\n\t[ETH_REF_CLK] = PAD_INFO_ST(ETH_REF_CLK),\n\t[ETH_MDC] = PAD_INFO(ETH_MDC),\n\t[ETH_MDIO] = PAD_INFO(ETH_MDIO),\n\t[SIRQ0] = PAD_INFO_PULLCTL(SIRQ0),\n\t[SIRQ1] = PAD_INFO_PULLCTL(SIRQ1),\n\t[SIRQ2] = PAD_INFO_PULLCTL(SIRQ2),\n\t[I2S_D0] = PAD_INFO(I2S_D0),\n\t[I2S_BCLK0] = PAD_INFO_ST(I2S_BCLK0),\n\t[I2S_LRCLK0] = PAD_INFO_ST(I2S_LRCLK0),\n\t[I2S_MCLK0] = PAD_INFO_ST(I2S_MCLK0),\n\t[I2S_D1] = PAD_INFO(I2S_D1),\n\t[I2S_BCLK1] = PAD_INFO(I2S_BCLK1),\n\t[I2S_LRCLK1] = PAD_INFO_ST(I2S_LRCLK1),\n\t[I2S_MCLK1] = PAD_INFO_ST(I2S_MCLK1),\n\t[KS_IN0] = PAD_INFO_PULLCTL_ST(KS_IN0),\n\t[KS_IN1] = PAD_INFO_PULLCTL(KS_IN1),\n\t[KS_IN2] = PAD_INFO_PULLCTL(KS_IN2),\n\t[KS_IN3] = PAD_INFO_PULLCTL(KS_IN3),\n\t[KS_OUT0] = PAD_INFO_PULLCTL_ST(KS_OUT0),\n\t[KS_OUT1] = PAD_INFO_PULLCTL_ST(KS_OUT1),\n\t[KS_OUT2] = PAD_INFO_PULLCTL_ST(KS_OUT2),\n\t[LVDS_OEP] = PAD_INFO(LVDS_OEP),\n\t[LVDS_OEN] = PAD_INFO(LVDS_OEN),\n\t[LVDS_ODP] = PAD_INFO(LVDS_ODP),\n\t[LVDS_ODN] = PAD_INFO(LVDS_ODN),\n\t[LVDS_OCP] = PAD_INFO(LVDS_OCP),\n\t[LVDS_OCN] = PAD_INFO(LVDS_OCN),\n\t[LVDS_OBP] = PAD_INFO(LVDS_OBP),\n\t[LVDS_OBN] = PAD_INFO(LVDS_OBN),\n\t[LVDS_OAP] = PAD_INFO_ST(LVDS_OAP),\n\t[LVDS_OAN] = PAD_INFO(LVDS_OAN),\n\t[LVDS_EEP] = PAD_INFO(LVDS_EEP),\n\t[LVDS_EEN] = PAD_INFO(LVDS_EEN),\n\t[LVDS_EDP] = PAD_INFO(LVDS_EDP),\n\t[LVDS_EDN] = PAD_INFO(LVDS_EDN),\n\t[LVDS_ECP] = PAD_INFO(LVDS_ECP),\n\t[LVDS_ECN] = PAD_INFO(LVDS_ECN),\n\t[LVDS_EBP] = PAD_INFO(LVDS_EBP),\n\t[LVDS_EBN] = PAD_INFO(LVDS_EBN),\n\t[LVDS_EAP] = PAD_INFO(LVDS_EAP),\n\t[LVDS_EAN] = PAD_INFO(LVDS_EAN),\n\t[LCD0_D18] = PAD_INFO(LCD0_D18),\n\t[LCD0_D17] = PAD_INFO_PULLCTL(LCD0_D17),\n\t[DSI_DP3] = PAD_INFO(DSI_DP3),\n\t[DSI_DN3] = PAD_INFO_PULLCTL(DSI_DN3),\n\t[DSI_DP1] = PAD_INFO_PULLCTL(DSI_DP1),\n\t[DSI_DN1] = PAD_INFO(DSI_DN1),\n\t[DSI_CP] = PAD_INFO_PULLCTL(DSI_CP),\n\t[DSI_CN] = PAD_INFO_PULLCTL(DSI_CN),\n\t[DSI_DP0] = PAD_INFO_ST(DSI_DP0),\n\t[DSI_DN0] = PAD_INFO_ST(DSI_DN0),\n\t[DSI_DP2] = PAD_INFO_ST(DSI_DP2),\n\t[DSI_DN2] = PAD_INFO_PULLCTL_ST(DSI_DN2),\n\t[SD0_D0] = PAD_INFO_PULLCTL(SD0_D0),\n\t[SD0_D1] = PAD_INFO_PULLCTL(SD0_D1),\n\t[SD0_D2] = PAD_INFO_PULLCTL(SD0_D2),\n\t[SD0_D3] = PAD_INFO_PULLCTL(SD0_D3),\n\t[SD1_D0] = PAD_INFO_PULLCTL(SD1_D0),\n\t[SD1_D1] = PAD_INFO_PULLCTL(SD1_D1),\n\t[SD1_D2] = PAD_INFO_PULLCTL(SD1_D2),\n\t[SD1_D3] = PAD_INFO_PULLCTL(SD1_D3),\n\t[SD0_CMD] = PAD_INFO_PULLCTL(SD0_CMD),\n\t[SD0_CLK] = PAD_INFO_PULLCTL_ST(SD0_CLK),\n\t[SD1_CMD] = PAD_INFO_PULLCTL(SD1_CMD),\n\t[SD1_CLK] = PAD_INFO(SD1_CLK),\n\t[SPI0_SCLK] = PAD_INFO_PULLCTL_ST(SPI0_SCLK),\n\t[SPI0_SS] = PAD_INFO_ST(SPI0_SS),\n\t[SPI0_MISO] = PAD_INFO_ST(SPI0_MISO),\n\t[SPI0_MOSI] = PAD_INFO_PULLCTL_ST(SPI0_MOSI),\n\t[UART0_RX] = PAD_INFO_PULLCTL_ST(UART0_RX),\n\t[UART0_TX] = PAD_INFO_PULLCTL_ST(UART0_TX),\n\t[I2C0_SCLK] = PAD_INFO_PULLCTL_ST(I2C0_SCLK),\n\t[I2C0_SDATA] = PAD_INFO_PULLCTL_ST(I2C0_SDATA),\n\t[SENSOR0_PCLK] = PAD_INFO_ST(SENSOR0_PCLK),\n\t[SENSOR0_CKOUT] = PAD_INFO(SENSOR0_CKOUT),\n\t[DNAND_ALE] = PAD_INFO(DNAND_ALE),\n\t[DNAND_CLE] = PAD_INFO(DNAND_CLE),\n\t[DNAND_CEB0] = PAD_INFO(DNAND_CEB0),\n\t[DNAND_CEB1] = PAD_INFO(DNAND_CEB1),\n\t[DNAND_CEB2] = PAD_INFO(DNAND_CEB2),\n\t[DNAND_CEB3] = PAD_INFO(DNAND_CEB3),\n\t[UART2_RX] = PAD_INFO_ST(UART2_RX),\n\t[UART2_TX] = PAD_INFO(UART2_TX),\n\t[UART2_RTSB] = PAD_INFO_ST(UART2_RTSB),\n\t[UART2_CTSB] = PAD_INFO_ST(UART2_CTSB),\n\t[UART3_RX] = PAD_INFO_ST(UART3_RX),\n\t[UART3_TX] = PAD_INFO(UART3_TX),\n\t[UART3_RTSB] = PAD_INFO_ST(UART3_RTSB),\n\t[UART3_CTSB] = PAD_INFO_ST(UART3_CTSB),\n\t[PCM1_IN] = PAD_INFO_ST(PCM1_IN),\n\t[PCM1_CLK] = PAD_INFO_ST(PCM1_CLK),\n\t[PCM1_SYNC] = PAD_INFO_PULLCTL_ST(PCM1_SYNC),\n\t[PCM1_OUT] = PAD_INFO_PULLCTL(PCM1_OUT),\n\t[I2C1_SCLK] = PAD_INFO_PULLCTL_ST(I2C1_SCLK),\n\t[I2C1_SDATA] = PAD_INFO_PULLCTL_ST(I2C1_SDATA),\n\t[I2C2_SCLK] = PAD_INFO_PULLCTL_ST(I2C2_SCLK),\n\t[I2C2_SDATA] = PAD_INFO_PULLCTL_ST(I2C2_SDATA),\n\t[CSI_DN0] = PAD_INFO(CSI_DN0),\n\t[CSI_DP0] = PAD_INFO(CSI_DP0),\n\t[CSI_DN1] = PAD_INFO(CSI_DN1),\n\t[CSI_DP1] = PAD_INFO(CSI_DP1),\n\t[CSI_CN] = PAD_INFO(CSI_CN),\n\t[CSI_CP] = PAD_INFO(CSI_CP),\n\t[CSI_DN2] = PAD_INFO(CSI_DN2),\n\t[CSI_DP2] = PAD_INFO(CSI_DP2),\n\t[CSI_DN3] = PAD_INFO(CSI_DN3),\n\t[CSI_DP3] = PAD_INFO(CSI_DP3),\n\t[DNAND_D0] = PAD_INFO_PULLCTL(DNAND_D0),\n\t[DNAND_D1] = PAD_INFO_PULLCTL(DNAND_D1),\n\t[DNAND_D2] = PAD_INFO_PULLCTL(DNAND_D2),\n\t[DNAND_D3] = PAD_INFO_PULLCTL(DNAND_D3),\n\t[DNAND_D4] = PAD_INFO_PULLCTL(DNAND_D4),\n\t[DNAND_D5] = PAD_INFO_PULLCTL(DNAND_D5),\n\t[DNAND_D6] = PAD_INFO_PULLCTL(DNAND_D6),\n\t[DNAND_D7] = PAD_INFO_PULLCTL(DNAND_D7),\n\t[DNAND_WRB] = PAD_INFO(DNAND_WRB),\n\t[DNAND_RDB] = PAD_INFO(DNAND_RDB),\n\t[DNAND_RDBN] = PAD_INFO_PULLCTL(DNAND_RDBN),\n\t[DNAND_RB] = PAD_INFO(DNAND_RB),\n\t[PORB] = PAD_INFO(PORB),\n\t[CLKO_25M] = PAD_INFO_PULLCTL(CLKO_25M),\n\t[BSEL] = PAD_INFO(BSEL),\n\t[PKG0] = PAD_INFO(PKG0),\n\t[PKG1] = PAD_INFO(PKG1),\n\t[PKG2] = PAD_INFO(PKG2),\n\t[PKG3] = PAD_INFO(PKG3),\n};\n\nstatic const struct owl_gpio_port s500_gpio_ports[] = {\n\tOWL_GPIO_PORT(A, 0x0000, 32, 0x0, 0x4, 0x8, 0x204, 0x208, 0x20C, 0x230, 0),\n\tOWL_GPIO_PORT(B, 0x000C, 32, 0x0, 0x4, 0x8, 0x1F8, 0x204, 0x208, 0x22C, 1),\n\tOWL_GPIO_PORT(C, 0x0018, 32, 0x0, 0x4, 0x8, 0x1EC, 0x200, 0x204, 0x228, 2),\n\tOWL_GPIO_PORT(D, 0x0024, 32, 0x0, 0x4, 0x8, 0x1E0, 0x1FC, 0x200, 0x224, 3),\n\tOWL_GPIO_PORT(E, 0x0030,  4, 0x0, 0x4, 0x8, 0x1D4, 0x1F8, 0x1FC, 0x220, 4),\n};\n\nenum s500_pinconf_pull {\n\tOWL_PINCONF_PULL_DOWN,\n\tOWL_PINCONF_PULL_UP,\n};\n\nstatic int s500_pad_pinconf_arg2val(const struct owl_padinfo *info,\n\t\t\t\t    unsigned int param, u32 *arg)\n{\n\tswitch (param) {\n\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\t*arg = OWL_PINCONF_PULL_DOWN;\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\t*arg = OWL_PINCONF_PULL_UP;\n\t\tbreak;\n\tcase PIN_CONFIG_INPUT_SCHMITT_ENABLE:\n\t\t*arg = (*arg >= 1 ? 1 : 0);\n\t\tbreak;\n\tdefault:\n\t\treturn -EOPNOTSUPP;\n\t}\n\n\treturn 0;\n}\n\nstatic int s500_pad_pinconf_val2arg(const struct owl_padinfo *padinfo,\n\t\t\t\t    unsigned int param, u32 *arg)\n{\n\tswitch (param) {\n\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\t*arg = *arg == OWL_PINCONF_PULL_DOWN;\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\t*arg = *arg == OWL_PINCONF_PULL_UP;\n\t\tbreak;\n\tcase PIN_CONFIG_INPUT_SCHMITT_ENABLE:\n\t\t*arg = *arg == 1;\n\t\tbreak;\n\tdefault:\n\t\treturn -EOPNOTSUPP;\n\t}\n\n\treturn 0;\n}\n\nstatic struct owl_pinctrl_soc_data s500_pinctrl_data = {\n\t.padinfo = s500_padinfo,\n\t.pins = (const struct pinctrl_pin_desc *)s500_pads,\n\t.npins = ARRAY_SIZE(s500_pads),\n\t.functions = s500_functions,\n\t.nfunctions = ARRAY_SIZE(s500_functions),\n\t.groups = s500_groups,\n\t.ngroups = ARRAY_SIZE(s500_groups),\n\t.ngpios = NUM_GPIOS,\n\t.ports = s500_gpio_ports,\n\t.nports = ARRAY_SIZE(s500_gpio_ports),\n\t.padctl_arg2val = s500_pad_pinconf_arg2val,\n\t.padctl_val2arg = s500_pad_pinconf_val2arg,\n};\n\nstatic int s500_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn owl_pinctrl_probe(pdev, &s500_pinctrl_data);\n}\n\nstatic const struct of_device_id s500_pinctrl_of_match[] = {\n\t{ .compatible = \"actions,s500-pinctrl\", },\n\t{ }\n};\n\nstatic struct platform_driver s500_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"pinctrl-s500\",\n\t\t.of_match_table = of_match_ptr(s500_pinctrl_of_match),\n\t},\n\t.probe = s500_pinctrl_probe,\n};\n\nstatic int __init s500_pinctrl_init(void)\n{\n\treturn platform_driver_register(&s500_pinctrl_driver);\n}\narch_initcall(s500_pinctrl_init);\n\nstatic void __exit s500_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&s500_pinctrl_driver);\n}\nmodule_exit(s500_pinctrl_exit);\n\nMODULE_AUTHOR(\"Actions Semi Inc.\");\nMODULE_AUTHOR(\"Cristian Ciocaltea <cristian.ciocaltea@gmail.com>\");\nMODULE_DESCRIPTION(\"Actions Semi S500 SoC Pinctrl Driver\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}