parent	,	V_12
tx_buf	,	V_34
speed_reg	,	V_14
DATA_REG	,	V_27
chip_select	,	V_19
tx	,	V_29
__iomem	,	T_1
dev_dbg	,	F_9
bus_num	,	V_54
spi_master_put	,	F_26
JCORE_SPI_STAT_BUSY	,	V_4
hw	,	V_7
pdev	,	V_38
spi_master	,	V_23
dev	,	V_11
len	,	V_31
u32	,	T_2
jcore_spi_probe	,	F_13
SPI_CPHA	,	V_50
id	,	V_55
devm_spi_register_master	,	F_25
jcore_spi_wait	,	F_1
res	,	V_43
"timeout waiting to program ctrl reg.\n"	,	L_1
clk	,	V_44
resource	,	V_42
spi_transfer	,	V_24
"ref_clk"	,	L_4
count	,	V_32
clk_enable	,	F_22
"speed=%d reg=0x%x\n"	,	L_3
rx_buf	,	V_35
exit_busy	,	V_57
spi	,	V_16
clk_get_rate	,	F_23
node	,	V_40
SPI_CS_HIGH	,	V_51
cs_reg	,	V_13
EREMOTEIO	,	V_36
csbit	,	V_18
name	,	V_59
of_node	,	V_41
platform_get_resource	,	F_16
SPI_CPOL	,	V_49
spi_master_get_devdata	,	F_8
platform_set_drvdata	,	F_15
ENODEV	,	V_46
rx	,	V_30
jcore_spi_baudrate	,	F_10
device_node	,	V_39
ctrl_reg	,	V_1
timeout	,	V_2
speed	,	V_20
jcore_spi_txrx	,	F_11
dev_err	,	F_5
transfer_one	,	V_52
EBUSY	,	V_5
mode_bits	,	V_48
"could not enable ref_clk\n"	,	L_5
data_reg	,	V_26
xmit	,	V_28
num_chipselect	,	V_47
devm_ioremap_nocache	,	F_19
IORESOURCE_MEM	,	V_56
value	,	V_17
CTRL_REG	,	V_9
readl	,	F_2
devm_clk_get	,	F_20
err	,	V_45
writel	,	F_6
spi_finalize_current_transfer	,	F_12
start	,	V_58
dev_warn	,	F_24
jcore_spi_program	,	F_4
spi_device	,	V_15
master	,	V_10
set_cs	,	V_53
IS_ERR_OR_NULL	,	F_21
JCORE_SPI_CTRL_XMIT	,	V_33
resource_size	,	F_18
speed_hz	,	V_21
jcore_spi	,	V_6
t	,	V_25
devm_request_mem_region	,	F_17
JCORE_SPI_WAIT_RDY_MAX_LOOP	,	V_3
"chipselect %d\n"	,	L_2
jcore_spi_chipsel	,	F_7
clock_freq	,	V_22
platform_device	,	V_37
JCORE_SPI_CTRL_CS_BITS	,	V_60
cpu_relax	,	F_3
base	,	V_8
spi_alloc_master	,	F_14
