Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 5 ns : File "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/Baugh_Wooley_Multipler/Baugh_Wooley_Multipler.srcs/sim_1/new/bwm_tb.v" Line 31
