# ğŸ”§ RTL Design and Synthesis using Sky130 PDK

A complete hands-on journey into RTL design â€” starting from Verilog fundamentals to synthesis and optimization. The repository is organized into day-wise modules, each containing exercises, lab files, and supporting notes.

<p align="center">
  <img src="https://img.shields.io/badge/RISC--V-Workshop-blue?logo=riscv&logoColor=white" />
  <img src="https://img.shields.io/badge/VSD-Program-orange" />
  <img src="https://img.shields.io/badge/Open--Source-Journey-success?logo=opensourceinitiative&logoColor=white" />
</p>
---

## ğŸ“– Contents

* [About the Workshop](#about-the-workshop)
* [Prerequisites](#prerequisites)
* [Workshop Roadmap](#workshop-roadmap)
* [License](#license)
* [Acknowledgements](#acknowledgements)

---

## ğŸ“˜ About the Workshop

This workshop is designed for students, enthusiasts, and engineers interested in:

* Writing and simulating Verilog RTL
* Functional verification and waveform analysis using **Icarus Verilog** and **GTKWave**
* Performing **logic synthesis with Yosys** and the **Sky130 open-source PDK**
* Exploring digital design concepts including:

  * Testbenches and verification flow
  * Timing libraries and standard cell models
  * Verilog coding techniques for flip-flops
  * Synthesis-driven design and optimization

---

## ğŸ› ï¸ Prerequisites

The following background and setup are recommended:

* Basic knowledge of digital logic (gates, flip-flops, multiplexers, etc.)
* Familiarity with Linux shell commands
* A Linux machine (or WSL for Windows/macOS users)
* Installed tools: `git`, `iverilog`, `gtkwave`, `yosys`, and a text/code editor

---

## ğŸ—‚ï¸ Workshop Roadmap

The workshop is divided into multiple days, each with a dedicated folder and README:

* **Day 1** â†’ RTL design introduction & synthesis basics
* **Day 2** â†’ Timing libraries, synthesis flow, and flip-flop coding techniques
* **Day 3** â†’ Combinational and sequential logic optimization
* **Day 4** â†’ Gate-level simulation (GLS), blocking vs. non-blocking, synthesis-simulation mismatch
* **Day 5** â†’ Optimization strategies in synthesis

Each day includes:
âœ”ï¸ Concept explanations  
âœ”ï¸ Step-by-step lab exercises with Verilog code  
âœ”ï¸ Screenshots and waveform analysis  
âœ”ï¸ Practical design best practices

---

## ğŸ“œ License

This project is licensed under the **Creative Commons Attribution 4.0 International License (CC BY 4.0)**.

---

## ğŸ™ Acknowledgements

Special thanks to:

* [**Shon Taware**](https://www.linkedin.com/in/shon-taware/details/skills/) for RTL design insights  
* [**Kunal Ghosh**](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) for leading open-source VLSI education initiatives  
* Open-source contributors of **Yosys**, **Sky130 PDK**, and related tools  

ğŸ‘¨â€ğŸ’» Author: *Aryansh Mehrotra*
