{"file": {"path": "/Users/isaacvanorman/AI-local/xu-lab-decks/data/samples/t-MoTe2-D2.pptx"}, "file_meta": {"date_iso": null, "mtime_iso": "2025-11-03"}, "slide_index": 0, "text": "tMoTe2 transport Yifan D2\nTarget 12.15\nLoad 2024.12.20", "images": []}
{"file": {"path": "/Users/isaacvanorman/AI-local/xu-lab-decks/data/samples/t-MoTe2-D2.pptx"}, "file_meta": {"date_iso": null, "mtime_iso": "2025-11-03"}, "slide_index": 1, "text": "Pt backgate(Ti/Pt 2/7 nm)\nFabrication process\ntMoTe2\nTransfer hBN (2.5 nm)  + tMoTe2& AFM clean\nBefore\nAfter\nPt contact gate + Au pads(Ti/Pt 2/9 nm + Cr/Au 7/110 nm)& AFM clean\nAfter\nTransfer hBN(9nm)+Gr+hBN(4nm) Top gate stack\nGraphite\nBN\nAfter\nafter\nBefore", "images": ["/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_001_img_f0bc0898.jpg", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_001_img_67eb89cb.png", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_001_img_6393628a.jpg", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_001_img_710076b1.jpg", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_001_img_4153080f.jpg", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_001_img_e1bbf02f.wmf"]}
{"file": {"path": "/Users/isaacvanorman/AI-local/xu-lab-decks/data/samples/t-MoTe2-D2.pptx"}, "file_meta": {"date_iso": null, "mtime_iso": "2025-11-03"}, "slide_index": 2, "text": "Cracks that we did not notice before", "images": []}
{"file": {"path": "/Users/isaacvanorman/AI-local/xu-lab-decks/data/samples/t-MoTe2-D2.pptx"}, "file_meta": {"date_iso": null, "mtime_iso": "2025-11-03"}, "slide_index": 3, "text": "Microscope image + contact configuration\nBG\nTG\nCG 1\nTG\nBG\nCG1\nCG2\nCG2", "images": ["/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_003_img_a3277309.jpg", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_003_img_bd75abbc.jpg"]}
{"file": {"path": "/Users/isaacvanorman/AI-local/xu-lab-decks/data/samples/t-MoTe2-D2.pptx"}, "file_meta": {"date_iso": null, "mtime_iso": "2025-11-03"}, "slide_index": 4, "text": "Gate Leakage Test\nTG = 8.5 nm\nBG = 15 nm\nCG = 3.7 nm\nBG= -5.45V 0.32 V/nm\nTG= -5.0V 0.77 V/nm\nCG1= -2.6 V 0.7V/nm\nCG2= -2.4 V0.65V/nm\nThe thickness of the BN might ne seriously wrong!", "images": ["/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_004_img_a08f4b81.png", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_004_img_d6be895f.png", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_004_img_e6d43005.png", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_004_img_6629052b.png"]}
{"file": {"path": "/Users/isaacvanorman/AI-local/xu-lab-decks/data/samples/t-MoTe2-D2.pptx"}, "file_meta": {"date_iso": null, "mtime_iso": "2025-11-03"}, "slide_index": 5, "text": "Dual gate, 4K, 0T\nSome problem with plotting code. Will update tomorrow.\nVxx1\nVxx2\nVyx2\nVyx1", "images": []}
{"file": {"path": "/Users/isaacvanorman/AI-local/xu-lab-decks/data/samples/t-MoTe2-D2.pptx"}, "file_meta": {"date_iso": null, "mtime_iso": "2025-11-03"}, "slide_index": 6, "text": "Vxx1\nVxx2\nVyx2\nVyx1\nDual gate, 10mK, +0.2T, configuration 1\nContact resistance is huge.\nRxx1 ~195kohm\ncurrent~0.6nA, R2T~166kohm?", "images": ["/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_006_img_205811a8.png", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_006_img_aed29692.png", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_006_img_8c8fd785.bmp", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_006_img_13d9c1bd.png", "/Users/isaacvanorman/AI-local/xu-lab-decks/outputs/images/t-MoTe2-D2/slide_006_img_b3b5b7ab.bmp"]}
{"file": {"path": "/Users/isaacvanorman/AI-local/xu-lab-decks/data/samples/t-MoTe2-D2.pptx"}, "file_meta": {"date_iso": null, "mtime_iso": "2025-11-03"}, "slide_index": 7, "text": "Vxx1\nVyx2\nVyx1\nDual gate, 10mK, +0.2T, configuration 2 (smaller channel length)", "images": []}
