C:\lscc\diamond\3.10_x64\synpbase\bin64\syn_nfilter.exe  -link  -top  SPI  -multisrs  E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\synwork\SPI_SPI_comp.srs  -osyn  E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\synwork\SPI_SPI_mult.srs  -log  E:\GIT\my_projects\FPGA\Verilog\SPI\SPI\synlog\SPI_SPI_multi_srs_gen.srr 
relcom:C:\lscc\diamond\3.10_x64\synpbase\bin64\syn_nfilter.exe -link -top SPI -multisrs ..\synwork\SPI_SPI_comp.srs -osyn ..\synwork\SPI_SPI_mult.srs -log ..\synlog\SPI_SPI_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:..\synwork\SPI_SPI_comp.srs|io:i|time:1566722403|size:7235|exec:0|csum:F1BD105E704E4F4D4C65AAE66E21F403
file:..\synwork\SPI_SPI_mult.srs|io:o|time:1566722404|size:5944|exec:0|csum:
file:..\synlog\SPI_SPI_multi_srs_gen.srr|io:o|time:1566722404|size:489|exec:0|csum:
file:C:\lscc\diamond\3.10_x64\synpbase\bin64\syn_nfilter.exe|io:i|time:1501881390|size:8865280|exec:1|csum:B37FCE9CF34F30C81898D8440E6E88C7
