============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Oct 14 2015  04:30:11 pm
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

       Pin            Type      Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock iCLK)         launch                                  0 R 
A0_reg[5]/CP                                   0             0 R 
A0_reg[5]/Q          DFQD1          16 19.0  169  +183     183 R 
mul_23_43/A[5] 
  g3067/A2                                          +0     183   
  g3067/ZN           ND2D1           2  2.2   62   +59     242 F 
  g2991/A2                                          +0     242   
  g2991/ZN           XNR2D1          2  3.3   44  +112     354 F 
  g3097/A1                                          +0     354   
  g3097/Z            XOR3D1          2  3.3   48  +190     544 R 
  g3092/A1                                          +0     544   
  g3092/ZN           XNR3D1          2  2.3   40  +193     737 R 
  g2881/A1                                          +0     737   
  g2881/ZN           NR2D1           2  2.2   24   +24     761 F 
  g2856/B                                           +0     761   
  g2856/ZN           AOI21D1         3  3.6   94   +71     832 R 
  g2855/I                                           +0     832   
  g2855/ZN           INVD1           1  1.2   28   +27     859 F 
  g2842/A1                                          +0     859   
  g2842/Z            AO21D1          2  2.8   32   +62     921 F 
  g2831/A1                                          +0     921   
  g2831/ZN           XNR2D1          9 10.8   80  +111    1032 F 
mul_23_43/Z[7] 
csa_tree_mul_23_48_groupi/in_0[7] 
  g4897/B1                                          +0    1032   
  g4897/ZN           MOAI22D1        2  2.2   88   +75    1108 F 
  g4859/B1                                          +0    1108   
  g4859/ZN           AOI22D1         2  3.3  104   +90    1198 R 
  g4981/A1                                          +0    1198   
  g4981/ZN           XNR3D1          2  2.1   39  +203    1401 R 
  g4681/A1                                          +0    1401   
  g4681/ZN           CKND2D1         2  2.1   43   +32    1433 F 
  g4669/A1                                          +0    1433   
  g4669/ZN           INR2D1          2  2.4   28   +58    1490 F 
  g4654/A1                                          +0    1490   
  g4654/ZN           MOAI22D1        9 10.7  213  +127    1618 R 
csa_tree_mul_23_48_groupi/out_0[7] 
csa_tree_add_23_38_groupi/in_0[7] 
  g6496/B1                                          +0    1618   
  g6496/ZN           MAOI22D1        2  1.5   78   +94    1712 R 
  g6404/B2                                          +0    1712   
  g6404/Z            OA22D0          2  3.3   74  +112    1824 R 
  g6587/A1                                          +0    1824   
  g6587/ZN           XNR3D1          2  3.7   51  +207    2031 R 
  g6578/A2                                          +0    2031   
  g6578/ZN           XNR3D1          2  3.2   47  +201    2232 R 
  g6247/B                                           +0    2232   
  g6247/ZN           MAOI222D1       2  2.8  113   +93    2325 F 
  g6564/A2                                          +0    2325   
  g6564/ZN           XNR3D1          2  2.3   40  +212    2536 R 
  g6189/A1                                          +0    2536   
  g6189/ZN           NR2D1           2  2.1   40   +23    2560 F 
  g6124/B                                           +0    2560   
  g6124/Z            AO21D1          3  3.6   36   +85    2645 F 
  g6122/A2                                          +0    2645   
  g6122/ZN           AOI21D1         2  2.4   73   +53    2697 R 
  g6121/B1                                          +0    2697   
  g6121/ZN           MOAI22D1        1  0.8   44   +65    2763 R 
csa_tree_add_23_38_groupi/out_0[16] 
g491/A1                                             +0    2763   
g491/Z               AO22D0          1  1.1   47   +76    2838 R 
oRESULT_reg[16]/D    DFQD1                          +0    2838   
oRESULT_reg[16]/CP   setup                     0   +35    2874 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock iCLK)         capture                              3000 R 
-----------------------------------------------------------------
Cost Group   : 'iCLK' (path_group 'iCLK')
Timing slack :     126ps 
Start-point  : A0_reg[5]/CP
End-point    : oRESULT_reg[16]/D
