
---------- Begin Simulation Statistics ----------
final_tick                               827268365500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97038                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739080                       # Number of bytes of host memory used
host_op_rate                                    97350                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10496.12                       # Real time elapsed on the host
host_tick_rate                               78816595                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018517269                       # Number of instructions simulated
sim_ops                                    1021798866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.827268                       # Number of seconds simulated
sim_ticks                                827268365500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.215364                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              122755008                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           140749292                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17035162                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        184861539                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17010708                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17065490                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           54782                       # Number of indirect misses.
system.cpu0.branchPred.lookups              240298527                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1661438                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819867                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9180690                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016236                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25316683                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466106                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       68642297                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416156                       # Number of instructions committed
system.cpu0.commit.committedOps             893238222                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1494129708                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.597832                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.362801                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1061302034     71.03%     71.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    261035619     17.47%     88.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     58779673      3.93%     92.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     57885548      3.87%     96.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18290678      1.22%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6971051      0.47%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1403772      0.09%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3144650      0.21%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25316683      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1494129708                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340986                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526147                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412456                       # Number of loads committed
system.cpu0.commit.membars                    1641814                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641820      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126747     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232315     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762315     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238222                       # Class of committed instruction
system.cpu0.commit.refs                     390994658                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416156                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238222                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.823401                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.823401                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            201331844                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7857494                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           119520459                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             982999500                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               601304120                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                694828355                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9186542                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10435509                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3166550                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  240298527                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                170582259                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    911093647                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4328346                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1311                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1005744106                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           75                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               34082052                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.147673                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         581681197                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         139765716                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.618070                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1509817411                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.666681                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.900616                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               791503120     52.42%     52.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               540607108     35.81%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                93677726      6.20%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                66607802      4.41%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13472205      0.89%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2143476      0.14%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  136429      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     567      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668978      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1509817411                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      117415061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9262836                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228459797                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.585124                       # Inst execution rate
system.cpu0.iew.exec_refs                   432751999                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 116017901                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              179243900                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            317972449                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            824510                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4340383                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117393618                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          961874598                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            316734098                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7957402                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            952132483                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                765068                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1188469                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9186542                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2803065                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        32629                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14497928                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14971                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5792                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3884230                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37559993                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6811416                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5792                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       660610                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8602226                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                414936570                       # num instructions consuming a value
system.cpu0.iew.wb_count                    942585726                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.844975                       # average fanout of values written-back
system.cpu0.iew.wb_producers                350610849                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.579257                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     942613181                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1156062614                       # number of integer regfile reads
system.cpu0.int_regfile_writes              605987005                       # number of integer regfile writes
system.cpu0.ipc                              0.548426                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.548426                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643306      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            512585707     53.39%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7902270      0.82%     54.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639161      0.17%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  1      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           320150739     33.35%     87.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          116168651     12.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             960089885                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     852993                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000888                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  95592     11.21%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     11.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                675687     79.21%     90.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                81702      9.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             959299517                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3430889802                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    942585676                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1030515909                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 959408130                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                960089885                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2466468                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68636373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            39734                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           362                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18046464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1509817411                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.635898                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.838553                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          830368189     55.00%     55.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          464065361     30.74%     85.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          158443049     10.49%     96.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           49731061      3.29%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6616674      0.44%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             242232      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             237614      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              64145      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              49086      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1509817411                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.590014                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10314202                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1252957                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           317972449                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117393618                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1507                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1627232472                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27304289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              188159242                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168954                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5545743                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               611751860                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3231630                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8202                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1183761596                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             975917073                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          633411359                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                687157041                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4534436                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9186542                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13428224                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                64242401                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1183761549                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        134502                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4559                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10973664                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4549                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2430674499                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1939451425                       # The number of ROB writes
system.cpu0.timesIdled                       18592452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1474                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.536160                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8739083                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10588187                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1926473                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13573376                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            231357                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         358178                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          126821                       # Number of indirect misses.
system.cpu1.branchPred.lookups               15776704                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21011                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819643                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1527046                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10301239                       # Number of branches committed
system.cpu1.commit.bw_lim_events               608978                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459631                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12831570                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41847864                       # Number of instructions committed
system.cpu1.commit.committedOps              42667715                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    229788277                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185683                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.773159                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    210192604     91.47%     91.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9467639      4.12%     95.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3857999      1.68%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3690454      1.61%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1093211      0.48%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       185245      0.08%     99.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       603206      0.26%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        88941      0.04%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       608978      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    229788277                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317248                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40181377                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552658                       # Number of loads committed
system.cpu1.commit.membars                    1639379                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639379      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24990538     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372301     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665356      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42667715                       # Class of committed instruction
system.cpu1.commit.refs                      16037669                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41847864                       # Number of Instructions Simulated
system.cpu1.committedOps                     42667715                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.590299                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.590299                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            186466953                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               402507                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8195196                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              61642131                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11115835                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31336611                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1528011                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               484883                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1809049                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   15776704                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7957681                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220337831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               278203                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      65559468                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3854876                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067439                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9991143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8970440                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.280238                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         232256459                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.287609                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.741145                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               190250273     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                26345608     11.34%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10247102      4.41%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3342357      1.44%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1038640      0.45%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  476622      0.21%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  526165      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     116      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   29576      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           232256459                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1685614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1602854                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11856707                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.209276                       # Inst execution rate
system.cpu1.iew.exec_refs                    18010560                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5152135                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              171456235                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             14752192                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1037598                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1791431                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6093675                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           55492610                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12858425                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1478995                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48958387                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                759957                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               632357                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1528011                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2151302                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20265                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          214276                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13434                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1795                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1612                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3199534                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1608664                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1795                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       640345                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        962509                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 23840937                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48122216                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813621                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19397476                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.205701                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48141489                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62648083                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30501307                       # number of integer regfile writes
system.cpu1.ipc                              0.178881                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178881                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639577      3.25%      3.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30305711     60.09%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            13990217     27.74%     91.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4501721      8.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50437382                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     815847                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016175                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  83791     10.27%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                659549     80.84%     91.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                72503      8.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49613636                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         333988312                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48122204                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68318423                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52339486                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50437382                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3153124                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12824894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            41270                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        693493                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7752041                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    232256459                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.217162                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.635527                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          199631741     85.95%     85.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           20865260      8.98%     94.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7936934      3.42%     98.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2249300      0.97%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1209294      0.52%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             161216      0.07%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             135037      0.06%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              44540      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              23137      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      232256459                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215598                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7659902                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1385367                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            14752192                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6093675                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    198                       # number of misc regfile reads
system.cpu1.numCycles                       233942073                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1420578888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              178311586                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27216362                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4041783                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12857054                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                794842                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8567                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             76682405                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              59629413                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           37729969                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30964608                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3570615                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1528011                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8563995                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10513607                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        76682393                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31205                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               832                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8630999                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           830                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   284677583                       # The number of ROB reads
system.cpu1.rob.rob_writes                  113470134                       # The number of ROB writes
system.cpu1.timesIdled                          55024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.789129                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9890443                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11139250                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2268421                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15030369                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            238260                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         355247                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          116987                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17483814                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        21645                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819652                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1687694                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230069                       # Number of branches committed
system.cpu2.commit.bw_lim_events               499209                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459633                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       19942642                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41654289                       # Number of instructions committed
system.cpu2.commit.committedOps              42474140                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    226958722                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.187145                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.773432                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    207542013     91.44%     91.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9291067      4.09%     95.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3803201      1.68%     97.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3703317      1.63%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1075229      0.47%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       183660      0.08%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       773350      0.34%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        87676      0.04%     99.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       499209      0.22%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    226958722                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318051                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39997089                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489589                       # Number of loads committed
system.cpu2.commit.membars                    1639377                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639377      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24872037     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309241     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653344      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42474140                       # Class of committed instruction
system.cpu2.commit.refs                      15962597                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41654289                       # Number of Instructions Simulated
system.cpu2.committedOps                     42474140                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.574675                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.574675                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            180135208                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               583333                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8963464                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69088378                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12627792                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 33760541                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1688635                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               675865                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2263581                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17483814                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10043924                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    215983990                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               300956                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      76545472                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           90                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                4538752                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.075293                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12222275                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10128703                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.329640                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         230475757                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.340686                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.801742                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               181649083     78.81%     78.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                30427554     13.20%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11746333      5.10%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3880572      1.68%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1509248      0.65%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  714145      0.31%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  520171      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      99      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28552      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           230475757                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1733383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1759860                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12512222                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.215689                       # Inst execution rate
system.cpu2.iew.exec_refs                    17925219                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5130651                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163062904                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16964181                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1477647                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1537871                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6957888                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62410054                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12794568                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1460271                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50084855                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                782496                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               581788                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1688635                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2207291                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        19519                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          209504                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12946                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1743                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1142                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5474592                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2484880                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1743                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       539689                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1220171                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24788449                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49265850                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.796775                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19750826                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.212162                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49285307                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64261579                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31013872                       # number of integer regfile writes
system.cpu2.ipc                              0.179383                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.179383                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639594      3.18%      3.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31502213     61.12%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            13923628     27.01%     91.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4479542      8.69%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51545126                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     811934                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.015752                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  81120      9.99%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      9.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                657772     81.01%     91.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                73038      9.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50717450                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         334417452                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49265838                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         82346871                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  57978670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51545126                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4431384                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       19935913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39537                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1971751                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13505988                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    230475757                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.223647                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.639084                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          196651582     85.32%     85.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22228931      9.64%     94.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7639960      3.31%     98.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2425948      1.05%     99.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1175788      0.51%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             155365      0.07%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             131588      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              43834      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              22761      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      230475757                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.221977                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9890101                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1813748                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16964181                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6957888                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu2.numCycles                       232209140                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1422311834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170996821                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27106474                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5073193                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14696754                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                801528                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7566                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             85079076                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              66725058                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           42479113                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 33166393                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3488612                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1688635                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9898351                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15372639                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        85079064                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28803                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               843                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10182509                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           842                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   288875385                       # The number of ROB reads
system.cpu2.rob.rob_writes                  128354266                       # The number of ROB writes
system.cpu2.timesIdled                          53467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.622438                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11517556                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11920167                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2957520                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17566685                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            213006                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         300558                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           87552                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20371978                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19516                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819652                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2124007                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10573762                       # Number of branches committed
system.cpu3.commit.bw_lim_events               539818                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459626                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27112811                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42598960                       # Number of instructions committed
system.cpu3.commit.committedOps              43418789                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    229215007                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.189424                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.771506                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    209076084     91.21%     91.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9739730      4.25%     95.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3967127      1.73%     97.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3845643      1.68%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1154872      0.50%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       178836      0.08%     99.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       614615      0.27%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        98282      0.04%     99.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       539818      0.24%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    229215007                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292084                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40880921                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835486                       # Number of loads committed
system.cpu3.commit.membars                    1639340                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639340      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25387253     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655138     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736917      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43418789                       # Class of committed instruction
system.cpu3.commit.refs                      16392067                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42598960                       # Number of Instructions Simulated
system.cpu3.committedOps                     43418789                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.524518                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.524518                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            173592089                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               835784                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10055744                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              79723421                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14997309                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41277106                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2124933                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               706910                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1982924                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20371978                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11641844                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    217021245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               339320                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      90002520                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5916892                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086565                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13994657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11730562                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.382438                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         233974361                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.396594                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.883746                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               177350339     75.80%     75.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                35323544     15.10%     90.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13735555      5.87%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3952020      1.69%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1180109      0.50%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1230416      0.53%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1174659      0.50%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      81      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27638      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           233974361                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1364344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2206086                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13460318                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222477                       # Inst execution rate
system.cpu3.iew.exec_refs                    18517530                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5252372                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160585219                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19246863                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1894873                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1832603                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7903892                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           70524418                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13265158                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1622525                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52357518                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                801849                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               777427                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2124933                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2408160                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        21119                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          228040                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16308                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1677                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1178                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7411377                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3347311                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1677                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       759039                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1447047                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25362774                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51470792                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.793502                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20125406                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.218709                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51494772                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67370086                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32134328                       # number of integer regfile writes
system.cpu3.ipc                              0.181011                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.181011                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639560      3.04%      3.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33306524     61.70%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14417560     26.71%     91.45% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4616254      8.55%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53980043                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     816820                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015132                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  82754     10.13%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                661051     80.93%     91.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                73011      8.94%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53157287                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         342795031                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51470780                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         97630900                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64817268                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53980043                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5707150                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27105628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            43792                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3247524                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     19351789                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    233974361                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.230709                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.645816                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          198533797     84.85%     84.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23135406      9.89%     94.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8277624      3.54%     98.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2469355      1.06%     99.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1198919      0.51%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             158860      0.07%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             133631      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              44590      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22179      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      233974361                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229372                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11772630                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2278292                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19246863                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7903892                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu3.numCycles                       235338705                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1419182992                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              166089696                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27611467                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3403631                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                17369936                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                826208                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7400                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             96992129                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              76712568                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           48796610                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 40223389                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3577041                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2124933                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8136251                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                21185143                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        96992117                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30156                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               903                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8419418                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           900                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   299205593                       # The number of ROB reads
system.cpu3.rob.rob_writes                  145825573                       # The number of ROB writes
system.cpu3.timesIdled                          43003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          6801114                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                41487                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6907721                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                152089                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9510092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18930528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       713037                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       171856                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     43875292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4047610                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88184324                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4219466                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6940687                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3005414                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6414892                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              952                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            604                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2567639                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2567605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6940687                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           334                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28438814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28438814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    800877184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               800877184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1430                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9510216                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9510216    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9510216                       # Request fanout histogram
system.membus.respLayer1.occupancy        49009093106                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33057705304                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5344846740.601503                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   30909322807.834286                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 252459781000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   116403749000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 710864616500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9967580                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9967580                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9967580                       # number of overall hits
system.cpu2.icache.overall_hits::total        9967580                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        76344                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         76344                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        76344                       # number of overall misses
system.cpu2.icache.overall_misses::total        76344                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2139475000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2139475000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2139475000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2139475000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10043924                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10043924                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10043924                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10043924                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007601                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007601                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007601                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007601                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 28024.140731                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28024.140731                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 28024.140731                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28024.140731                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    20.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        66326                       # number of writebacks
system.cpu2.icache.writebacks::total            66326                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9986                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9986                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9986                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9986                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        66358                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        66358                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        66358                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        66358                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1798888000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1798888000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1798888000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1798888000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006607                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006607                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006607                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006607                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 27108.833901                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27108.833901                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 27108.833901                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27108.833901                       # average overall mshr miss latency
system.cpu2.icache.replacements                 66326                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9967580                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9967580                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        76344                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        76344                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2139475000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2139475000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10043924                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10043924                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007601                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007601                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 28024.140731                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28024.140731                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9986                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9986                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        66358                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        66358                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1798888000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1798888000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006607                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006607                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 27108.833901                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27108.833901                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.988324                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9967970                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            66326                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           150.287519                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        299260000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.988324                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999635                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999635                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20154206                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20154206                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     14039089                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14039089                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     14039089                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14039089                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2119506                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2119506                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2119506                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2119506                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 177947001922                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 177947001922                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 177947001922                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 177947001922                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16158595                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16158595                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16158595                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16158595                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.131169                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.131169                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.131169                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.131169                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83956.828583                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83956.828583                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83956.828583                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83956.828583                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1270733                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        44969                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            22082                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            443                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.546101                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   101.510158                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       988488                       # number of writebacks
system.cpu2.dcache.writebacks::total           988488                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1538513                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1538513                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1538513                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1538513                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       580993                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       580993                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       580993                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       580993                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54122209405                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54122209405                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54122209405                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54122209405                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035956                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035956                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035956                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035956                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93154.666932                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93154.666932                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93154.666932                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93154.666932                       # average overall mshr miss latency
system.cpu2.dcache.replacements                988488                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11343833                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11343833                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1161807                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1161807                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  88157457500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  88157457500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12505640                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12505640                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.092903                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.092903                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75879.606079                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75879.606079                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       880297                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       880297                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       281510                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       281510                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  20540062500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  20540062500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022511                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022511                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 72963.882278                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 72963.882278                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2695256                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2695256                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       957699                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       957699                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  89789544422                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  89789544422                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652955                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652955                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.262171                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.262171                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 93755.495643                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93755.495643                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       658216                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       658216                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299483                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299483                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33582146905                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33582146905                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081984                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081984                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 112133.733484                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 112133.733484                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          342                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          342                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          194                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5795000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5795000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.361940                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.361940                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29871.134021                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29871.134021                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          130                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           64                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       432000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       432000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.119403                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.119403                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         6750                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6750                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1050000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1050000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.469169                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.469169                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         6000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         6000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       911000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       911000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.455764                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.455764                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5358.823529                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5358.823529                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       489500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       489500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       458500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       458500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400242                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400242                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419410                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419410                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  48135092500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  48135092500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819652                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819652                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511693                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511693                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 114768.585632                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 114768.585632                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419410                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419410                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  47715682500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  47715682500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511693                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511693                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 113768.585632                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 113768.585632                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.581902                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15438687                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1000228                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.435168                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        299271500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.581902                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.893184                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.893184                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34958568                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34958568                       # Number of data accesses
system.cpu3.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5541365015.625000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   31500032091.634361                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 252459733000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   117973643500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 709294722000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11579806                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11579806                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11579806                       # number of overall hits
system.cpu3.icache.overall_hits::total       11579806                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        62038                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         62038                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        62038                       # number of overall misses
system.cpu3.icache.overall_misses::total        62038                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1677902499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1677902499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1677902499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1677902499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11641844                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11641844                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11641844                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11641844                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005329                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005329                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005329                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005329                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 27046.366727                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27046.366727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 27046.366727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27046.366727                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    39.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        53928                       # number of writebacks
system.cpu3.icache.writebacks::total            53928                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8078                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8078                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8078                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8078                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        53960                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        53960                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        53960                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        53960                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1434426999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1434426999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1434426999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1434426999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004635                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004635                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004635                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004635                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 26583.154170                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 26583.154170                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 26583.154170                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 26583.154170                       # average overall mshr miss latency
system.cpu3.icache.replacements                 53928                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11579806                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11579806                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        62038                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        62038                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1677902499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1677902499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11641844                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11641844                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005329                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005329                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 27046.366727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27046.366727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8078                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8078                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        53960                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        53960                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1434426999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1434426999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004635                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004635                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 26583.154170                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 26583.154170                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.988174                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11585551                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            53928                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           214.833686                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        304369000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.988174                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999630                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999630                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         23337648                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        23337648                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14508050                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14508050                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14508050                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14508050                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2176742                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2176742                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2176742                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2176742                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 180371354820                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 180371354820                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 180371354820                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 180371354820                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16684792                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16684792                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16684792                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16684792                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.130463                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.130463                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.130463                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.130463                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82862.991949                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82862.991949                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82862.991949                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82862.991949                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1355941                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        49664                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            23757                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            591                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.075430                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.033841                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998423                       # number of writebacks
system.cpu3.dcache.writebacks::total           998423                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1588978                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1588978                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1588978                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1588978                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       587764                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       587764                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       587764                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       587764                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  54525291529                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  54525291529                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  54525291529                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  54525291529                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035228                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035228                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035228                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035228                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 92767.320777                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92767.320777                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 92767.320777                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92767.320777                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998423                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11742182                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11742182                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1206095                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1206095                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  89544195000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  89544195000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12948277                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12948277                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.093147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.093147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74243.069576                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74243.069576                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       921956                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       921956                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       284139                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       284139                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  20585488000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  20585488000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 72448.653652                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 72448.653652                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2765868                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2765868                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       970647                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       970647                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  90827159820                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  90827159820                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736515                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736515                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.259773                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.259773                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 93573.832526                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 93573.832526                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       667022                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       667022                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303625                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303625                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  33939803529                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  33939803529                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081259                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081259                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111781.979511                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111781.979511                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          202                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          202                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5390500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5390500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.370642                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.370642                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26685.643564                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26685.643564                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          135                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           67                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       449000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       449000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.122936                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.122936                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6701.492537                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6701.492537                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          177                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       930500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       930500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.458549                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.458549                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5257.062147                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5257.062147                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       791500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       791500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.448187                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.448187                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4575.144509                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4575.144509                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       591500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       591500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       557500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       557500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396926                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396926                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422726                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422726                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  48100923000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  48100923000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819652                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819652                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515738                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515738                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 113787.472263                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 113787.472263                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422726                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422726                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  47678197000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  47678197000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515738                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515738                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 112787.472263                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 112787.472263                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.562675                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15915804                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010295                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.753620                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        304380500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.562675                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.861334                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.861334                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36021074                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36021074                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1241104545.454545                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3103118698.052045                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10475615000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   813616215500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13652150000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    146403350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       146403350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    146403350                       # number of overall hits
system.cpu0.icache.overall_hits::total      146403350                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24178909                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24178909                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24178909                       # number of overall misses
system.cpu0.icache.overall_misses::total     24178909                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 317084263497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 317084263497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 317084263497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 317084263497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    170582259                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170582259                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    170582259                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170582259                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141743                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141743                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141743                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141743                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13114.084821                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13114.084821                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13114.084821                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13114.084821                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10827                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              499                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    21.697395                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22543478                       # number of writebacks
system.cpu0.icache.writebacks::total         22543478                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1635398                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1635398                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1635398                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1635398                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22543511                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22543511                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22543511                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22543511                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 278962572497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 278962572497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 278962572497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 278962572497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132156                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132156                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132156                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132156                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12374.406653                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12374.406653                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12374.406653                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12374.406653                       # average overall mshr miss latency
system.cpu0.icache.replacements              22543478                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    146403350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      146403350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24178909                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24178909                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 317084263497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 317084263497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    170582259                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170582259                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141743                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141743                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13114.084821                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13114.084821                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1635398                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1635398                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22543511                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22543511                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 278962572497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 278962572497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132156                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132156                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12374.406653                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12374.406653                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999954                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168945379                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22543478                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.494202                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999954                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        363708028                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       363708028                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    385707074                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       385707074                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    385707074                       # number of overall hits
system.cpu0.dcache.overall_hits::total      385707074                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22282801                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22282801                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22282801                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22282801                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 510468013281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 510468013281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 510468013281                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 510468013281                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    407989875                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    407989875                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    407989875                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    407989875                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.054616                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.054616                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.054616                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.054616                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22908.610694                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22908.610694                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22908.610694                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22908.610694                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1952721                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        57898                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            37678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            556                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.826557                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.133094                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18356435                       # number of writebacks
system.cpu0.dcache.writebacks::total         18356435                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4334017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4334017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4334017                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4334017                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17948784                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17948784                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17948784                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17948784                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 307458121278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 307458121278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 307458121278                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 307458121278                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043993                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043993                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043993                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043993                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17129.746577                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17129.746577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17129.746577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17129.746577                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18356435                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    281115901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      281115901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17114585                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17114585                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 346285133500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 346285133500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    298230486                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    298230486                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.057387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.057387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20233.335106                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20233.335106                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2245485                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2245485                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14869100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14869100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 234662211500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 234662211500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049858                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049858                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15781.870557                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15781.870557                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104591173                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104591173                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5168216                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5168216                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 164182879781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 164182879781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759389                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759389                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047087                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047087                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31767.805328                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31767.805328                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2088532                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2088532                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3079684                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3079684                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  72795909778                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  72795909778                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23637.460784                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23637.460784                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1367                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1367                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11123500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11123500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448933                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448933                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8137.161668                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8137.161668                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1333                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1333                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011166                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011166                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 35529.411765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35529.411765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2350000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2350000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2944                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2944                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.098505                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.098505                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8103.448276                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8103.448276                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          282                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          282                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2068000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2068000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.095788                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.095788                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7333.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7333.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402646                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402646                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417221                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417221                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  48495753000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  48495753000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508889                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508889                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 116235.167933                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 116235.167933                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417221                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417221                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48078532000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48078532000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508889                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508889                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 115235.167933                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 115235.167933                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945975                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          404480428                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18365729                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.023652                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945975                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998312                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998312                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        835997223                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       835997223                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22460525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17371878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               57197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              182912                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               56209                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              179569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               46101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              182759                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40537150                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22460525                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17371878                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              57197                       # number of overall hits
system.l2.overall_hits::.cpu1.data             182912                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              56209                       # number of overall hits
system.l2.overall_hits::.cpu2.data             179569                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              46101                       # number of overall hits
system.l2.overall_hits::.cpu3.data             182759                       # number of overall hits
system.l2.overall_hits::total                40537150                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             82986                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            983904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            811117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10149                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            808882                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              7859                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            815665                       # number of demand (read+write) misses
system.l2.demand_misses::total                3529905                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            82986                       # number of overall misses
system.l2.overall_misses::.cpu0.data           983904                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9343                       # number of overall misses
system.l2.overall_misses::.cpu1.data           811117                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10149                       # number of overall misses
system.l2.overall_misses::.cpu2.data           808882                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             7859                       # number of overall misses
system.l2.overall_misses::.cpu3.data           815665                       # number of overall misses
system.l2.overall_misses::total               3529905                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7261171979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 112659683119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    972147483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  98442201652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1043933982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  97971820129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    819108980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  98325112134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     417495179458                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7261171979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 112659683119                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    972147483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  98442201652                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1043933982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  97971820129                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    819108980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  98325112134                       # number of overall miss cycles
system.l2.overall_miss_latency::total    417495179458                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22543511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18355782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          994029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           66358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          988451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           53960                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          998424                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44067055                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22543511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18355782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         994029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          66358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         988451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          53960                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         998424                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44067055                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.053602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.140412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.815989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.152943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.818333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.145645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.816953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080103                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.053602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.140412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.815989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.152943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.818333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.145645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.816953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080103                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87498.758574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 114502.718882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104050.891898                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121366.216775                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102860.772687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121120.039918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 104225.598677                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120545.949788                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118273.772087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87498.758574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 114502.718882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104050.891898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121366.216775                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102860.772687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121120.039918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 104225.598677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120545.949788                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118273.772087                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             397416                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7001                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      56.765605                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5523495                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3005414                       # number of writebacks
system.l2.writebacks::total                   3005414                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1300                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          79053                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1832                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          55659                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1823                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          55569                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          57517                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              254119                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1300                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         79053                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1832                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         55659                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1823                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         55569                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         57517                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             254119                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        81686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       904851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       755458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       753313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         6493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       758148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3275786                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        81686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       904851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       755458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       753313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         6493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       758148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6397272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9673058                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6336147985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  96720497236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    742550490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  85463476284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    806527990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  85092211758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    641713488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  85288852760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 361091977991                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6336147985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  96720497236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    742550490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  85463476284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    806527990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  85092211758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    641713488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  85288852760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 626159430375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 987251408366                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.049295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.112879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.759996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.125471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.762115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.120330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.759345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074336                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.049295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.112879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.759996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.125471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.762115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.120330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.759345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219508                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77567.122702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106891.076250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 98861.734789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113128.031319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96868.603171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112957.312243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 98831.586016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112496.310430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110230.637163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77567.122702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106891.076250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 98861.734789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113128.031319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96868.603171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112957.312243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 98831.586016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112496.310430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97879.131976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102061.975475                       # average overall mshr miss latency
system.l2.replacements                       13464268                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5888967                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5888967                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5888967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5888967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     37867449                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         37867449                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     37867449                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     37867449                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6397272                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6397272                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 626159430375                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 626159430375                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97879.131976                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97879.131976                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  111                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                103                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1752000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1752000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              214                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.977528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.136364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.102564                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.481308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20137.931034                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17009.708738                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1752500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       124500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       122500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2080500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.977528                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.136364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.102564                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.481308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20143.678161                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20416.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20199.029126                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.356164                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.315789                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.281250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.354037                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2541.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   535.087719                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       520000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       179500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       202999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1142499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.356164                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.315789                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.281250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.354037                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20299.900000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20043.842105                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2772245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            58561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            58369                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            61492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2950667                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         724076                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         650250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         649092                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         653369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2676787                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  85583537365                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  79721951887                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  79331946871                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  79636038391                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  324273474514                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3496321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5627454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.207097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.917381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.917495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.913980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118196.898344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122602.002133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122219.880804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 121885.241557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121142.800871                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38280                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        24464                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        24102                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        25198                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           112044                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       685796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       625786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       624990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       628171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2564743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  75152979898                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70872465428                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  70608700409                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  70789439924                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 287423585659                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.196148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.883427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.878732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.455755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109585.036801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113253.517062                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 112975.728266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 112691.353030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112067.207381                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22460525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         57197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         56209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         46101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22620032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        82986                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         7859                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           110337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7261171979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    972147483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1043933982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    819108980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10096362424                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22543511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        66358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        53960                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22730369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.140412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.152943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.145645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87498.758574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104050.891898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102860.772687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 104225.598677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91504.775588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1300                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1832                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1823                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1366                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6321                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        81686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         6493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       104016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6336147985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    742550490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    806527990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    641713488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8526939953                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.112879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.125471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.120330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77567.122702                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 98861.734789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96868.603171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 98831.586016                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81977.195364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14599633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       124351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       121200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       121267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14966451                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       259828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       160867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       159790                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       162296                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          742781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  27076145754                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18720249765                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  18639873258                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  18689073743                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  83125342520                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14859461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       280990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       283563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15709232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017486                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.564014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.568668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.572345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047283                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104207.959704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116370.975806                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 116652.314025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 115154.247443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111910.970421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        40773                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        31195                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        31467                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        32319                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       135754                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       219055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       129672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       128323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       129977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       607027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  21567517338                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14591010856                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14483511349                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14499412836                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  65141452379                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.014742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.454642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.456682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.458371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038641                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98457.087663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112522.447838                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112867.618034                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111553.681313                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107312.281627                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          128                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          115                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           88                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           84                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               415                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          187                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          163                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          123                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          113                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             586                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6031488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5516987                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      5318978                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      3198488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20065941                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          315                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          278                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          211                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          197                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1001                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.593651                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.586331                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.582938                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.573604                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.585415                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32253.946524                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 33846.546012                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 43243.723577                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 28305.203540                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 34242.220137                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           87                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           63                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          265                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          100                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           96                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           60                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           65                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          321                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2060990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1918995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1221996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1321495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6523476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.317460                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.345324                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.284360                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.329949                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.320679                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20609.900000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19989.531250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20366.600000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20330.692308                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20322.355140                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999929                       # Cycle average of tags in use
system.l2.tags.total_refs                    93802531                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13464935                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.966430                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.510947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.446804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.047653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.038821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.530234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.045308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.525930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.035367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.630568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.188297                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.414234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.085106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.156995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.008218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.009853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.315442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 716063791                       # Number of tag accesses
system.l2.tags.data_accesses                716063791                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5227904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57970752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        480704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      48405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        532864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      48266304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        415552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      48577024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    398654016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          608530688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5227904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       480704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       532864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       415552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6657024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    192346496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       192346496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          81686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         905793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         756337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         754161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           6493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         759016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6228969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9508292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3005414                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3005414                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6319478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         70074905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           581074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58512534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           644125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58344192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           502318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         58719789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    481892011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             735590424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6319478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       581074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       644125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       502318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8046995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232507979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232507979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232507979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6319478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        70074905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          581074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58512534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          644125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58344192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          502318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        58719789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    481892011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            968098404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2992514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     81685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    887131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    752092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    749758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      6493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    753221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6209934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002884750750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185046                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185046                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14993153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2826243                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9508292                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3005414                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9508292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3005414                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  52141                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12900                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            502164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            515099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            565464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            692203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            599765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            599042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            633101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            678348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            628064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            553823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           695426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           540282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           682501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           560591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           483165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           527113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            173178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            182069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            189425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            202237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            209511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            183297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           186444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           184513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           220933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           184283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           159132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163084                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 474827407231                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47280755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            652130238481                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50213.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68963.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6910438                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1607302                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9508292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3005414                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  591595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  683085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  892494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1067635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1141990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1145708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1043022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  868939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  652966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  431799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 324841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 269153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 132171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  76847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  56722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  30543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  23133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 145722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 201355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 212269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 214245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 210717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 208397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 204679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 200355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 195291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 198962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  34129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3930885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.679504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.871924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.369667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1181557     30.06%     30.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2045352     52.03%     82.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       316909      8.06%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       150951      3.84%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54866      1.40%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30149      0.77%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21484      0.55%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15752      0.40%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       113865      2.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3930885                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.101526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.335369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.705068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185045    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185046                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.171563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.158804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.680793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172291     93.11%     93.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              434      0.23%     93.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8113      4.38%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2706      1.46%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              925      0.50%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              347      0.19%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              143      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185046                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              605193664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3337024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191518912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               608530688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            192346496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       731.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    735.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  827268278500                       # Total gap between requests
system.mem_ctrls.avgGap                      66108.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5227840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56776384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       480704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48133888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       532864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     47984512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       415552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     48206144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    397435776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191518912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6319400.351831777953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68631155.702036812901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 581073.832926589763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58184127.433554083109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 644124.714811181766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58003562.085923850536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 502318.252854792576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 58271470.311649426818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 480419405.086027026176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 231507597.760306209326                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        81686                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       905793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       756337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       754161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         6493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       759016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6228969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3005414                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2948049725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  58978094775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    423028147                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  53790059467                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    452867966                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  53513157193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    366017278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  53532030756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 428126933174                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19942316006243                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36090.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     65112.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     56321.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71119.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54392.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70957.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     56371.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     70528.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68731.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6635463.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14253703380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7576000245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33350690100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7784048340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     65303656080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     122000366100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     214933902240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       465202366485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.335496                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 557526968549                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  27624220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 242117176951                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13812879780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7341708330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34166228040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7836712920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     65303656080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     188683067250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     158780048640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       475924301040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.296144                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 410793726188                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  27624220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 388850419312                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5867799995.867768                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32370086661.270092                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 252459638000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117264566000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 710003799500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7882610                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7882610                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7882610                       # number of overall hits
system.cpu1.icache.overall_hits::total        7882610                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75071                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75071                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75071                       # number of overall misses
system.cpu1.icache.overall_misses::total        75071                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2027639999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2027639999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2027639999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2027639999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7957681                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7957681                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7957681                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7957681                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.009434                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009434                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.009434                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009434                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27009.630869                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27009.630869                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27009.630869                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27009.630869                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    43.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66508                       # number of writebacks
system.cpu1.icache.writebacks::total            66508                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8531                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8531                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8531                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8531                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66540                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66540                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66540                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66540                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1739119000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1739119000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1739119000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1739119000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008362                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008362                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008362                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008362                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26136.444244                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26136.444244                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26136.444244                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26136.444244                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66508                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7882610                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7882610                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2027639999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2027639999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7957681                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7957681                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.009434                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009434                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27009.630869                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27009.630869                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8531                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8531                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66540                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66540                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1739119000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1739119000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008362                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008362                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26136.444244                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26136.444244                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988503                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7880556                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66508                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           118.490347                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        293604000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988503                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999641                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999641                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15981902                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15981902                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     14099532                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14099532                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     14099532                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14099532                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2124793                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2124793                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2124793                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2124793                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 180044013200                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 180044013200                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 180044013200                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 180044013200                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16224325                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16224325                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16224325                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16224325                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.130963                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.130963                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.130963                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.130963                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84734.848618                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84734.848618                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84734.848618                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84734.848618                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1305463                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        43732                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23085                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            435                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.550271                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   100.533333                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       994041                       # number of writebacks
system.cpu1.dcache.writebacks::total           994041                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1537796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1537796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1537796                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1537796                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       586997                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       586997                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       586997                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       586997                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54506115996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54506115996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54506115996                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54506115996                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.036180                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036180                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036180                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036180                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92855.868081                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92855.868081                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92855.868081                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92855.868081                       # average overall mshr miss latency
system.cpu1.dcache.replacements                994041                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11394829                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11394829                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1164539                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1164539                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88490064500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88490064500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12559368                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12559368                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.092723                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.092723                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75987.205667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75987.205667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       878791                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       878791                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       285748                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       285748                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  20666516000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20666516000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022752                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022752                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 72324.271736                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72324.271736                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2704703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2704703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       960254                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       960254                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  91553948700                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  91553948700                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.262010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.262010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 95343.470269                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95343.470269                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       659005                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       659005                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       301249                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       301249                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33839599996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33839599996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.082197                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.082197                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112330.995276                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112330.995276                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          222                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          222                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5856500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5856500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.409594                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.409594                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26380.630631                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26380.630631                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           74                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       497500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       497500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.136531                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.136531                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6722.972973                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6722.972973                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1206500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1206500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.478610                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.478610                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6740.223464                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6740.223464                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1058500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1058500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.470588                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.470588                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6014.204545                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6014.204545                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       407000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       407000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       379000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       379000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401512                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401512                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418131                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418131                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  48272554000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  48272554000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819643                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819643                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510138                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510138                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 115448.397751                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 115448.397751                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418131                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418131                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  47854423000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  47854423000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510138                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510138                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 114448.397751                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 114448.397751                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.642390                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15506384                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1004955                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.429929                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        293615500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.642390                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926325                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926325                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35094751                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35094751                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 827268365500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          38441963                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8894381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     38178644                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10458854                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10463063                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1063                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           708                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1771                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           93                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           93                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5668634                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5668633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22730369                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15711597                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1001                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1001                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     67630499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     55079016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       199588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2993839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       199042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2977883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       161848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3007849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132249564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2885567232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2349581888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8515072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127237632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8491776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126525056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6904832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127798784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5640622272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23972424                       # Total snoops (count)
system.tol2bus.snoopTraffic                 195143104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         68042618                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081336                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.335092                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               63303992     93.04%     93.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4328562      6.36%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 121241      0.18%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 192043      0.28%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  96778      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           68042618                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88161345841                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1502757019                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100647418                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1517664495                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          81746558                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27552215644                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       33848335438                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1509842916                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         100910458                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            88535                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               869758017000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 913531                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746936                       # Number of bytes of host memory used
host_op_rate                                   916494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1202.36                       # Real time elapsed on the host
host_tick_rate                               35338582                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098391765                       # Number of instructions simulated
sim_ops                                    1101954776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042490                       # Number of seconds simulated
sim_ticks                                 42489651500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.565499                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                3985239                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4170165                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           496239                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7763087                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             31762                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49181                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17419                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8160636                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10986                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3444                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           429315                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4470465                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1493384                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         136082                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9227163                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20661689                       # Number of instructions committed
system.cpu0.commit.committedOps              20725166                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     64616103                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.320743                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.342428                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     58316250     90.25%     90.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3209106      4.97%     95.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       713514      1.10%     96.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       242283      0.37%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       275121      0.43%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        85624      0.13%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        79240      0.12%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       201581      0.31%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1493384      2.31%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     64616103                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               66848                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20482143                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4751123                       # Number of loads committed
system.cpu0.commit.membars                      95467                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        96130      0.46%      0.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15102860     72.87%     73.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6949      0.03%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4754007     22.94%     96.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        760189      3.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20725166                       # Class of committed instruction
system.cpu0.commit.refs                       5515058                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20661689                       # Number of Instructions Simulated
system.cpu0.committedOps                     20725166                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.614157                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.614157                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             45274286                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                68170                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3346627                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32246792                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4713928                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14912655                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                431883                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               182729                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               811064                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8160636                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2008694                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     60738360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                43069                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          817                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37136611                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 269                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 997614                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.109283                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4905563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4017001                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.497313                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          66143816                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.567171                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886055                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                41663947     62.99%     62.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14189867     21.45%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8552684     12.93%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1331156      2.01%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  109123      0.16%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  101013      0.15%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  131285      0.20%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   21038      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   43703      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            66143816                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2733                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                        8530771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              451854                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5566322                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.377911                       # Inst execution rate
system.cpu0.iew.exec_refs                     9533179                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    918172                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               18071469                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7089824                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67417                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           238459                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1004361                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           29890307                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8615007                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           336051                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28220337                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                190665                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8840746                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                431883                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9159053                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       492307                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           12258                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          283                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2338701                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       240426                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           184                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       273700                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        178154                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 19722056                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25279093                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.805593                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15887958                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.338523                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25362382                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36293512                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18862307                       # number of integer regfile writes
system.cpu0.ipc                              0.276690                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.276690                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            98516      0.34%      0.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18735501     65.61%     65.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8274      0.03%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1933      0.01%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1336      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8767962     30.70%     96.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             940989      3.30%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            577      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           318      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28556388                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3229                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6442                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3196                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3293                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     540116                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.018914                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 178024     32.96%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    34      0.01%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     18      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                353420     65.43%     98.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 8604      1.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              28994759                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         123941330                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25275897                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         39052329                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  29687448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28556388                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             202859                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9165143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           151064                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         66777                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5676649                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     66143816                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.431732                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.034070                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           51496551     77.86%     77.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7831954     11.84%     89.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3317657      5.02%     94.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1520484      2.30%     97.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1101554      1.67%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             384847      0.58%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             274113      0.41%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             180709      0.27%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              35947      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       66143816                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.382411                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           116646                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5632                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7089824                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1004361                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5824                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        74674587                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10304721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31912744                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15467168                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1010702                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5427973                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6554736                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               224819                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             40786618                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31061907                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23344196                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14755271                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                295772                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                431883                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              8055969                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 7877032                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2787                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        40783831                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       5559976                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             65572                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3924635                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         65560                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    93046799                       # The number of ROB reads
system.cpu0.rob.rob_writes                   61433958                       # The number of ROB writes
system.cpu0.timesIdled                         111554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2386                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.427318                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4104242                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4169820                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           529909                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7865396                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10903                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15081                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4178                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8185884                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2002                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3321                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           451870                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4285618                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1460416                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         145972                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9492836                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19645003                       # Number of instructions committed
system.cpu1.commit.committedOps              19715128                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     63233694                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.311782                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.332481                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     57310460     90.63%     90.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3010424      4.76%     95.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       682183      1.08%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       207160      0.33%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       233269      0.37%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        67537      0.11%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        70946      0.11%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       191299      0.30%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1460416      2.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     63233694                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18757                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19470399                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4598553                       # Number of loads committed
system.cpu1.commit.membars                     105230                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       105230      0.53%      0.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14497930     73.54%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            216      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4601874     23.34%     97.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        509474      2.58%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19715128                       # Class of committed instruction
system.cpu1.commit.refs                       5111348                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19645003                       # Number of Instructions Simulated
system.cpu1.committedOps                     19715128                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.408361                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.408361                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             45963997                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                78701                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3410691                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              31644733                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2919041                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14653215                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                453473                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               225469                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               815336                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8185884                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1984532                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     61397577                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                26437                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          162                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      36861897                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           45                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1063034                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.122255                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2875695                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4115145                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.550529                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          64805062                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.574887                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.880933                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                40390061     62.33%     62.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14123364     21.79%     84.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8617625     13.30%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1339905      2.07%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   68772      0.11%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   93749      0.14%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  109928      0.17%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19427      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   42231      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            64805062                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2152203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              476241                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5423068                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.408612                       # Inst execution rate
system.cpu1.iew.exec_refs                     9175342                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    657817                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17707316                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7016560                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             69094                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           277481                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              757182                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29143498                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8517525                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           347995                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27359560                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                187233                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9343343                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                453473                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9655363                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       487594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1273                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2418007                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       244387                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       272551                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        203690                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19437031                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24395754                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.806670                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15679263                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.364348                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24491531                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35141077                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18362742                       # number of integer regfile writes
system.cpu1.ipc                              0.293396                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.293396                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           106749      0.39%      0.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18241334     65.84%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 279      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8675295     31.31%     97.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             683494      2.47%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27707555                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     518976                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018730                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 173161     33.37%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                344891     66.46%     99.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  924      0.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28119782                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         120892738                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24395754                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         38571928                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  28924294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27707555                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             219204                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9428370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           153590                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         73232                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5868944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     64805062                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.427552                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.030054                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           50648731     78.16%     78.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7478067     11.54%     89.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3271131      5.05%     94.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1502244      2.32%     97.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1062726      1.64%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             367921      0.57%     99.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             264356      0.41%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             175239      0.27%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              34647      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       64805062                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.413810                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            96741                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            5020                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7016560                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             757182                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1513                       # number of misc regfile reads
system.cpu1.numCycles                        66957265                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17955674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31968756                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14860814                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1020638                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3666509                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6989033                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               224398                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             39963601                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              30414744                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           22977095                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14466461                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                148181                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                453473                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8324486                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8116281                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        39963601                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5925377                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             66651                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3860324                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         66666                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    90971817                       # The number of ROB reads
system.cpu1.rob.rob_writes                   59988788                       # The number of ROB writes
system.cpu1.timesIdled                          24840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.950739                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4298147                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4343724                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           541826                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8093811                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10921                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15564                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4643                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8416503                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1804                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3325                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           472252                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4371274                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1453450                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         157234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10007752                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            19976273                       # Number of instructions committed
system.cpu2.commit.committedOps              20052018                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     66633414                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.300930                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.299842                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     60432202     90.69%     90.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3215856      4.83%     95.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       727739      1.09%     96.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       246390      0.37%     96.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       227300      0.34%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        67052      0.10%     97.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        74521      0.11%     97.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       188904      0.28%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1453450      2.18%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     66633414                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18713                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19799045                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4764380                       # Number of loads committed
system.cpu2.commit.membars                     113606                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       113606      0.57%      0.57% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14696915     73.29%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            206      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4767705     23.78%     97.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        473182      2.36%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         20052018                       # Class of committed instruction
system.cpu2.commit.refs                       5240887                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   19976273                       # Number of Instructions Simulated
system.cpu2.committedOps                     20052018                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.523537                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.523537                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             48785904                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                70649                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3609933                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              32642343                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3007567                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15159278                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                473920                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               197520                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               852037                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8416503                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2190563                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     64639878                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                27212                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          171                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      37940270                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1086988                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.119574                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3095144                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4309068                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.539023                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          68278706                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.560534                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.865619                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                42994781     62.97%     62.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                14764059     21.62%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8854925     12.97%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1360142      1.99%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   64303      0.09%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   91320      0.13%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   82492      0.12%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   24024      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   42660      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            68278706                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2108431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              498779                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5578999                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.400708                       # Inst execution rate
system.cpu2.iew.exec_refs                     9592144                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    607207                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17741219                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7328067                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             71620                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           283340                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              731446                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           29989565                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8984937                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           360918                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28204689                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                185897                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             11103603                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                473920                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             11411244                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       516696                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            1215                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2563687                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       254939                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            88                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       287472                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        211307                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 19875589                       # num instructions consuming a value
system.cpu2.iew.wb_count                     25009716                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.808839                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16076161                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.355317                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25121302                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36155154                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18881893                       # number of integer regfile writes
system.cpu2.ipc                              0.283806                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.283806                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           115147      0.40%      0.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18671573     65.36%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 253      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.77% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9144428     32.01%     97.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             633802      2.22%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28565607                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     545267                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019088                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 169873     31.15%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     31.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                374189     68.62%     99.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1205      0.22%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              28995727                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         126120206                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     25009716                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         39927193                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  29761998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28565607                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             227567                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        9937547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           165019                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         70333                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6199466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     68278706                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.418368                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.016296                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           53654432     78.58%     78.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7695969     11.27%     89.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3409588      4.99%     94.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1564465      2.29%     97.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1111154      1.63%     98.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             381637      0.56%     99.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             258537      0.38%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             170348      0.25%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              32576      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       68278706                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.405836                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           113811                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            7222                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7328067                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             731446                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1541                       # number of misc regfile reads
system.cpu2.numCycles                        70387137                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    14526262                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               33712773                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15142802                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1005016                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3786709                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               7780015                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               227699                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41178584                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31326383                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           23685502                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 14974473                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                115010                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                473920                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9076388                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8542700                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        41178584                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6254443                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             71375                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4120926                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         71400                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    95229854                       # The number of ROB reads
system.cpu2.rob.rob_writes                   61766378                       # The number of ROB writes
system.cpu2.timesIdled                          24615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.304734                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4551695                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4630189                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           593277                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8148452                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11027                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          15732                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4705                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8462957                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1842                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3099                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           515034                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4295175                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1382177                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         149746                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10193691                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19591531                       # Number of instructions committed
system.cpu3.commit.committedOps              19663598                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     64977859                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.302620                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.290668                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     58675364     90.30%     90.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3342490      5.14%     95.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       786334      1.21%     96.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       279253      0.43%     97.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       165999      0.26%     97.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        78766      0.12%     97.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        76893      0.12%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       190583      0.29%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1382177      2.13%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     64977859                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18536                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19417860                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4638006                       # Number of loads committed
system.cpu3.commit.membars                     108217                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       108217      0.55%      0.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14494241     73.71%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            220      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.26% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4641105     23.60%     97.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        419411      2.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19663598                       # Class of committed instruction
system.cpu3.commit.refs                       5060516                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19591531                       # Number of Instructions Simulated
system.cpu3.committedOps                     19663598                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.513800                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.513800                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             46690871                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                79093                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3782790                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32487810                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3179416                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15462722                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                516575                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               232991                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               820377                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8462957                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2236494                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     62954742                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                28948                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37991962                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1189636                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.122935                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3120238                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4562722                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.551882                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66669961                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.576573                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.881267                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                41349903     62.02%     62.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                14868073     22.30%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8723476     13.08%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1375206      2.06%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   65276      0.10%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   89720      0.13%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  137115      0.21%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   22479      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   38713      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66669961                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2170770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              545749                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5510030                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.403264                       # Inst execution rate
system.cpu3.iew.exec_refs                     9248367                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    537367                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               17733999                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7208507                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             72766                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           301244                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              687407                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           29787825                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8711000                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           392012                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27761011                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                183615                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9926223                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                516575                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10232291                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       489504                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            1213                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2570501                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       264897                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            81                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       295176                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        250573                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19514529                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24727238                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.807486                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15757714                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.359195                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24855182                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35562404                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18757674                       # number of integer regfile writes
system.cpu3.ipc                              0.284592                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.284592                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           109644      0.39%      0.39% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18615103     66.12%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 239      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8874249     31.52%     98.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             553384      1.97%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              28153023                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     509931                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.018113                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 162276     31.82%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     31.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                346480     67.95%     99.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1175      0.23%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28553310                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         123647997                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24727238                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         39912122                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29557262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 28153023                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             230563                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10124227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           162059                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         80817                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6273720                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66669961                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.422274                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.012457                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52125365     78.18%     78.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7687078     11.53%     89.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3426519      5.14%     94.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1556238      2.33%     97.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1088248      1.63%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             352459      0.53%     99.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             240126      0.36%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             163274      0.24%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30654      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66669961                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.408959                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           106201                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            5687                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7208507                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             687407                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1427                       # number of misc regfile reads
system.cpu3.numCycles                        68840731                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16072295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               32469413                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14887771                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                985315                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3984662                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7308618                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               229652                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             40900339                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31128596                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23591785                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15221248                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 75936                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                516575                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8535260                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8704014                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        40900339                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5942803                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             72418                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3907272                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         72428                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    93442948                       # The number of ROB reads
system.cpu3.rob.rob_writes                   61408320                       # The number of ROB writes
system.cpu3.timesIdled                          23853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4729183                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               100807                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5412941                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             423470                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                106749                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5008707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9153215                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2605767                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1265279                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3530707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2828580                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8848443                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4093859                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4929068                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       317191                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3829242                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7828                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21860                       # Transaction distribution
system.membus.trans_dist::ReadExReq             47931                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4929071                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            92                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14129802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14129802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    338801792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               338801792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25883                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5006782                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5006782    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5006782                       # Request fanout histogram
system.membus.respLayer1.occupancy        25459597473                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             59.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11836802156                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1690                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          846                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8624711.583924                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   18160749.344669                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          846    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    248868500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            846                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    35193145500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7296506000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2163968                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2163968                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2163968                       # number of overall hits
system.cpu2.icache.overall_hits::total        2163968                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26594                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26594                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26594                       # number of overall misses
system.cpu2.icache.overall_misses::total        26594                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1713108498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1713108498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1713108498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1713108498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2190562                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2190562                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2190562                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2190562                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.012140                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012140                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.012140                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012140                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64417.105287                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64417.105287                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64417.105287                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64417.105287                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3503                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    44.341772                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25158                       # number of writebacks
system.cpu2.icache.writebacks::total            25158                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1436                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1436                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1436                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1436                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25158                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25158                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25158                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25158                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1596811498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1596811498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1596811498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1596811498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011485                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011485                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011485                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011485                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63471.321170                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63471.321170                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63471.321170                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63471.321170                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25158                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2163968                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2163968                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26594                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26594                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1713108498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1713108498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2190562                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2190562                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.012140                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012140                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64417.105287                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64417.105287                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1436                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1436                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25158                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25158                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1596811498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1596811498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011485                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011485                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63471.321170                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63471.321170                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2255094                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25190                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            89.523382                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4406282                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4406282                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4515503                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4515503                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4515503                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4515503                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2251807                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2251807                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2251807                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2251807                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 172504663810                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 172504663810                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 172504663810                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 172504663810                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6767310                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6767310                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6767310                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6767310                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.332748                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.332748                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.332748                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.332748                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 76607.215365                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 76607.215365                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 76607.215365                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 76607.215365                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     25018699                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         6479                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           544601                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             91                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    45.939502                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    71.197802                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1045368                       # number of writebacks
system.cpu2.dcache.writebacks::total          1045368                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1196135                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1196135                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1196135                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1196135                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1055672                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1055672                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1055672                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1055672                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  86271469603                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  86271469603                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  86271469603                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  86271469603                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.155996                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.155996                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.155996                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.155996                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 81721.850729                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81721.850729                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 81721.850729                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81721.850729                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1045368                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4188361                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4188361                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2144529                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2144529                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 165281650000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 165281650000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6332890                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6332890                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.338634                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.338634                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 77071.305634                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77071.305634                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1113475                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1113475                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1031054                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1031054                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  84891152000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  84891152000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.162809                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.162809                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 82334.341363                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82334.341363                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       327142                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        327142                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       107278                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       107278                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   7223013810                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   7223013810                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       434420                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       434420                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.246945                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.246945                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 67329.870150                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 67329.870150                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        82660                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        82660                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24618                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24618                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1380317603                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1380317603                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056669                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056669                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 56069.445243                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 56069.445243                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        38259                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        38259                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1524                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1524                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     39650000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     39650000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        39783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        39783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.038308                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.038308                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26017.060367                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26017.060367                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          592                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          592                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          932                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          932                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13631000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13631000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.023427                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.023427                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14625.536481                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14625.536481                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        32618                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        32618                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5836                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5836                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     49494500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     49494500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        38454                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        38454                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.151766                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.151766                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8480.894448                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8480.894448                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5806                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5806                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     43840500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     43840500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.150986                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.150986                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7550.895625                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7550.895625                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2213500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2213500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2061500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2061500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1065                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1065                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2260                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2260                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     15781500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     15781500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3325                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3325                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.679699                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.679699                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  6982.964602                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  6982.964602                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2260                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2260                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13521500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13521500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.679699                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.679699                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  5982.964602                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  5982.964602                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.096588                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5655037                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1057037                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.349895                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.096588                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.971768                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.971768                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14754753                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14754753                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1438                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          720                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11207841.666667                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   24835093.085735                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          720    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    262324500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            720                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34420005500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8069646000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2210912                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2210912                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2210912                       # number of overall hits
system.cpu3.icache.overall_hits::total        2210912                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25582                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25582                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25582                       # number of overall misses
system.cpu3.icache.overall_misses::total        25582                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1721849499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1721849499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1721849499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1721849499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2236494                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2236494                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2236494                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2236494                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011438                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011438                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011438                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011438                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67307.071339                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67307.071339                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67307.071339                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67307.071339                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         5808                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               91                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    63.824176                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24227                       # number of writebacks
system.cpu3.icache.writebacks::total            24227                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1355                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1355                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1355                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1355                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24227                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24227                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24227                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24227                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1599703999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1599703999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1599703999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1599703999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.010833                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.010833                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.010833                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.010833                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 66029.801420                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66029.801420                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 66029.801420                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66029.801420                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24227                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2210912                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2210912                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25582                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25582                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1721849499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1721849499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2236494                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2236494                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011438                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011438                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67307.071339                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67307.071339                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1355                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1355                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24227                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24227                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1599703999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1599703999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.010833                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.010833                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 66029.801420                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66029.801420                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2283354                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24259                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            94.123995                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4497215                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4497215                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4425050                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4425050                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4425050                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4425050                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2187548                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2187548                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2187548                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2187548                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 167290167358                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 167290167358                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 167290167358                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 167290167358                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6612598                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6612598                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6612598                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6612598                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.330815                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.330815                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.330815                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.330815                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 76473.827024                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 76473.827024                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 76473.827024                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 76473.827024                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     23503499                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         8090                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           517376                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            111                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    45.428275                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    72.882883                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1012037                       # number of writebacks
system.cpu3.dcache.writebacks::total          1012037                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1164834                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1164834                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1164834                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1164834                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1022714                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1022714                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1022714                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1022714                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  82838648638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  82838648638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  82838648638                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  82838648638                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.154661                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.154661                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.154661                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.154661                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 80998.840964                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80998.840964                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 80998.840964                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80998.840964                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1012037                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4137106                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4137106                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2093084                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2093084                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 161006585500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 161006585500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6230190                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6230190                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.335958                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.335958                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 76923.136147                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 76923.136147                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1094577                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1094577                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       998507                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       998507                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  81500696000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  81500696000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.160269                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.160269                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 81622.558480                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81622.558480                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       287944                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        287944                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        94464                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        94464                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   6283581858                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6283581858                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       382408                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       382408                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.247024                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.247024                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 66518.270008                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66518.270008                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        70257                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        70257                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        24207                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        24207                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1337952638                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1337952638                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.063301                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.063301                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 55271.311521                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 55271.311521                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        36584                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        36584                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1355                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1355                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     42739000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     42739000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        37939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        37939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.035715                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.035715                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31541.697417                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31541.697417                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          483                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          483                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          872                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          872                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16265000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16265000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.022984                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.022984                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18652.522936                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18652.522936                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        31110                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        31110                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5708                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5708                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     47137500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     47137500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        36818                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        36818                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.155033                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.155033                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8258.146461                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8258.146461                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5681                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5681                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     41572500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     41572500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.154300                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.154300                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7317.813765                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7317.813765                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1649000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1649000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1533000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1533000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1108                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1108                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1991                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1991                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     16258999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     16258999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3099                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3099                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.642465                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.642465                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  8166.247614                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  8166.247614                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1989                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1989                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     14267999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     14267999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.641820                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.641820                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  7173.453494                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  7173.453494                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.999781                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5526730                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1023476                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.399961                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.999781                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.968743                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.968743                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14404355                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14404355                       # Number of data accesses
system.cpu0.numPwrStateTransitions                506                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          253                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    20365561.264822                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   54009850.677350                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          253    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    369266000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            253                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    37337164500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5152487000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1892953                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1892953                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1892953                       # number of overall hits
system.cpu0.icache.overall_hits::total        1892953                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       115738                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115738                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       115738                       # number of overall misses
system.cpu0.icache.overall_misses::total       115738                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6837034985                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6837034985                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6837034985                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6837034985                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2008691                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2008691                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2008691                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2008691                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.057619                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.057619                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.057619                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.057619                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 59073.381128                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59073.381128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 59073.381128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59073.381128                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        13371                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              332                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.274096                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109278                       # number of writebacks
system.cpu0.icache.writebacks::total           109278                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6459                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6459                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6459                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6459                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109279                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109279                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109279                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109279                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6406459485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6406459485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6406459485                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6406459485                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.054403                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.054403                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.054403                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.054403                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 58624.799687                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58624.799687                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 58624.799687                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58624.799687                       # average overall mshr miss latency
system.cpu0.icache.replacements                109278                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1892953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1892953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       115738                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115738                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6837034985                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6837034985                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2008691                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2008691                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.057619                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.057619                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 59073.381128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59073.381128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6459                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6459                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109279                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109279                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6406459485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6406459485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.054403                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.054403                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 58624.799687                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58624.799687                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2003712                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109310                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.330546                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4126660                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4126660                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4551479                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4551479                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4551479                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4551479                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2306045                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2306045                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2306045                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2306045                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 172803511015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 172803511015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 172803511015                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 172803511015                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6857524                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6857524                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6857524                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6857524                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.336280                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.336280                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.336280                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.336280                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74935.012550                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74935.012550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74935.012550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74935.012550                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23134660                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8328                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           521334                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            112                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.375890                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.357143                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1038178                       # number of writebacks
system.cpu0.dcache.writebacks::total          1038178                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1259162                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1259162                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1259162                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1259162                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1046883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1046883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1046883                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1046883                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  83154226966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  83154226966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  83154226966                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  83154226966                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.152662                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.152662                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.152662                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.152662                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79430.296381                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79430.296381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79430.296381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79430.296381                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1038178                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      4024313                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4024313                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2106841                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2106841                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 160042930000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 160042930000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6131154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6131154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.343629                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.343629                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75963.459037                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75963.459037                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1104214                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1104214                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1002627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1002627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  80441278500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  80441278500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.163530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.163530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80230.512943                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80230.512943                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       527166                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        527166                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       199204                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       199204                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  12760581015                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12760581015                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       726370                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726370                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.274246                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.274246                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64057.855339                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64057.855339                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       154948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       154948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2712948466                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2712948466                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060928                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060928                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 61301.257818                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61301.257818                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32469                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32469                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2460                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2460                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63817500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63817500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        34929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        34929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.070429                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.070429                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25942.073171                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25942.073171                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2040                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2040                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          420                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          420                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012024                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012024                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12433.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12433.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27103                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27103                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6874                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6874                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     65328000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     65328000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        33977                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33977                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.202313                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.202313                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9503.636893                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9503.636893                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6835                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6835                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     58524000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     58524000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.201165                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.201165                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8562.399415                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8562.399415                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       535000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       535000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       504000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       504000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2078                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2078                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1366                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1366                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     16487499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     16487499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3444                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3444                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.396632                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.396632                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12069.911420                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12069.911420                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1366                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1366                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     15121499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     15121499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.396632                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.396632                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11069.911420                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11069.911420                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.329166                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5669613                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1046644                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.416945                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.329166                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.979036                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979036                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         14906360                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        14906360                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               50414                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              366487                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              356829                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               11464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              358103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               10531                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              355735                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1521095                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              50414                       # number of overall hits
system.l2.overall_hits::.cpu0.data             366487                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11532                       # number of overall hits
system.l2.overall_hits::.cpu1.data             356829                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              11464                       # number of overall hits
system.l2.overall_hits::.cpu2.data             358103                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              10531                       # number of overall hits
system.l2.overall_hits::.cpu3.data             355735                       # number of overall hits
system.l2.overall_hits::total                 1521095                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             58864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            670013                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            645792                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             13694                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            687572                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             13696                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            656695                       # number of demand (read+write) misses
system.l2.demand_misses::total                2759845                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            58864                       # number of overall misses
system.l2.overall_misses::.cpu0.data           670013                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13519                       # number of overall misses
system.l2.overall_misses::.cpu1.data           645792                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            13694                       # number of overall misses
system.l2.overall_misses::.cpu2.data           687572                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            13696                       # number of overall misses
system.l2.overall_misses::.cpu3.data           656695                       # number of overall misses
system.l2.overall_misses::total               2759845                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5682349722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  76276705708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1421155335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  74513133452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1412107868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  79433400077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1428760895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  76089773131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     316257386188                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5682349722                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  76276705708                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1421155335                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  74513133452                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1412107868                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  79433400077                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1428760895                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  76089773131                       # number of overall miss cycles
system.l2.overall_miss_latency::total    316257386188                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109278                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1036500                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1002621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25158                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1045675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1012430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4280940                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109278                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1036500                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1002621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25158                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1045675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1012430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4280940                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.538663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.646419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.539659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.644104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.544320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.657539                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.565320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.648632                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.644682                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.538663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.646419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.539659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.644104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.544320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.657539                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.565320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.648632                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.644682                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 96533.530205                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113843.620509                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 105122.814927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115382.558861                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103118.728494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115527.392152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 104319.574693                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 115867.751591                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114592.444934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 96533.530205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113843.620509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 105122.814927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115382.558861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103118.728494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115527.392152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 104319.574693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 115867.751591                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114592.444934                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4321876                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    347066                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.452606                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2100450                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              317191                       # number of writebacks
system.l2.writebacks::total                    317191                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1078                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          87439                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4541                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          81444                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4482                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          82363                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4173                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          79332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              344852                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1078                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         87439                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4541                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         81444                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4482                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         82363                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4173                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         79332                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             344852                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       582574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       564348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       605209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       577363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2414993                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       582574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       564348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       605209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       577363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3469102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5884095                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5020542740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  64530236826                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    907548874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  63275134108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    907616419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  67731285663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    942915434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  64894464741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 268209744805                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5020542740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  64530236826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    907548874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  63275134108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    907616419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  67731285663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    942915434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  64894464741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 253279875918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 521489620723                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.528798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.562059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.358389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.562873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.366166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.578774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.393074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.570274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564127                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.528798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.562059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.358389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.562873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.366166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.578774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.393074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.570274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.374487                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 86881.645035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 110767.450703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 101085.862553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112120.773190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 98525.447134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111913.877128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 99014.536806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112398.031639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111060.257651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 86881.645035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 110767.450703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 101085.862553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112120.773190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 98525.447134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111913.877128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 99014.536806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112398.031639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73010.212994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88626.988640                       # average overall mshr miss latency
system.l2.replacements                        7205900                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       377167                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           377167                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       377167                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       377167                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2253848                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2253848                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2253848                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2253848                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3469102                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3469102                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 253279875918                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 253279875918                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73010.212994                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73010.212994                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             191                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             206                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             187                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  612                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           440                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           170                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           228                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                997                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9456500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       466000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       357500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       511999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10791999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          468                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          350                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          376                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          415                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1609                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.940171                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.454286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.452128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.549398                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.619640                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21492.045455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2930.817610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2102.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2245.609649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10824.472417                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          439                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          170                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          226                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           993                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9101000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3204499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3434500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4615999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20355998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.938034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.451429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.452128                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.544578                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.617154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20731.207289                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20281.639241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20202.941176                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20424.774336                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20499.494461                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           578                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           385                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           353                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           449                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1765                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1056                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          730                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          766                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          664                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3216                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     20434970                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     16077470                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     16748472                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     14637473                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     67898385                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1634                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4981                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.646267                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.654709                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.684540                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.596586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.645653                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19351.297348                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 22023.931507                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 21864.845953                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22044.387048                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21112.681903                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1053                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          727                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          764                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          663                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3207                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     21439495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14770997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     15442489                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     13424496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     65077477                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.644431                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.652018                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.682752                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.595687                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.643847                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20360.394112                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20317.740028                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20212.681937                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20248.108597                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20292.322108                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            10327                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            11188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            11530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47230                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          28333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12061                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          12427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          11432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               64253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2449438697                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1168575733                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1196663219                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1149504229                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5964181878                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.666377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.538726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.526233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.497866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86451.794621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96888.793052                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 96295.422789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 100551.454601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92823.399343                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8833                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3464                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2793                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         1806                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            16896                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        19500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         9634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         9626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          47357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1721886217                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    849808754                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    920436229                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    930840245                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4422971445                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.458629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.384000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.407961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.419214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.424791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88301.857282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98849.453763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 95540.401599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 96700.627987                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93396.360517                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         50414                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         11464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         10531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              83941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        58864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        13694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        13696                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5682349722                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1421155335                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1412107868                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1428760895                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9944373820                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25158                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.538663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.539659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.544320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.565320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.543089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 96533.530205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 105122.814927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103118.728494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 104319.574693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99669.989075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1078                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4541                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4482                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4173                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14274                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57786                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        85499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5020542740                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    907548874                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    907616419                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    942915434                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7778623467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.528798                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.358389                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.366166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.393074                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.465392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 86881.645035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 101085.862553                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 98525.447134                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 99014.536806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90979.116329                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       352302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       346502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       346915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       344205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1389924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       641680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       633731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       675145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       645263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2595819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  73827267011                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  73344557719                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  78236736858                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  74940268902                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 300348830490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       993982                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       980233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1022060                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       989468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3985743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.645565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.646511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.660573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.652131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.651276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115053.090343                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115734.527298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 115881.383789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116139.107468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115704.843246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        78606                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        77980                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        79570                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        77526                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       313682                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       563074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       555751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       595575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       567737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2282137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  62808350609                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  62425325354                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  66810849434                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  63963624496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 256008149893                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.566483                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.566958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.582720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.573780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.572575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 111545.464022                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112326.069326                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112178.733886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112664.181647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112179.132932                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                36                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           53                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             136                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1457999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       687000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       650498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       106000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2901497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           172                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.841270                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.820513                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.763158                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.687500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.790698                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27509.415094                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21468.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 22430.965517                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  4818.181818                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21334.536765                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           92                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       447000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       584497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       390000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       397000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1818497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.365079                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.743590                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.526316                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.625000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.534884                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19434.782609                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20155.068966                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19850                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19766.271739                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999941                       # Cycle average of tags in use
system.l2.tags.total_refs                     9133778                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7206044                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.267516                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.125501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.288977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.915592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.133517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.432932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.142688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.767150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.149461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.535275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.508849                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.314461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.076806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.074487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.070864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.367326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62565628                       # Number of tag accesses
system.l2.tags.data_accesses                 62565628                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3698496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37332544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        574848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      36156544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        589632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      38776320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        609472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      36992960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    163770752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          318501568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3698496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       574848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       589632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       609472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5472448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20300224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20300224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         583321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         564946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         605880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         578015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2558918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4976587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       317191                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             317191                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         87044630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        878626740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13529130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        850949413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13877073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        912606214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         14344010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        870634583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3854367975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7495979768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     87044630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13529130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13877073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     14344010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        128794843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      477768663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            477768663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      477768663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        87044630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       878626740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13529130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       850949413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13877073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       912606214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        14344010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       870634583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3854367975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7973748431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    287004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    568775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    553500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    593474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    566665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2535868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001486008750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6178980                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             271297                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4976590                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     317191                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4976590                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   317191                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  72800                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30187                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            156761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            194787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            190887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            204940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            273845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            654070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1343102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            301112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            235274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            136871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           136603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           279496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           141123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14084                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 246116070422                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24518950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            338062132922                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50188.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68938.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4102195                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  257534                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4976590                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               317191                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  118012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  189956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  201986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  232877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  257439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  270875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  283239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  292654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  335584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 548426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 877379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 613847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 204460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 142743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  93700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  53879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  24909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       831079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    399.735727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.206000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.537948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       145096     17.46%     17.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       296524     35.68%     53.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        76426      9.20%     62.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62182      7.48%     69.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35066      4.22%     74.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21859      2.63%     76.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19213      2.31%     78.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14745      1.77%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       159968     19.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       831079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     278.609454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    110.868466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    501.759342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         14543     82.63%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         2071     11.77%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          668      3.80%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          158      0.90%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           61      0.35%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           25      0.14%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           18      0.10%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           18      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            5      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           10      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            5      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            6      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.307028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.266792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.308035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16121     91.59%     91.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              195      1.11%     92.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              491      2.79%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              244      1.39%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              175      0.99%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              115      0.65%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               81      0.46%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               54      0.31%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               41      0.23%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.13%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.10%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                9      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                5      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              313842560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4659200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18369280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               318501760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20300224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7386.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       432.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7495.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    477.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        61.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42489702000                       # Total gap between requests
system.mem_ctrls.avgGap                       8026.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3698560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     36401600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       574848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     35424000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       589632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     37982336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       609472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     36266560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    162295552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18369280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 87046136.398647561669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 856716840.805342912674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13529129.557581802830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 833708885.562405705452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13877073.103317873552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 893919687.715019226074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 14344010.329197451472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 853538655.171130299568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3819648932.634808540344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 432323621.199858486652                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       583321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       564946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       605880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       578015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2558920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       317191                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2613907161                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  39942608549                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    527720677                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  39415790227                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    517882715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  42160577924                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    541064395                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  40482820968                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 171859760306                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1222570339662                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     45231.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     68474.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     58753.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69769.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     56212.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69585.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     56816.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     70037.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67161.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3854366.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2494016280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1325604885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11311802040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          638818380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3354090480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19119491190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        215401920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        38459225175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        905.143342                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    400185031                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1418820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40670646469                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3439902060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1828339920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23701237140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          859426020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3354090480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19230211980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        122163360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52535370960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1236.427438                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    149953674                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1418820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40920877826                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1660                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          831                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10844085.439230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28599718.922568                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          831    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    450713500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            831                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    33478216500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9011435000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1958163                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1958163                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1958163                       # number of overall hits
system.cpu1.icache.overall_hits::total        1958163                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26368                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26368                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26368                       # number of overall misses
system.cpu1.icache.overall_misses::total        26368                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1730743498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1730743498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1730743498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1730743498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1984531                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1984531                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1984531                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1984531                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013287                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013287                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013287                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013287                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65638.027078                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65638.027078                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65638.027078                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65638.027078                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4323                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               95                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    45.505263                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25051                       # number of writebacks
system.cpu1.icache.writebacks::total            25051                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1317                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1317                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1317                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1317                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25051                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25051                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25051                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25051                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1606826999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1606826999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1606826999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1606826999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012623                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012623                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012623                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012623                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64142.229811                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64142.229811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64142.229811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64142.229811                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25051                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1958163                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1958163                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26368                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26368                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1730743498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1730743498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1984531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1984531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013287                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013287                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65638.027078                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65638.027078                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1317                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1317                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25051                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25051                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1606826999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1606826999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012623                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012623                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64142.229811                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64142.229811                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2051808                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25083                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.800742                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3994113                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3994113                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4332481                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4332481                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4332481                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4332481                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2194744                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2194744                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2194744                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2194744                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 166619652487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 166619652487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 166619652487                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 166619652487                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6527225                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6527225                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6527225                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6527225                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.336245                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.336245                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.336245                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.336245                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75917.579675                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75917.579675                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75917.579675                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75917.579675                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23010208                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5003                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           515331                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             74                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.651317                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.608108                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1001804                       # number of writebacks
system.cpu1.dcache.writebacks::total          1001804                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1182377                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1182377                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1182377                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1182377                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1012367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1012367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1012367                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1012367                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  81231996688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  81231996688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  81231996688                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  81231996688                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.155099                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.155099                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.155099                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.155099                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80239.672656                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80239.672656                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80239.672656                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80239.672656                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1001803                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3973921                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3973921                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2079738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2079738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 158647612000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 158647612000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6053659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6053659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.343551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.343551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76282.499046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76282.499046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1090759                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1090759                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       988979                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       988979                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  79890052500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  79890052500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80780.332545                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80780.332545                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       358560                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        358560                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       115006                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       115006                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7972040487                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7972040487                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       473566                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       473566                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.242851                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.242851                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69318.474575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69318.474575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        91618                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        91618                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23388                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23388                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1341944188                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1341944188                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049387                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049387                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57377.466564                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57377.466564                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35357                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35357                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1552                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1552                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43396000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43396000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        36909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        36909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.042049                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.042049                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27961.340206                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27961.340206                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          654                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          654                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          898                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          898                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13727500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13727500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.024330                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.024330                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15286.748330                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15286.748330                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        29864                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        29864                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5757                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5757                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     49006000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     49006000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.161618                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.161618                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8512.419663                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8512.419663                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5724                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5724                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     43403000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     43403000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.160692                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.160692                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7582.634521                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7582.634521                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1788500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1788500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1667500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1667500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1100                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1100                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2221                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2221                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     17149000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     17149000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3321                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3321                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.668774                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.668774                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  7721.296713                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  7721.296713                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2220                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2220                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     14928000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     14928000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.668473                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.668473                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  6724.324324                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  6724.324324                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.881953                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5421604                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1013639                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.348654                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.881953                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.965061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14219763                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14219763                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42489651500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4207833                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       694358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3903924                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6888709                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4858028                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8435                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23626                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          32061                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          420                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115960                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183714                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4024128                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          172                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          172                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3132362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        75153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3027171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3157277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        72681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3057317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12925269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13987584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    132779712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3206528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    128283072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3220224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    133826944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3101056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    129566272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              547971392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12132701                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23071552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16538593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.552504                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.895587                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10686020     64.61%     64.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3676698     22.23%     86.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1260503      7.62%     94.47% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 721551      4.36%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 193821      1.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16538593                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8806990728                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1616567208                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          39973924                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1566318662                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          38421359                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1601759090                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164421211                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1551728596                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          39795373                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31519                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
