# ğŸ’« About Me:
ğŸ‘¨â€ğŸ’» About Me<br><br>Electronics & Communication Engineering graduate specializing in VLSI Design and Verification, with a strong focus on RTL Design and UVM-based Functional Verification. Currently undergoing professional training at VLSI 1st, Bengaluru, where I am gaining hands-on experience in Verilog, SystemVerilog, UVM, digital design methodologies, and simulation workflows.<br>I am passionate about building robust RTL designs, developing structured verification environments, and applying industry-standard verification practices.<br><br>ğŸ”­ Iâ€™m currently working on<br><br>* RTL design using Verilog and System Verilog<br>* Developing UVM-based verification environments(testbenches, scoreboards, sequences, and coverage)<br>* Building mini VLSI and verification projects to strengthen practical expertise.<br><br> ğŸ‘¯ Iâ€™m looking to collaborate on<br><br>* RTL Design and Functional Verification projects<br>* Open-source VLSI, EDA, or verification-related initiatives<br>* Digital design, simulation, and verification-based implementations<br><br> ğŸ¤ Iâ€™m looking for help with<br><br>* Advanced UVM concepts(scoreboards, coverage-driven verification, sequences)<br>* System Verilog Assertions (SVA)and formal verification basics<br>* Industry-level RTL coding standards and verification methodologies<br><br> ğŸŒ± Iâ€™m currently learning<br><br>* In-depth System Verilog and UVM<br>* Functional verification techniques and methodologies<br>* Digital design concepts, timing, and simulation tools<br><br>  ğŸ’¬ Ask me about<br><br>* Verilog / System Verilog<br>* RTL Design principles<br>* UVM Testbench architecture<br>* Basics of Functional Verification<br><br> âš¡ Fun Fact<br><br>I enjoy converting theoretical digital concepts into practical RTL designs and verification models. <br><br>


## ğŸŒ Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/https://www.linkedin.com/in/basavaraja-p-m/) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:basavarajpm931@gmail.com) 

# ğŸ’» Tech Stack:
![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white) ![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white)
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Basavaraja-p-m&theme=vue-dark&hide_border=false&include_all_commits=true&count_private=true)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Basavaraja-p-m&theme=vue-dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Basavaraja-p-m&theme=vue-dark&hide_border=false&include_all_commits=true&count_private=true&layout=compact)

### ğŸ” Top Contributed Repo
![](https://github-contributor-stats.vercel.app/api?username=Basavaraja-p-m&limit=5&theme=dark&combine_all_yearly_contributions=true)

---
[![](https://visitcount.itsvg.in/api?id=Basavaraja-p-m&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
