--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf LCD.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 514 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.706ns.
--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_16 (SLICE_X34Y84.G1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_3 (FF)
  Destination:          my_clkdiv/cnt_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.012 - 0.052)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_3 to my_clkdiv/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.XQ      Tcko                  0.631   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_3
    SLICE_X33Y79.G1      net (fanout=2)        1.335   my_clkdiv/cnt<3>
    SLICE_X33Y79.COUT    Topcyg                1.178   my_clkdiv/comp_wg_cy<1>
                                                       my_clkdiv/comp_wg_lut<1>
                                                       my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.COUT    Tbyp                  0.130   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y84.G1      net (fanout=19)       1.279   my_clkdiv/comp
    SLICE_X34Y84.CLK     Tgck                  0.817   my_clkdiv/cnt<17>
                                                       my_clkdiv/Mcount_cnt_eqn_161
                                                       my_clkdiv/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (3.052ns logic, 2.614ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_11 (FF)
  Destination:          my_clkdiv/cnt_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.012 - 0.040)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_11 to my_clkdiv/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.XQ      Tcko                  0.631   my_clkdiv/cnt<11>
                                                       my_clkdiv/cnt_11
    SLICE_X33Y80.F1      net (fanout=2)        0.822   my_clkdiv/cnt<11>
    SLICE_X33Y80.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<2>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y84.G1      net (fanout=19)       1.279   my_clkdiv/comp
    SLICE_X34Y84.CLK     Tgck                  0.817   my_clkdiv/cnt<17>
                                                       my_clkdiv/Mcount_cnt_eqn_161
                                                       my_clkdiv/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (2.939ns logic, 2.101ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_17 (FF)
  Destination:          my_clkdiv/cnt_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.065ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_17 to my_clkdiv/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y84.XQ      Tcko                  0.631   my_clkdiv/cnt<17>
                                                       my_clkdiv/cnt_17
    SLICE_X33Y81.F1      net (fanout=2)        1.053   my_clkdiv/cnt<17>
    SLICE_X33Y81.XB      Topxb                 1.285   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_lut<4>
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y84.G1      net (fanout=19)       1.279   my_clkdiv/comp
    SLICE_X34Y84.CLK     Tgck                  0.817   my_clkdiv/cnt<17>
                                                       my_clkdiv/Mcount_cnt_eqn_161
                                                       my_clkdiv/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      5.065ns (2.733ns logic, 2.332ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_0 (SLICE_X34Y77.G1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_3 (FF)
  Destination:          my_clkdiv/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.668ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.044 - 0.052)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_3 to my_clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.XQ      Tcko                  0.631   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_3
    SLICE_X33Y79.G1      net (fanout=2)        1.335   my_clkdiv/cnt<3>
    SLICE_X33Y79.COUT    Topcyg                1.178   my_clkdiv/comp_wg_cy<1>
                                                       my_clkdiv/comp_wg_lut<1>
                                                       my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.COUT    Tbyp                  0.130   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y77.G1      net (fanout=19)       1.281   my_clkdiv/comp
    SLICE_X34Y77.CLK     Tgck                  0.817   my_clkdiv/cnt<1>
                                                       my_clkdiv/Mcount_cnt_eqn_01
                                                       my_clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (3.052ns logic, 2.616ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_11 (FF)
  Destination:          my_clkdiv/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.042ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.044 - 0.040)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_11 to my_clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.XQ      Tcko                  0.631   my_clkdiv/cnt<11>
                                                       my_clkdiv/cnt_11
    SLICE_X33Y80.F1      net (fanout=2)        0.822   my_clkdiv/cnt<11>
    SLICE_X33Y80.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<2>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y77.G1      net (fanout=19)       1.281   my_clkdiv/comp
    SLICE_X34Y77.CLK     Tgck                  0.817   my_clkdiv/cnt<1>
                                                       my_clkdiv/Mcount_cnt_eqn_01
                                                       my_clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      5.042ns (2.939ns logic, 2.103ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_17 (FF)
  Destination:          my_clkdiv/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.044 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_17 to my_clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y84.XQ      Tcko                  0.631   my_clkdiv/cnt<17>
                                                       my_clkdiv/cnt_17
    SLICE_X33Y81.F1      net (fanout=2)        1.053   my_clkdiv/cnt<17>
    SLICE_X33Y81.XB      Topxb                 1.285   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_lut<4>
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y77.G1      net (fanout=19)       1.281   my_clkdiv/comp
    SLICE_X34Y77.CLK     Tgck                  0.817   my_clkdiv/cnt<1>
                                                       my_clkdiv/Mcount_cnt_eqn_01
                                                       my_clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (2.733ns logic, 2.334ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_12 (SLICE_X34Y83.G1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_3 (FF)
  Destination:          my_clkdiv/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.582ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.025 - 0.052)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_3 to my_clkdiv/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.XQ      Tcko                  0.631   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_3
    SLICE_X33Y79.G1      net (fanout=2)        1.335   my_clkdiv/cnt<3>
    SLICE_X33Y79.COUT    Topcyg                1.178   my_clkdiv/comp_wg_cy<1>
                                                       my_clkdiv/comp_wg_lut<1>
                                                       my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.COUT    Tbyp                  0.130   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y83.G1      net (fanout=19)       1.195   my_clkdiv/comp
    SLICE_X34Y83.CLK     Tgck                  0.817   my_clkdiv/cnt<13>
                                                       my_clkdiv/Mcount_cnt_eqn_121
                                                       my_clkdiv/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      5.582ns (3.052ns logic, 2.530ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_11 (FF)
  Destination:          my_clkdiv/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.025 - 0.040)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_11 to my_clkdiv/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.XQ      Tcko                  0.631   my_clkdiv/cnt<11>
                                                       my_clkdiv/cnt_11
    SLICE_X33Y80.F1      net (fanout=2)        0.822   my_clkdiv/cnt<11>
    SLICE_X33Y80.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<2>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y83.G1      net (fanout=19)       1.195   my_clkdiv/comp
    SLICE_X34Y83.CLK     Tgck                  0.817   my_clkdiv/cnt<13>
                                                       my_clkdiv/Mcount_cnt_eqn_121
                                                       my_clkdiv/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      4.956ns (2.939ns logic, 2.017ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_17 (FF)
  Destination:          my_clkdiv/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.981ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.025 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_17 to my_clkdiv/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y84.XQ      Tcko                  0.631   my_clkdiv/cnt<17>
                                                       my_clkdiv/cnt_17
    SLICE_X33Y81.F1      net (fanout=2)        1.053   my_clkdiv/cnt<17>
    SLICE_X33Y81.XB      Topxb                 1.285   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_lut<4>
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y83.G1      net (fanout=19)       1.195   my_clkdiv/comp
    SLICE_X34Y83.CLK     Tgck                  0.817   my_clkdiv/cnt<13>
                                                       my_clkdiv/Mcount_cnt_eqn_121
                                                       my_clkdiv/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (2.733ns logic, 2.248ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_clkdiv/clk_slow (SLICE_X31Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/clk_slow (FF)
  Destination:          my_clkdiv/clk_slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/clk_slow to my_clkdiv/clk_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.YQ      Tcko                  0.464   my_clkdiv/clk_slow1
                                                       my_clkdiv/clk_slow
    SLICE_X31Y87.BY      net (fanout=2)        0.619   my_clkdiv/clk_slow1
    SLICE_X31Y87.CLK     Tckdi       (-Th)    -0.140   my_clkdiv/clk_slow1
                                                       my_clkdiv/clk_slow
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.604ns logic, 0.619ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_12 (SLICE_X34Y83.G3), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_12 (FF)
  Destination:          my_clkdiv/cnt_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.294ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_12 to my_clkdiv/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y83.YQ      Tcko                  0.541   my_clkdiv/cnt<13>
                                                       my_clkdiv/cnt_12
    SLICE_X35Y82.F4      net (fanout=2)        0.306   my_clkdiv/cnt<12>
    SLICE_X35Y82.X       Topx                  0.895   Result<12>
                                                       my_clkdiv/cnt<12>_rt
                                                       my_clkdiv/Mcount_cnt_xor<12>
    SLICE_X34Y83.G3      net (fanout=1)        0.035   Result<12>
    SLICE_X34Y83.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<13>
                                                       my_clkdiv/Mcount_cnt_eqn_121
                                                       my_clkdiv/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (1.953ns logic, 0.341ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_11 (FF)
  Destination:          my_clkdiv/cnt_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.829ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.029 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_11 to my_clkdiv/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.XQ      Tcko                  0.505   my_clkdiv/cnt<11>
                                                       my_clkdiv/cnt_11
    SLICE_X35Y81.G3      net (fanout=2)        0.347   my_clkdiv/cnt<11>
    SLICE_X35Y81.COUT    Topcyg                0.942   Result<10>
                                                       my_clkdiv/cnt<11>_rt
                                                       my_clkdiv/Mcount_cnt_cy<11>
    SLICE_X35Y82.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<11>
    SLICE_X35Y82.X       Tcinx                 0.483   Result<12>
                                                       my_clkdiv/Mcount_cnt_xor<12>
    SLICE_X34Y83.G3      net (fanout=1)        0.035   Result<12>
    SLICE_X34Y83.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<13>
                                                       my_clkdiv/Mcount_cnt_eqn_121
                                                       my_clkdiv/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (2.447ns logic, 0.382ns route)
                                                       (86.5% logic, 13.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_9 (FF)
  Destination:          my_clkdiv/cnt_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.029 - 0.034)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_9 to my_clkdiv/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.XQ      Tcko                  0.505   my_clkdiv/cnt<9>
                                                       my_clkdiv/cnt_9
    SLICE_X35Y80.G4      net (fanout=2)        0.308   my_clkdiv/cnt<9>
    SLICE_X35Y80.COUT    Topcyg                0.942   Result<8>
                                                       my_clkdiv/cnt<9>_rt
                                                       my_clkdiv/Mcount_cnt_cy<9>
    SLICE_X35Y81.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<9>
    SLICE_X35Y81.COUT    Tbyp                  0.104   Result<10>
                                                       my_clkdiv/Mcount_cnt_cy<10>
                                                       my_clkdiv/Mcount_cnt_cy<11>
    SLICE_X35Y82.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<11>
    SLICE_X35Y82.X       Tcinx                 0.483   Result<12>
                                                       my_clkdiv/Mcount_cnt_xor<12>
    SLICE_X34Y83.G3      net (fanout=1)        0.035   Result<12>
    SLICE_X34Y83.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<13>
                                                       my_clkdiv/Mcount_cnt_eqn_121
                                                       my_clkdiv/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (2.551ns logic, 0.343ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_0 (SLICE_X34Y77.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_0 (FF)
  Destination:          my_clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.294ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_0 to my_clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.YQ      Tcko                  0.541   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_0
    SLICE_X35Y76.F4      net (fanout=2)        0.306   my_clkdiv/cnt<0>
    SLICE_X35Y76.X       Topx                  0.895   Result<0>
                                                       my_clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       my_clkdiv/Mcount_cnt_xor<0>
    SLICE_X34Y77.G3      net (fanout=1)        0.035   Result<0>
    SLICE_X34Y77.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<1>
                                                       my_clkdiv/Mcount_cnt_eqn_01
                                                       my_clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (1.953ns logic, 0.341ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: my_clkdiv/cnt<5>/CLK
  Logical resource: my_clkdiv/cnt_5/CK
  Location pin: SLICE_X34Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: my_clkdiv/cnt<5>/CLK
  Logical resource: my_clkdiv/cnt_5/CK
  Location pin: SLICE_X34Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: my_clkdiv/cnt<5>/CLK
  Logical resource: my_clkdiv/cnt_5/CK
  Location pin: SLICE_X34Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.706|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 514 paths, 0 nets, and 95 connections

Design statistics:
   Minimum period:   5.706ns{1}   (Maximum frequency: 175.254MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 19 09:27:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



