-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ip_handler_top_ip_handler_compute_ipv4_checksum is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ipDataMetaFifo_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    ipDataMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    ipDataMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    ipDataMetaFifo_empty_n : IN STD_LOGIC;
    ipDataMetaFifo_read : OUT STD_LOGIC;
    ipDataCheckFifo_din : OUT STD_LOGIC_VECTOR (576 downto 0);
    ipDataCheckFifo_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    ipDataCheckFifo_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    ipDataCheckFifo_full_n : IN STD_LOGIC;
    ipDataCheckFifo_write : OUT STD_LOGIC;
    iph_subSumsFifoOut_din : OUT STD_LOGIC_VECTOR (543 downto 0);
    iph_subSumsFifoOut_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    iph_subSumsFifoOut_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    iph_subSumsFifoOut_full_n : IN STD_LOGIC;
    iph_subSumsFifoOut_write : OUT STD_LOGIC );
end;


architecture behav of ip_handler_top_ip_handler_compute_ipv4_checksum is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1024_lc_1 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv32_158 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_157 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_1A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100111";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv32_1B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110111";
    constant ap_const_lv32_1C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_1D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_384_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_3956 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_3956_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_firstWord_load_reg_4084 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op592_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal cics_firstWord : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal cics_ip_sums_sum_V_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_10 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_11 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_12 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_13 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_14 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_15 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_16 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_17 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_18 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_19 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_20 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_21 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_22 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_23 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_24 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_25 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_26 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_27 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_28 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_29 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal ipDataMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ipDataCheckFifo_blk_n : STD_LOGIC;
    signal iph_subSumsFifoOut_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ipDataMetaFifo_read_reg_3960 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_last_V_reg_4028 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln174_fu_881_p1 : STD_LOGIC_VECTOR (576 downto 0);
    signal trunc_ln174_reg_4079 : STD_LOGIC_VECTOR (576 downto 0);
    signal cics_firstWord_load_load_fu_885_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1073_fu_1081_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_reg_4088 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_1_fu_1158_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_1_reg_4093 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_2_fu_1251_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_2_reg_4098 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_3_fu_1328_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_3_reg_4103 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_4_fu_1412_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_4_reg_4108 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_5_fu_1489_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_5_reg_4113 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_6_fu_1582_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_6_reg_4118 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_7_fu_1659_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_7_reg_4123 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_8_fu_1743_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_8_reg_4128 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_9_fu_1820_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_9_reg_4133 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_10_fu_1904_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_10_reg_4138 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_11_fu_1981_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_11_reg_4143 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_12_fu_2065_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_12_reg_4148 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_13_fu_2142_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_13_reg_4153 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_14_fu_2227_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_14_reg_4158 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_15_fu_2304_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_15_reg_4163 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_16_fu_2388_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_16_reg_4168 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_17_fu_2465_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_17_reg_4173 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_18_fu_2549_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_18_reg_4178 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_19_fu_2626_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_19_reg_4183 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_20_fu_2710_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_20_reg_4188 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_21_fu_2787_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_21_reg_4193 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_22_fu_2871_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_22_reg_4198 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_23_fu_2948_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_23_reg_4203 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_24_fu_3032_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_24_reg_4208 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_25_fu_3109_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_25_reg_4213 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_26_fu_3193_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_26_reg_4218 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_27_fu_3270_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_27_reg_4223 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_28_fu_3354_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_28_reg_4228 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_29_fu_3431_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1073_29_reg_4233 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_1_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_2_fu_1363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_3_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_4_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_5_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_6_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_7_fu_2339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_8_fu_2500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_9_fu_2661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_10_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_11_fu_2983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_12_fu_3144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_13_fu_3305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_fu_3440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_fu_3450_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_1_fu_3445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_1_fu_3457_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_2_fu_3469_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_2_fu_3464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_3_fu_3476_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_4_fu_3488_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_3_fu_3483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_5_fu_3495_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_6_fu_3507_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_4_fu_3502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_7_fu_3514_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_8_fu_3526_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_5_fu_3521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_9_fu_3533_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_10_fu_3545_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_6_fu_3540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_11_fu_3552_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_12_fu_3564_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_7_fu_3559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_13_fu_3571_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_14_fu_3583_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_8_fu_3578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_15_fu_3590_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_16_fu_3602_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_9_fu_3597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_17_fu_3609_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_18_fu_3621_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_10_fu_3616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_19_fu_3628_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_20_fu_3640_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_11_fu_3635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_21_fu_3647_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_22_fu_3659_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_12_fu_3654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_23_fu_3666_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_24_fu_3678_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_13_fu_3673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_25_fu_3685_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_26_fu_3697_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_14_fu_3692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_27_fu_3704_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_28_fu_3716_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_15_fu_3711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_29_fu_3723_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln674_1_fu_1021_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_fu_1012_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_fu_1009_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_1024_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_fu_1039_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_fu_1047_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_1053_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_fu_1061_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_30_fu_1065_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_fu_1043_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_fu_1071_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_fu_1077_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i157_i_fu_1099_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i156_i_fu_1090_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_fu_1108_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_1_fu_1116_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_1_fu_1124_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_3_fu_1130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_1_fu_1138_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_31_fu_1142_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_1_fu_1120_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_1_fu_1148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_1_fu_1154_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i160_i_fu_1176_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i159_i_fu_1167_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1193_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_fu_1185_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_2_fu_1209_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_2_fu_1217_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_1223_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_2_fu_1231_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_32_fu_1235_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_2_fu_1213_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_2_fu_1241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_2_fu_1247_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i163_i_fu_1269_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i162_i_fu_1260_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_fu_1278_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_3_fu_1286_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_3_fu_1294_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_1300_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_3_fu_1308_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_33_fu_1312_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_3_fu_1290_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_3_fu_1318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_3_fu_1324_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i166_i_fu_1346_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i165_i_fu_1337_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_fu_1355_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_4_fu_1370_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_4_fu_1378_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_1384_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_4_fu_1392_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_34_fu_1396_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_4_fu_1374_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_4_fu_1402_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_4_fu_1408_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i169_i_fu_1430_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i168_i_fu_1421_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_fu_1439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_5_fu_1447_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_5_fu_1455_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_8_fu_1461_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_5_fu_1469_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_35_fu_1473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_5_fu_1451_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_5_fu_1479_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_5_fu_1485_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i172_i_fu_1507_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i171_i_fu_1498_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_1524_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_6_fu_1516_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_6_fu_1540_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_6_fu_1548_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_fu_1554_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_6_fu_1562_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_36_fu_1566_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_6_fu_1544_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_6_fu_1572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_6_fu_1578_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i175_i_fu_1600_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i174_i_fu_1591_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_fu_1609_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_7_fu_1617_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_7_fu_1625_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_fu_1631_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_7_fu_1639_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_37_fu_1643_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_7_fu_1621_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_7_fu_1649_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_7_fu_1655_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i178_i_fu_1677_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i177_i_fu_1668_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_8_fu_1686_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_8_fu_1701_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_8_fu_1709_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_1715_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_8_fu_1723_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_38_fu_1727_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_8_fu_1705_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_8_fu_1733_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_8_fu_1739_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i181_i_fu_1761_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i180_i_fu_1752_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_9_fu_1770_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_9_fu_1778_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_9_fu_1786_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_fu_1792_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_9_fu_1800_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_39_fu_1804_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_9_fu_1782_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_9_fu_1810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_9_fu_1816_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i184_i_fu_1838_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i183_i_fu_1829_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_10_fu_1847_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_10_fu_1862_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_10_fu_1870_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_fu_1876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_10_fu_1884_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_40_fu_1888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_10_fu_1866_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_10_fu_1894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_10_fu_1900_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i187_i_fu_1922_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i186_i_fu_1913_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_11_fu_1931_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_11_fu_1939_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_11_fu_1947_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_15_fu_1953_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_11_fu_1961_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_41_fu_1965_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_11_fu_1943_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_11_fu_1971_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_11_fu_1977_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i190_i_fu_1999_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i189_i_fu_1990_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_12_fu_2008_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_12_fu_2023_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_12_fu_2031_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_2037_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_12_fu_2045_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_42_fu_2049_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_12_fu_2027_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_12_fu_2055_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_12_fu_2061_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i193_i_fu_2083_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i192_i_fu_2074_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_13_fu_2092_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_13_fu_2100_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_13_fu_2108_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_2114_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_13_fu_2122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_43_fu_2126_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_13_fu_2104_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_13_fu_2132_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_13_fu_2138_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i196_i_fu_2160_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i195_i_fu_2151_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_fu_2169_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_14_fu_2185_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_14_fu_2193_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_2199_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_14_fu_2207_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_44_fu_2211_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_14_fu_2189_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_14_fu_2217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_14_fu_2223_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i199_i_fu_2245_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i198_i_fu_2236_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_fu_2254_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_15_fu_2262_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_15_fu_2270_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_2276_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_15_fu_2284_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_45_fu_2288_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_15_fu_2266_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_15_fu_2294_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_15_fu_2300_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i202_i_fu_2322_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i201_i_fu_2313_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_16_fu_2331_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_16_fu_2346_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_16_fu_2354_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_fu_2360_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_16_fu_2368_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_46_fu_2372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_16_fu_2350_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_16_fu_2378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_16_fu_2384_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i205_i_fu_2406_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i204_i_fu_2397_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_17_fu_2415_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_17_fu_2423_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_17_fu_2431_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_2437_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_17_fu_2445_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_47_fu_2449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_17_fu_2427_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_17_fu_2455_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_17_fu_2461_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i208_i_fu_2483_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i207_i_fu_2474_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_18_fu_2492_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_18_fu_2507_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_18_fu_2515_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_23_fu_2521_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_18_fu_2529_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_48_fu_2533_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_18_fu_2511_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_18_fu_2539_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_18_fu_2545_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i211_i_fu_2567_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i210_i_fu_2558_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_19_fu_2576_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_19_fu_2584_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_19_fu_2592_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_fu_2598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_19_fu_2606_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_49_fu_2610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_19_fu_2588_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_19_fu_2616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_19_fu_2622_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i214_i_fu_2644_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i213_i_fu_2635_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_20_fu_2653_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_20_fu_2668_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_20_fu_2676_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_fu_2682_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_20_fu_2690_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_50_fu_2694_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_20_fu_2672_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_20_fu_2700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_20_fu_2706_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i217_i_fu_2728_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i216_i_fu_2719_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_21_fu_2737_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_21_fu_2745_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_21_fu_2753_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_26_fu_2759_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_21_fu_2767_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_51_fu_2771_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_21_fu_2749_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_21_fu_2777_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_21_fu_2783_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i220_i_fu_2805_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i219_i_fu_2796_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_22_fu_2814_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_22_fu_2829_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_22_fu_2837_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_fu_2843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_22_fu_2851_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_52_fu_2855_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_22_fu_2833_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_22_fu_2861_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_22_fu_2867_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i223_i_fu_2889_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i222_i_fu_2880_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_23_fu_2898_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_23_fu_2906_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_23_fu_2914_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_fu_2920_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_23_fu_2928_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_53_fu_2932_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_23_fu_2910_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_23_fu_2938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_23_fu_2944_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i226_i_fu_2966_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i225_i_fu_2957_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_24_fu_2975_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_24_fu_2990_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_24_fu_2998_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_3004_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_24_fu_3012_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_54_fu_3016_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_24_fu_2994_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_24_fu_3022_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_24_fu_3028_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i229_i_fu_3050_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i228_i_fu_3041_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_25_fu_3059_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_25_fu_3067_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_25_fu_3075_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_3081_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_25_fu_3089_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_55_fu_3093_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_25_fu_3071_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_25_fu_3099_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_25_fu_3105_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i232_i_fu_3127_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i231_i_fu_3118_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_26_fu_3136_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_26_fu_3151_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_26_fu_3159_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_3165_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_26_fu_3173_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_56_fu_3177_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_26_fu_3155_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_26_fu_3183_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_26_fu_3189_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i235_i_fu_3211_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i234_i_fu_3202_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_27_fu_3220_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_27_fu_3228_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_27_fu_3236_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_3242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_27_fu_3250_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_57_fu_3254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_27_fu_3232_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_27_fu_3260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_27_fu_3266_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i238_i_fu_3288_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i237_i_fu_3279_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_28_fu_3297_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_28_fu_3312_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_28_fu_3320_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_fu_3326_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_28_fu_3334_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_58_fu_3338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_28_fu_3316_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_28_fu_3344_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_28_fu_3350_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_i241_i_fu_3372_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i240_i_fu_3363_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_29_fu_3381_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_29_fu_3389_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln886_29_fu_3397_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_3403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1715_29_fu_3411_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_59_fu_3415_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln886_29_fu_3393_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_29_fu_3421_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_29_fu_3427_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln174_1_i_fu_3915_p32 : STD_LOGIC_VECTOR (510 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_fu_3440_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord <= tmp_last_V_reg_4028;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord_load_reg_4084 <= cics_firstWord;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_1_fu_3445_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_0 <= select_ln566_fu_3450_p3;
                cics_ip_sums_sum_V_1 <= select_ln566_1_fu_3457_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_6_fu_3540_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_10 <= select_ln566_10_fu_3545_p3;
                cics_ip_sums_sum_V_11 <= select_ln566_11_fu_3552_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_7_fu_3559_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_12 <= select_ln566_12_fu_3564_p3;
                cics_ip_sums_sum_V_13 <= select_ln566_13_fu_3571_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_8_fu_3578_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_14 <= select_ln566_14_fu_3583_p3;
                cics_ip_sums_sum_V_15 <= select_ln566_15_fu_3590_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_9_fu_3597_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_16 <= select_ln566_16_fu_3602_p3;
                cics_ip_sums_sum_V_17 <= select_ln566_17_fu_3609_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_10_fu_3616_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_18 <= select_ln566_18_fu_3621_p3;
                cics_ip_sums_sum_V_19 <= select_ln566_19_fu_3628_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_2_fu_3464_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_2 <= select_ln566_2_fu_3469_p3;
                cics_ip_sums_sum_V_3 <= select_ln566_3_fu_3476_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_11_fu_3635_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_20 <= select_ln566_20_fu_3640_p3;
                cics_ip_sums_sum_V_21 <= select_ln566_21_fu_3647_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_12_fu_3654_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_22 <= select_ln566_22_fu_3659_p3;
                cics_ip_sums_sum_V_23 <= select_ln566_23_fu_3666_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_13_fu_3673_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_24 <= select_ln566_24_fu_3678_p3;
                cics_ip_sums_sum_V_25 <= select_ln566_25_fu_3685_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_14_fu_3692_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_26 <= select_ln566_26_fu_3697_p3;
                cics_ip_sums_sum_V_27 <= select_ln566_27_fu_3704_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_15_fu_3711_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_28 <= select_ln566_28_fu_3716_p3;
                cics_ip_sums_sum_V_29 <= select_ln566_29_fu_3723_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_3_fu_3483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_4 <= select_ln566_4_fu_3488_p3;
                cics_ip_sums_sum_V_5 <= select_ln566_5_fu_3495_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_4_fu_3502_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_6 <= select_ln566_6_fu_3507_p3;
                cics_ip_sums_sum_V_7 <= select_ln566_7_fu_3514_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (or_ln566_5_fu_3521_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_8 <= select_ln566_8_fu_3526_p3;
                cics_ip_sums_sum_V_9 <= select_ln566_9_fu_3533_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ipDataMetaFifo_read_reg_3960 <= ipDataMetaFifo_dout;
                tmp_last_V_reg_4028 <= ipDataMetaFifo_dout(576 downto 576);
                trunc_ln174_reg_4079 <= trunc_ln174_fu_881_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln1073_10_reg_4138 <= select_ln1073_10_fu_1904_p3;
                select_ln1073_11_reg_4143 <= select_ln1073_11_fu_1981_p3;
                select_ln1073_12_reg_4148 <= select_ln1073_12_fu_2065_p3;
                select_ln1073_13_reg_4153 <= select_ln1073_13_fu_2142_p3;
                select_ln1073_14_reg_4158 <= select_ln1073_14_fu_2227_p3;
                select_ln1073_15_reg_4163 <= select_ln1073_15_fu_2304_p3;
                select_ln1073_16_reg_4168 <= select_ln1073_16_fu_2388_p3;
                select_ln1073_17_reg_4173 <= select_ln1073_17_fu_2465_p3;
                select_ln1073_18_reg_4178 <= select_ln1073_18_fu_2549_p3;
                select_ln1073_19_reg_4183 <= select_ln1073_19_fu_2626_p3;
                select_ln1073_1_reg_4093 <= select_ln1073_1_fu_1158_p3;
                select_ln1073_20_reg_4188 <= select_ln1073_20_fu_2710_p3;
                select_ln1073_21_reg_4193 <= select_ln1073_21_fu_2787_p3;
                select_ln1073_22_reg_4198 <= select_ln1073_22_fu_2871_p3;
                select_ln1073_23_reg_4203 <= select_ln1073_23_fu_2948_p3;
                select_ln1073_24_reg_4208 <= select_ln1073_24_fu_3032_p3;
                select_ln1073_25_reg_4213 <= select_ln1073_25_fu_3109_p3;
                select_ln1073_26_reg_4218 <= select_ln1073_26_fu_3193_p3;
                select_ln1073_27_reg_4223 <= select_ln1073_27_fu_3270_p3;
                select_ln1073_28_reg_4228 <= select_ln1073_28_fu_3354_p3;
                select_ln1073_29_reg_4233 <= select_ln1073_29_fu_3431_p3;
                select_ln1073_2_reg_4098 <= select_ln1073_2_fu_1251_p3;
                select_ln1073_3_reg_4103 <= select_ln1073_3_fu_1328_p3;
                select_ln1073_4_reg_4108 <= select_ln1073_4_fu_1412_p3;
                select_ln1073_5_reg_4113 <= select_ln1073_5_fu_1489_p3;
                select_ln1073_6_reg_4118 <= select_ln1073_6_fu_1582_p3;
                select_ln1073_7_reg_4123 <= select_ln1073_7_fu_1659_p3;
                select_ln1073_8_reg_4128 <= select_ln1073_8_fu_1743_p3;
                select_ln1073_9_reg_4133 <= select_ln1073_9_fu_1820_p3;
                select_ln1073_reg_4088 <= select_ln1073_fu_1081_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_3956 <= tmp_i_nbreadreq_fu_384_p3;
                tmp_i_reg_3956_pp0_iter1_reg <= tmp_i_reg_3956;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln232_10_fu_1894_p2 <= std_logic_vector(unsigned(add_ln232_40_fu_1888_p2) + unsigned(trunc_ln886_10_fu_1866_p1));
    add_ln232_11_fu_1971_p2 <= std_logic_vector(unsigned(add_ln232_41_fu_1965_p2) + unsigned(trunc_ln886_11_fu_1943_p1));
    add_ln232_12_fu_2055_p2 <= std_logic_vector(unsigned(add_ln232_42_fu_2049_p2) + unsigned(trunc_ln886_12_fu_2027_p1));
    add_ln232_13_fu_2132_p2 <= std_logic_vector(unsigned(add_ln232_43_fu_2126_p2) + unsigned(trunc_ln886_13_fu_2104_p1));
    add_ln232_14_fu_2217_p2 <= std_logic_vector(unsigned(add_ln232_44_fu_2211_p2) + unsigned(trunc_ln886_14_fu_2189_p1));
    add_ln232_15_fu_2294_p2 <= std_logic_vector(unsigned(add_ln232_45_fu_2288_p2) + unsigned(trunc_ln886_15_fu_2266_p1));
    add_ln232_16_fu_2378_p2 <= std_logic_vector(unsigned(add_ln232_46_fu_2372_p2) + unsigned(trunc_ln886_16_fu_2350_p1));
    add_ln232_17_fu_2455_p2 <= std_logic_vector(unsigned(add_ln232_47_fu_2449_p2) + unsigned(trunc_ln886_17_fu_2427_p1));
    add_ln232_18_fu_2539_p2 <= std_logic_vector(unsigned(add_ln232_48_fu_2533_p2) + unsigned(trunc_ln886_18_fu_2511_p1));
    add_ln232_19_fu_2616_p2 <= std_logic_vector(unsigned(add_ln232_49_fu_2610_p2) + unsigned(trunc_ln886_19_fu_2588_p1));
    add_ln232_1_fu_1148_p2 <= std_logic_vector(unsigned(add_ln232_31_fu_1142_p2) + unsigned(trunc_ln886_1_fu_1120_p1));
    add_ln232_20_fu_2700_p2 <= std_logic_vector(unsigned(add_ln232_50_fu_2694_p2) + unsigned(trunc_ln886_20_fu_2672_p1));
    add_ln232_21_fu_2777_p2 <= std_logic_vector(unsigned(add_ln232_51_fu_2771_p2) + unsigned(trunc_ln886_21_fu_2749_p1));
    add_ln232_22_fu_2861_p2 <= std_logic_vector(unsigned(add_ln232_52_fu_2855_p2) + unsigned(trunc_ln886_22_fu_2833_p1));
    add_ln232_23_fu_2938_p2 <= std_logic_vector(unsigned(add_ln232_53_fu_2932_p2) + unsigned(trunc_ln886_23_fu_2910_p1));
    add_ln232_24_fu_3022_p2 <= std_logic_vector(unsigned(add_ln232_54_fu_3016_p2) + unsigned(trunc_ln886_24_fu_2994_p1));
    add_ln232_25_fu_3099_p2 <= std_logic_vector(unsigned(add_ln232_55_fu_3093_p2) + unsigned(trunc_ln886_25_fu_3071_p1));
    add_ln232_26_fu_3183_p2 <= std_logic_vector(unsigned(add_ln232_56_fu_3177_p2) + unsigned(trunc_ln886_26_fu_3155_p1));
    add_ln232_27_fu_3260_p2 <= std_logic_vector(unsigned(add_ln232_57_fu_3254_p2) + unsigned(trunc_ln886_27_fu_3232_p1));
    add_ln232_28_fu_3344_p2 <= std_logic_vector(unsigned(add_ln232_58_fu_3338_p2) + unsigned(trunc_ln886_28_fu_3316_p1));
    add_ln232_29_fu_3421_p2 <= std_logic_vector(unsigned(add_ln232_59_fu_3415_p2) + unsigned(trunc_ln886_29_fu_3393_p1));
    add_ln232_2_fu_1241_p2 <= std_logic_vector(unsigned(add_ln232_32_fu_1235_p2) + unsigned(trunc_ln886_2_fu_1213_p1));
    add_ln232_30_fu_1065_p2 <= std_logic_vector(unsigned(p_Result_s_fu_1024_p3) + unsigned(zext_ln1715_fu_1061_p1));
    add_ln232_31_fu_1142_p2 <= std_logic_vector(unsigned(p_Result_1_fu_1108_p3) + unsigned(zext_ln1715_1_fu_1138_p1));
    add_ln232_32_fu_1235_p2 <= std_logic_vector(unsigned(p_Result_2_fu_1185_p3) + unsigned(zext_ln1715_2_fu_1231_p1));
    add_ln232_33_fu_1312_p2 <= std_logic_vector(unsigned(p_Result_3_fu_1278_p3) + unsigned(zext_ln1715_3_fu_1308_p1));
    add_ln232_34_fu_1396_p2 <= std_logic_vector(unsigned(p_Result_4_fu_1355_p3) + unsigned(zext_ln1715_4_fu_1392_p1));
    add_ln232_35_fu_1473_p2 <= std_logic_vector(unsigned(p_Result_5_fu_1439_p3) + unsigned(zext_ln1715_5_fu_1469_p1));
    add_ln232_36_fu_1566_p2 <= std_logic_vector(unsigned(p_Result_6_fu_1516_p3) + unsigned(zext_ln1715_6_fu_1562_p1));
    add_ln232_37_fu_1643_p2 <= std_logic_vector(unsigned(p_Result_7_fu_1609_p3) + unsigned(zext_ln1715_7_fu_1639_p1));
    add_ln232_38_fu_1727_p2 <= std_logic_vector(unsigned(p_Result_8_fu_1686_p3) + unsigned(zext_ln1715_8_fu_1723_p1));
    add_ln232_39_fu_1804_p2 <= std_logic_vector(unsigned(p_Result_9_fu_1770_p3) + unsigned(zext_ln1715_9_fu_1800_p1));
    add_ln232_3_fu_1318_p2 <= std_logic_vector(unsigned(add_ln232_33_fu_1312_p2) + unsigned(trunc_ln886_3_fu_1290_p1));
    add_ln232_40_fu_1888_p2 <= std_logic_vector(unsigned(p_Result_10_fu_1847_p3) + unsigned(zext_ln1715_10_fu_1884_p1));
    add_ln232_41_fu_1965_p2 <= std_logic_vector(unsigned(p_Result_11_fu_1931_p3) + unsigned(zext_ln1715_11_fu_1961_p1));
    add_ln232_42_fu_2049_p2 <= std_logic_vector(unsigned(p_Result_12_fu_2008_p3) + unsigned(zext_ln1715_12_fu_2045_p1));
    add_ln232_43_fu_2126_p2 <= std_logic_vector(unsigned(p_Result_13_fu_2092_p3) + unsigned(zext_ln1715_13_fu_2122_p1));
    add_ln232_44_fu_2211_p2 <= std_logic_vector(unsigned(p_Result_14_fu_2169_p3) + unsigned(zext_ln1715_14_fu_2207_p1));
    add_ln232_45_fu_2288_p2 <= std_logic_vector(unsigned(p_Result_15_fu_2254_p3) + unsigned(zext_ln1715_15_fu_2284_p1));
    add_ln232_46_fu_2372_p2 <= std_logic_vector(unsigned(p_Result_16_fu_2331_p3) + unsigned(zext_ln1715_16_fu_2368_p1));
    add_ln232_47_fu_2449_p2 <= std_logic_vector(unsigned(p_Result_17_fu_2415_p3) + unsigned(zext_ln1715_17_fu_2445_p1));
    add_ln232_48_fu_2533_p2 <= std_logic_vector(unsigned(p_Result_18_fu_2492_p3) + unsigned(zext_ln1715_18_fu_2529_p1));
    add_ln232_49_fu_2610_p2 <= std_logic_vector(unsigned(p_Result_19_fu_2576_p3) + unsigned(zext_ln1715_19_fu_2606_p1));
    add_ln232_4_fu_1402_p2 <= std_logic_vector(unsigned(add_ln232_34_fu_1396_p2) + unsigned(trunc_ln886_4_fu_1374_p1));
    add_ln232_50_fu_2694_p2 <= std_logic_vector(unsigned(p_Result_20_fu_2653_p3) + unsigned(zext_ln1715_20_fu_2690_p1));
    add_ln232_51_fu_2771_p2 <= std_logic_vector(unsigned(p_Result_21_fu_2737_p3) + unsigned(zext_ln1715_21_fu_2767_p1));
    add_ln232_52_fu_2855_p2 <= std_logic_vector(unsigned(p_Result_22_fu_2814_p3) + unsigned(zext_ln1715_22_fu_2851_p1));
    add_ln232_53_fu_2932_p2 <= std_logic_vector(unsigned(p_Result_23_fu_2898_p3) + unsigned(zext_ln1715_23_fu_2928_p1));
    add_ln232_54_fu_3016_p2 <= std_logic_vector(unsigned(p_Result_24_fu_2975_p3) + unsigned(zext_ln1715_24_fu_3012_p1));
    add_ln232_55_fu_3093_p2 <= std_logic_vector(unsigned(p_Result_25_fu_3059_p3) + unsigned(zext_ln1715_25_fu_3089_p1));
    add_ln232_56_fu_3177_p2 <= std_logic_vector(unsigned(p_Result_26_fu_3136_p3) + unsigned(zext_ln1715_26_fu_3173_p1));
    add_ln232_57_fu_3254_p2 <= std_logic_vector(unsigned(p_Result_27_fu_3220_p3) + unsigned(zext_ln1715_27_fu_3250_p1));
    add_ln232_58_fu_3338_p2 <= std_logic_vector(unsigned(p_Result_28_fu_3297_p3) + unsigned(zext_ln1715_28_fu_3334_p1));
    add_ln232_59_fu_3415_p2 <= std_logic_vector(unsigned(p_Result_29_fu_3381_p3) + unsigned(zext_ln1715_29_fu_3411_p1));
    add_ln232_5_fu_1479_p2 <= std_logic_vector(unsigned(add_ln232_35_fu_1473_p2) + unsigned(trunc_ln886_5_fu_1451_p1));
    add_ln232_6_fu_1572_p2 <= std_logic_vector(unsigned(add_ln232_36_fu_1566_p2) + unsigned(trunc_ln886_6_fu_1544_p1));
    add_ln232_7_fu_1649_p2 <= std_logic_vector(unsigned(add_ln232_37_fu_1643_p2) + unsigned(trunc_ln886_7_fu_1621_p1));
    add_ln232_8_fu_1733_p2 <= std_logic_vector(unsigned(add_ln232_38_fu_1727_p2) + unsigned(trunc_ln886_8_fu_1705_p1));
    add_ln232_9_fu_1810_p2 <= std_logic_vector(unsigned(add_ln232_39_fu_1804_p2) + unsigned(trunc_ln886_9_fu_1782_p1));
    add_ln232_fu_1071_p2 <= std_logic_vector(unsigned(add_ln232_30_fu_1065_p2) + unsigned(trunc_ln886_fu_1043_p1));
    add_ln886_10_fu_1870_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_10) + unsigned(zext_ln886_10_fu_1862_p1));
    add_ln886_11_fu_1947_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_11) + unsigned(zext_ln886_11_fu_1939_p1));
    add_ln886_12_fu_2031_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_12) + unsigned(zext_ln886_12_fu_2023_p1));
    add_ln886_13_fu_2108_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_13) + unsigned(zext_ln886_13_fu_2100_p1));
    add_ln886_14_fu_2193_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_14) + unsigned(zext_ln886_14_fu_2185_p1));
    add_ln886_15_fu_2270_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_15) + unsigned(zext_ln886_15_fu_2262_p1));
    add_ln886_16_fu_2354_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_16) + unsigned(zext_ln886_16_fu_2346_p1));
    add_ln886_17_fu_2431_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_17) + unsigned(zext_ln886_17_fu_2423_p1));
    add_ln886_18_fu_2515_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_18) + unsigned(zext_ln886_18_fu_2507_p1));
    add_ln886_19_fu_2592_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_19) + unsigned(zext_ln886_19_fu_2584_p1));
    add_ln886_1_fu_1124_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(zext_ln886_1_fu_1116_p1));
    add_ln886_20_fu_2676_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_20) + unsigned(zext_ln886_20_fu_2668_p1));
    add_ln886_21_fu_2753_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_21) + unsigned(zext_ln886_21_fu_2745_p1));
    add_ln886_22_fu_2837_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_22) + unsigned(zext_ln886_22_fu_2829_p1));
    add_ln886_23_fu_2914_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_23) + unsigned(zext_ln886_23_fu_2906_p1));
    add_ln886_24_fu_2998_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_24) + unsigned(zext_ln886_24_fu_2990_p1));
    add_ln886_25_fu_3075_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_25) + unsigned(zext_ln886_25_fu_3067_p1));
    add_ln886_26_fu_3159_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_26) + unsigned(zext_ln886_26_fu_3151_p1));
    add_ln886_27_fu_3236_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_27) + unsigned(zext_ln886_27_fu_3228_p1));
    add_ln886_28_fu_3320_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_28) + unsigned(zext_ln886_28_fu_3312_p1));
    add_ln886_29_fu_3397_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_29) + unsigned(zext_ln886_29_fu_3389_p1));
    add_ln886_2_fu_1217_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(zext_ln886_2_fu_1209_p1));
    add_ln886_3_fu_1294_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(zext_ln886_3_fu_1286_p1));
    add_ln886_4_fu_1378_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_4) + unsigned(zext_ln886_4_fu_1370_p1));
    add_ln886_5_fu_1455_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_5) + unsigned(zext_ln886_5_fu_1447_p1));
    add_ln886_6_fu_1548_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_6) + unsigned(zext_ln886_6_fu_1540_p1));
    add_ln886_7_fu_1625_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_7) + unsigned(zext_ln886_7_fu_1617_p1));
    add_ln886_8_fu_1709_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_8) + unsigned(zext_ln886_8_fu_1701_p1));
    add_ln886_9_fu_1786_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_9) + unsigned(zext_ln886_9_fu_1778_p1));
    add_ln886_fu_1047_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(zext_ln886_fu_1039_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_384_p3, ap_done_reg, ipDataCheckFifo_full_n, tmp_i_reg_3956, iph_subSumsFifoOut_full_n, ap_predicate_op592_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op592_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_3956 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_384_p3, ap_done_reg, ipDataCheckFifo_full_n, tmp_i_reg_3956, iph_subSumsFifoOut_full_n, ap_predicate_op592_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op592_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_3956 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_384_p3, ap_done_reg, ipDataCheckFifo_full_n, tmp_i_reg_3956, iph_subSumsFifoOut_full_n, ap_predicate_op592_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op592_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_3956 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_384_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ipDataCheckFifo_full_n, tmp_i_reg_3956)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_i_reg_3956 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(iph_subSumsFifoOut_full_n, ap_predicate_op592_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op592_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412;
            end if;
        else 
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_fu_1032_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 <= icmp_ln1073_fu_1032_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_fu_1081_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4 <= select_ln1073_fu_1081_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_5_fu_1855_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 <= icmp_ln1073_5_fu_1855_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_10_fu_1904_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4 <= select_ln1073_10_fu_1904_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_11_fu_1981_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4 <= select_ln1073_11_fu_1981_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_6_fu_2016_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 <= icmp_ln1073_6_fu_2016_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_12_fu_2065_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4 <= select_ln1073_12_fu_2065_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_13_fu_2142_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4 <= select_ln1073_13_fu_2142_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4_assign_proc : process(tmp_i_reg_3956, ipDataMetaFifo_read_reg_3960, cics_firstWord_load_load_fu_885_p1, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 <= ipDataMetaFifo_read_reg_3960(3 downto 3);
            else 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_14_fu_2227_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4 <= select_ln1073_14_fu_2227_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_15_fu_2304_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4 <= select_ln1073_15_fu_2304_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_7_fu_2339_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 <= icmp_ln1073_7_fu_2339_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_16_fu_2388_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4 <= select_ln1073_16_fu_2388_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_17_fu_2465_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4 <= select_ln1073_17_fu_2465_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_8_fu_2500_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 <= icmp_ln1073_8_fu_2500_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_18_fu_2549_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4 <= select_ln1073_18_fu_2549_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_19_fu_2626_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4 <= select_ln1073_19_fu_2626_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_1_fu_1158_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4 <= select_ln1073_1_fu_1158_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_9_fu_2661_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 <= icmp_ln1073_9_fu_2661_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_20_fu_2710_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4 <= select_ln1073_20_fu_2710_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_21_fu_2787_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4 <= select_ln1073_21_fu_2787_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_10_fu_2822_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 <= icmp_ln1073_10_fu_2822_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_22_fu_2871_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4 <= select_ln1073_22_fu_2871_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_23_fu_2948_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4 <= select_ln1073_23_fu_2948_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_11_fu_2983_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 <= icmp_ln1073_11_fu_2983_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_24_fu_3032_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4 <= select_ln1073_24_fu_3032_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_25_fu_3109_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4 <= select_ln1073_25_fu_3109_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_12_fu_3144_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 <= icmp_ln1073_12_fu_3144_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_26_fu_3193_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4 <= select_ln1073_26_fu_3193_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_27_fu_3270_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4 <= select_ln1073_27_fu_3270_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_13_fu_3305_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 <= icmp_ln1073_13_fu_3305_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_28_fu_3354_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4 <= select_ln1073_28_fu_3354_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_29_fu_3431_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4 <= select_ln1073_29_fu_3431_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_1_fu_1202_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 <= icmp_ln1073_1_fu_1202_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_2_fu_1251_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4 <= select_ln1073_2_fu_1251_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_3_fu_1328_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4 <= select_ln1073_3_fu_1328_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_2_fu_1363_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 <= icmp_ln1073_2_fu_1363_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_4_fu_1412_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4 <= select_ln1073_4_fu_1412_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_5_fu_1489_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4 <= select_ln1073_5_fu_1489_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_3_fu_1533_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 <= icmp_ln1073_3_fu_1533_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_6_fu_1582_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4 <= select_ln1073_6_fu_1582_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_7_fu_1659_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4 <= select_ln1073_7_fu_1659_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, icmp_ln1073_4_fu_1694_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543)
    begin
        if ((tmp_i_reg_3956 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 <= icmp_ln1073_4_fu_1694_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_8_fu_1743_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4 <= select_ln1073_8_fu_1743_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4_assign_proc : process(tmp_i_reg_3956, cics_firstWord_load_load_fu_885_p1, select_ln1073_9_fu_1820_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563)
    begin
        if (((tmp_i_reg_3956 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_885_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4 <= select_ln1073_9_fu_1820_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563 <= "XXXXXXXXXXXXXXXXX";

    ap_predicate_op592_write_state3_assign_proc : process(tmp_i_reg_3956_pp0_iter1_reg, cics_firstWord_load_reg_4084)
    begin
                ap_predicate_op592_write_state3 <= ((cics_firstWord_load_reg_4084 = ap_const_lv1_1) and (tmp_i_reg_3956_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cics_firstWord_load_load_fu_885_p1 <= cics_firstWord;
    icmp_ln1073_10_fu_2822_p2 <= "1" when (unsigned(trunc_ln674_fu_1009_p1) > unsigned(ap_const_lv4_B)) else "0";
    icmp_ln1073_11_fu_2983_p2 <= "1" when (unsigned(trunc_ln674_fu_1009_p1) > unsigned(ap_const_lv4_C)) else "0";
    icmp_ln1073_12_fu_3144_p2 <= "1" when (unsigned(trunc_ln674_fu_1009_p1) > unsigned(ap_const_lv4_D)) else "0";
    icmp_ln1073_13_fu_3305_p2 <= "1" when (trunc_ln674_fu_1009_p1 = ap_const_lv4_F) else "0";
    icmp_ln1073_1_fu_1202_p2 <= "0" when (tmp_4_fu_1193_p4 = ap_const_lv3_0) else "1";
    icmp_ln1073_2_fu_1363_p2 <= "1" when (unsigned(trunc_ln674_fu_1009_p1) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln1073_3_fu_1533_p2 <= "0" when (tmp_9_fu_1524_p4 = ap_const_lv2_0) else "1";
    icmp_ln1073_4_fu_1694_p2 <= "1" when (unsigned(trunc_ln674_fu_1009_p1) > unsigned(ap_const_lv4_4)) else "0";
    icmp_ln1073_5_fu_1855_p2 <= "1" when (unsigned(trunc_ln674_fu_1009_p1) > unsigned(ap_const_lv4_5)) else "0";
    icmp_ln1073_6_fu_2016_p2 <= "1" when (unsigned(trunc_ln674_fu_1009_p1) > unsigned(ap_const_lv4_6)) else "0";
    icmp_ln1073_7_fu_2339_p2 <= "1" when (unsigned(trunc_ln674_fu_1009_p1) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln1073_8_fu_2500_p2 <= "1" when (unsigned(trunc_ln674_fu_1009_p1) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln1073_9_fu_2661_p2 <= "1" when (unsigned(trunc_ln674_fu_1009_p1) > unsigned(ap_const_lv4_A)) else "0";
    icmp_ln1073_fu_1032_p2 <= "0" when (trunc_ln674_fu_1009_p1 = ap_const_lv4_0) else "1";

    ipDataCheckFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ipDataCheckFifo_full_n, tmp_i_reg_3956, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_reg_3956 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataCheckFifo_blk_n <= ipDataCheckFifo_full_n;
        else 
            ipDataCheckFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ipDataCheckFifo_din <= trunc_ln174_reg_4079;

    ipDataCheckFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_3956, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3956 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataCheckFifo_write <= ap_const_logic_1;
        else 
            ipDataCheckFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    ipDataMetaFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_384_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataMetaFifo_blk_n <= ipDataMetaFifo_empty_n;
        else 
            ipDataMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ipDataMetaFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_384_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataMetaFifo_read <= ap_const_logic_1;
        else 
            ipDataMetaFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    iph_subSumsFifoOut_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, iph_subSumsFifoOut_full_n, ap_predicate_op592_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op592_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iph_subSumsFifoOut_blk_n <= iph_subSumsFifoOut_full_n;
        else 
            iph_subSumsFifoOut_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    iph_subSumsFifoOut_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_1_i_fu_3915_p32),544));

    iph_subSumsFifoOut_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op592_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op592_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iph_subSumsFifoOut_write <= ap_const_logic_1;
        else 
            iph_subSumsFifoOut_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln174_1_i_fu_3915_p32 <= ((((((((((((((((((((((((((((((ap_const_lv1_0 & select_ln1073_29_reg_4233) & select_ln1073_28_reg_4228) & select_ln1073_27_reg_4223) & select_ln1073_26_reg_4218) & select_ln1073_25_reg_4213) & select_ln1073_24_reg_4208) & select_ln1073_23_reg_4203) & select_ln1073_22_reg_4198) & select_ln1073_21_reg_4193) & select_ln1073_20_reg_4188) & select_ln1073_19_reg_4183) & select_ln1073_18_reg_4178) & select_ln1073_17_reg_4173) & select_ln1073_16_reg_4168) & select_ln1073_15_reg_4163) & select_ln1073_14_reg_4158) & select_ln1073_13_reg_4153) & select_ln1073_12_reg_4148) & select_ln1073_11_reg_4143) & select_ln1073_10_reg_4138) & select_ln1073_9_reg_4133) & select_ln1073_8_reg_4128) & select_ln1073_7_reg_4123) & select_ln1073_6_reg_4118) & select_ln1073_5_reg_4113) & select_ln1073_4_reg_4108) & select_ln1073_3_reg_4103) & select_ln1073_2_reg_4098) & select_ln1073_1_reg_4093) & select_ln1073_reg_4088);
    or_ln566_10_fu_3616_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4);
    or_ln566_11_fu_3635_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4);
    or_ln566_12_fu_3654_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4);
    or_ln566_13_fu_3673_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4);
    or_ln566_14_fu_3692_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4);
    or_ln566_15_fu_3711_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4);
    or_ln566_1_fu_3445_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4);
    or_ln566_2_fu_3464_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4);
    or_ln566_3_fu_3483_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4);
    or_ln566_4_fu_3502_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4);
    or_ln566_5_fu_3521_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4);
    or_ln566_6_fu_3540_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4);
    or_ln566_7_fu_3559_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4);
    or_ln566_8_fu_3578_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4);
    or_ln566_9_fu_3597_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4);
    or_ln566_fu_3440_p2 <= (tmp_last_V_reg_4028 or ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4);
    p_Result_10_fu_1847_p3 <= (tmp_6_i184_i_fu_1838_p4 & tmp_i183_i_fu_1829_p4);
    p_Result_11_fu_1931_p3 <= (tmp_6_i187_i_fu_1922_p4 & tmp_i186_i_fu_1913_p4);
    p_Result_12_fu_2008_p3 <= (tmp_6_i190_i_fu_1999_p4 & tmp_i189_i_fu_1990_p4);
    p_Result_13_fu_2092_p3 <= (tmp_6_i193_i_fu_2083_p4 & tmp_i192_i_fu_2074_p4);
    p_Result_14_fu_2169_p3 <= (tmp_6_i196_i_fu_2160_p4 & tmp_i195_i_fu_2151_p4);
    p_Result_15_fu_2254_p3 <= (tmp_6_i199_i_fu_2245_p4 & tmp_i198_i_fu_2236_p4);
    p_Result_16_fu_2331_p3 <= (tmp_6_i202_i_fu_2322_p4 & tmp_i201_i_fu_2313_p4);
    p_Result_17_fu_2415_p3 <= (tmp_6_i205_i_fu_2406_p4 & tmp_i204_i_fu_2397_p4);
    p_Result_18_fu_2492_p3 <= (tmp_6_i208_i_fu_2483_p4 & tmp_i207_i_fu_2474_p4);
    p_Result_19_fu_2576_p3 <= (tmp_6_i211_i_fu_2567_p4 & tmp_i210_i_fu_2558_p4);
    p_Result_1_fu_1108_p3 <= (tmp_6_i157_i_fu_1099_p4 & tmp_i156_i_fu_1090_p4);
    p_Result_20_fu_2653_p3 <= (tmp_6_i214_i_fu_2644_p4 & tmp_i213_i_fu_2635_p4);
    p_Result_21_fu_2737_p3 <= (tmp_6_i217_i_fu_2728_p4 & tmp_i216_i_fu_2719_p4);
    p_Result_22_fu_2814_p3 <= (tmp_6_i220_i_fu_2805_p4 & tmp_i219_i_fu_2796_p4);
    p_Result_23_fu_2898_p3 <= (tmp_6_i223_i_fu_2889_p4 & tmp_i222_i_fu_2880_p4);
    p_Result_24_fu_2975_p3 <= (tmp_6_i226_i_fu_2966_p4 & tmp_i225_i_fu_2957_p4);
    p_Result_25_fu_3059_p3 <= (tmp_6_i229_i_fu_3050_p4 & tmp_i228_i_fu_3041_p4);
    p_Result_26_fu_3136_p3 <= (tmp_6_i232_i_fu_3127_p4 & tmp_i231_i_fu_3118_p4);
    p_Result_27_fu_3220_p3 <= (tmp_6_i235_i_fu_3211_p4 & tmp_i234_i_fu_3202_p4);
    p_Result_28_fu_3297_p3 <= (tmp_6_i238_i_fu_3288_p4 & tmp_i237_i_fu_3279_p4);
    p_Result_29_fu_3381_p3 <= (tmp_6_i241_i_fu_3372_p4 & tmp_i240_i_fu_3363_p4);
    p_Result_2_fu_1185_p3 <= (tmp_6_i160_i_fu_1176_p4 & tmp_i159_i_fu_1167_p4);
    p_Result_3_fu_1278_p3 <= (tmp_6_i163_i_fu_1269_p4 & tmp_i162_i_fu_1260_p4);
    p_Result_4_fu_1355_p3 <= (tmp_6_i166_i_fu_1346_p4 & tmp_i165_i_fu_1337_p4);
    p_Result_5_fu_1439_p3 <= (tmp_6_i169_i_fu_1430_p4 & tmp_i168_i_fu_1421_p4);
    p_Result_6_fu_1516_p3 <= (tmp_6_i172_i_fu_1507_p4 & tmp_i171_i_fu_1498_p4);
    p_Result_7_fu_1609_p3 <= (tmp_6_i175_i_fu_1600_p4 & tmp_i174_i_fu_1591_p4);
    p_Result_8_fu_1686_p3 <= (tmp_6_i178_i_fu_1677_p4 & tmp_i177_i_fu_1668_p4);
    p_Result_9_fu_1770_p3 <= (tmp_6_i181_i_fu_1761_p4 & tmp_i180_i_fu_1752_p4);
    p_Result_s_fu_1024_p3 <= (trunc_ln674_1_fu_1021_p1 & tmp_i_i_fu_1012_p4);
    select_ln1073_10_fu_1904_p3 <= 
        zext_ln559_10_fu_1900_p1 when (icmp_ln1073_5_fu_1855_p2(0) = '1') else 
        cics_ip_sums_sum_V_10;
    select_ln1073_11_fu_1981_p3 <= 
        zext_ln559_11_fu_1977_p1 when (icmp_ln1073_5_fu_1855_p2(0) = '1') else 
        cics_ip_sums_sum_V_11;
    select_ln1073_12_fu_2065_p3 <= 
        zext_ln559_12_fu_2061_p1 when (icmp_ln1073_6_fu_2016_p2(0) = '1') else 
        cics_ip_sums_sum_V_12;
    select_ln1073_13_fu_2142_p3 <= 
        zext_ln559_13_fu_2138_p1 when (icmp_ln1073_6_fu_2016_p2(0) = '1') else 
        cics_ip_sums_sum_V_13;
    select_ln1073_14_fu_2227_p3 <= 
        zext_ln559_14_fu_2223_p1 when (tmp_18_fu_2177_p3(0) = '1') else 
        cics_ip_sums_sum_V_14;
    select_ln1073_15_fu_2304_p3 <= 
        zext_ln559_15_fu_2300_p1 when (tmp_18_fu_2177_p3(0) = '1') else 
        cics_ip_sums_sum_V_15;
    select_ln1073_16_fu_2388_p3 <= 
        zext_ln559_16_fu_2384_p1 when (icmp_ln1073_7_fu_2339_p2(0) = '1') else 
        cics_ip_sums_sum_V_16;
    select_ln1073_17_fu_2465_p3 <= 
        zext_ln559_17_fu_2461_p1 when (icmp_ln1073_7_fu_2339_p2(0) = '1') else 
        cics_ip_sums_sum_V_17;
    select_ln1073_18_fu_2549_p3 <= 
        zext_ln559_18_fu_2545_p1 when (icmp_ln1073_8_fu_2500_p2(0) = '1') else 
        cics_ip_sums_sum_V_18;
    select_ln1073_19_fu_2626_p3 <= 
        zext_ln559_19_fu_2622_p1 when (icmp_ln1073_8_fu_2500_p2(0) = '1') else 
        cics_ip_sums_sum_V_19;
    select_ln1073_1_fu_1158_p3 <= 
        zext_ln559_1_fu_1154_p1 when (icmp_ln1073_fu_1032_p2(0) = '1') else 
        cics_ip_sums_sum_V_1;
    select_ln1073_20_fu_2710_p3 <= 
        zext_ln559_20_fu_2706_p1 when (icmp_ln1073_9_fu_2661_p2(0) = '1') else 
        cics_ip_sums_sum_V_20;
    select_ln1073_21_fu_2787_p3 <= 
        zext_ln559_21_fu_2783_p1 when (icmp_ln1073_9_fu_2661_p2(0) = '1') else 
        cics_ip_sums_sum_V_21;
    select_ln1073_22_fu_2871_p3 <= 
        zext_ln559_22_fu_2867_p1 when (icmp_ln1073_10_fu_2822_p2(0) = '1') else 
        cics_ip_sums_sum_V_22;
    select_ln1073_23_fu_2948_p3 <= 
        zext_ln559_23_fu_2944_p1 when (icmp_ln1073_10_fu_2822_p2(0) = '1') else 
        cics_ip_sums_sum_V_23;
    select_ln1073_24_fu_3032_p3 <= 
        zext_ln559_24_fu_3028_p1 when (icmp_ln1073_11_fu_2983_p2(0) = '1') else 
        cics_ip_sums_sum_V_24;
    select_ln1073_25_fu_3109_p3 <= 
        zext_ln559_25_fu_3105_p1 when (icmp_ln1073_11_fu_2983_p2(0) = '1') else 
        cics_ip_sums_sum_V_25;
    select_ln1073_26_fu_3193_p3 <= 
        zext_ln559_26_fu_3189_p1 when (icmp_ln1073_12_fu_3144_p2(0) = '1') else 
        cics_ip_sums_sum_V_26;
    select_ln1073_27_fu_3270_p3 <= 
        zext_ln559_27_fu_3266_p1 when (icmp_ln1073_12_fu_3144_p2(0) = '1') else 
        cics_ip_sums_sum_V_27;
    select_ln1073_28_fu_3354_p3 <= 
        zext_ln559_28_fu_3350_p1 when (icmp_ln1073_13_fu_3305_p2(0) = '1') else 
        cics_ip_sums_sum_V_28;
    select_ln1073_29_fu_3431_p3 <= 
        zext_ln559_29_fu_3427_p1 when (icmp_ln1073_13_fu_3305_p2(0) = '1') else 
        cics_ip_sums_sum_V_29;
    select_ln1073_2_fu_1251_p3 <= 
        zext_ln559_2_fu_1247_p1 when (icmp_ln1073_1_fu_1202_p2(0) = '1') else 
        cics_ip_sums_sum_V_2;
    select_ln1073_3_fu_1328_p3 <= 
        zext_ln559_3_fu_1324_p1 when (icmp_ln1073_1_fu_1202_p2(0) = '1') else 
        cics_ip_sums_sum_V_3;
    select_ln1073_4_fu_1412_p3 <= 
        zext_ln559_4_fu_1408_p1 when (icmp_ln1073_2_fu_1363_p2(0) = '1') else 
        cics_ip_sums_sum_V_4;
    select_ln1073_5_fu_1489_p3 <= 
        zext_ln559_5_fu_1485_p1 when (icmp_ln1073_2_fu_1363_p2(0) = '1') else 
        cics_ip_sums_sum_V_5;
    select_ln1073_6_fu_1582_p3 <= 
        zext_ln559_6_fu_1578_p1 when (icmp_ln1073_3_fu_1533_p2(0) = '1') else 
        cics_ip_sums_sum_V_6;
    select_ln1073_7_fu_1659_p3 <= 
        zext_ln559_7_fu_1655_p1 when (icmp_ln1073_3_fu_1533_p2(0) = '1') else 
        cics_ip_sums_sum_V_7;
    select_ln1073_8_fu_1743_p3 <= 
        zext_ln559_8_fu_1739_p1 when (icmp_ln1073_4_fu_1694_p2(0) = '1') else 
        cics_ip_sums_sum_V_8;
    select_ln1073_9_fu_1820_p3 <= 
        zext_ln559_9_fu_1816_p1 when (icmp_ln1073_4_fu_1694_p2(0) = '1') else 
        cics_ip_sums_sum_V_9;
    select_ln1073_fu_1081_p3 <= 
        zext_ln559_fu_1077_p1 when (icmp_ln1073_fu_1032_p2(0) = '1') else 
        cics_ip_sums_sum_V_0;
    select_ln566_10_fu_3545_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4;
    select_ln566_11_fu_3552_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4;
    select_ln566_12_fu_3564_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4;
    select_ln566_13_fu_3571_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4;
    select_ln566_14_fu_3583_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4;
    select_ln566_15_fu_3590_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4;
    select_ln566_16_fu_3602_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4;
    select_ln566_17_fu_3609_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4;
    select_ln566_18_fu_3621_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4;
    select_ln566_19_fu_3628_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4;
    select_ln566_1_fu_3457_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4;
    select_ln566_20_fu_3640_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4;
    select_ln566_21_fu_3647_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4;
    select_ln566_22_fu_3659_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4;
    select_ln566_23_fu_3666_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4;
    select_ln566_24_fu_3678_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4;
    select_ln566_25_fu_3685_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4;
    select_ln566_26_fu_3697_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4;
    select_ln566_27_fu_3704_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4;
    select_ln566_28_fu_3716_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4;
    select_ln566_29_fu_3723_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4;
    select_ln566_2_fu_3469_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4;
    select_ln566_3_fu_3476_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4;
    select_ln566_4_fu_3488_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4;
    select_ln566_5_fu_3495_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4;
    select_ln566_6_fu_3507_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4;
    select_ln566_7_fu_3514_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4;
    select_ln566_8_fu_3526_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4;
    select_ln566_9_fu_3533_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4;
    select_ln566_fu_3450_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4028(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4;
    tmp_10_fu_1554_p3 <= add_ln886_6_fu_1548_p2(16 downto 16);
    tmp_11_fu_1631_p3 <= add_ln886_7_fu_1625_p2(16 downto 16);
    tmp_12_fu_1715_p3 <= add_ln886_8_fu_1709_p2(16 downto 16);
    tmp_13_fu_1792_p3 <= add_ln886_9_fu_1786_p2(16 downto 16);
    tmp_14_fu_1876_p3 <= add_ln886_10_fu_1870_p2(16 downto 16);
    tmp_15_fu_1953_p3 <= add_ln886_11_fu_1947_p2(16 downto 16);
    tmp_16_fu_2037_p3 <= add_ln886_12_fu_2031_p2(16 downto 16);
    tmp_17_fu_2114_p3 <= add_ln886_13_fu_2108_p2(16 downto 16);
    tmp_18_fu_2177_p3 <= ipDataMetaFifo_read_reg_3960(3 downto 3);
    tmp_19_fu_2199_p3 <= add_ln886_14_fu_2193_p2(16 downto 16);
    tmp_20_fu_2276_p3 <= add_ln886_15_fu_2270_p2(16 downto 16);
    tmp_21_fu_2360_p3 <= add_ln886_16_fu_2354_p2(16 downto 16);
    tmp_22_fu_2437_p3 <= add_ln886_17_fu_2431_p2(16 downto 16);
    tmp_23_fu_2521_p3 <= add_ln886_18_fu_2515_p2(16 downto 16);
    tmp_24_fu_2598_p3 <= add_ln886_19_fu_2592_p2(16 downto 16);
    tmp_25_fu_2682_p3 <= add_ln886_20_fu_2676_p2(16 downto 16);
    tmp_26_fu_2759_p3 <= add_ln886_21_fu_2753_p2(16 downto 16);
    tmp_27_fu_2843_p3 <= add_ln886_22_fu_2837_p2(16 downto 16);
    tmp_28_fu_2920_p3 <= add_ln886_23_fu_2914_p2(16 downto 16);
    tmp_29_fu_3004_p3 <= add_ln886_24_fu_2998_p2(16 downto 16);
    tmp_30_fu_3081_p3 <= add_ln886_25_fu_3075_p2(16 downto 16);
    tmp_31_fu_3165_p3 <= add_ln886_26_fu_3159_p2(16 downto 16);
    tmp_32_fu_3242_p3 <= add_ln886_27_fu_3236_p2(16 downto 16);
    tmp_33_fu_3326_p3 <= add_ln886_28_fu_3320_p2(16 downto 16);
    tmp_34_fu_3403_p3 <= add_ln886_29_fu_3397_p2(16 downto 16);
    tmp_3_fu_1130_p3 <= add_ln886_1_fu_1124_p2(16 downto 16);
    tmp_4_fu_1193_p4 <= ipDataMetaFifo_read_reg_3960(3 downto 1);
    tmp_5_fu_1223_p3 <= add_ln886_2_fu_1217_p2(16 downto 16);
    tmp_6_fu_1300_p3 <= add_ln886_3_fu_1294_p2(16 downto 16);
    tmp_6_i157_i_fu_1099_p4 <= ipDataMetaFifo_read_reg_3960(23 downto 16);
    tmp_6_i160_i_fu_1176_p4 <= ipDataMetaFifo_read_reg_3960(39 downto 32);
    tmp_6_i163_i_fu_1269_p4 <= ipDataMetaFifo_read_reg_3960(55 downto 48);
    tmp_6_i166_i_fu_1346_p4 <= ipDataMetaFifo_read_reg_3960(71 downto 64);
    tmp_6_i169_i_fu_1430_p4 <= ipDataMetaFifo_read_reg_3960(87 downto 80);
    tmp_6_i172_i_fu_1507_p4 <= ipDataMetaFifo_read_reg_3960(103 downto 96);
    tmp_6_i175_i_fu_1600_p4 <= ipDataMetaFifo_read_reg_3960(119 downto 112);
    tmp_6_i178_i_fu_1677_p4 <= ipDataMetaFifo_read_reg_3960(135 downto 128);
    tmp_6_i181_i_fu_1761_p4 <= ipDataMetaFifo_read_reg_3960(151 downto 144);
    tmp_6_i184_i_fu_1838_p4 <= ipDataMetaFifo_read_reg_3960(167 downto 160);
    tmp_6_i187_i_fu_1922_p4 <= ipDataMetaFifo_read_reg_3960(183 downto 176);
    tmp_6_i190_i_fu_1999_p4 <= ipDataMetaFifo_read_reg_3960(199 downto 192);
    tmp_6_i193_i_fu_2083_p4 <= ipDataMetaFifo_read_reg_3960(215 downto 208);
    tmp_6_i196_i_fu_2160_p4 <= ipDataMetaFifo_read_reg_3960(231 downto 224);
    tmp_6_i199_i_fu_2245_p4 <= ipDataMetaFifo_read_reg_3960(247 downto 240);
    tmp_6_i202_i_fu_2322_p4 <= ipDataMetaFifo_read_reg_3960(263 downto 256);
    tmp_6_i205_i_fu_2406_p4 <= ipDataMetaFifo_read_reg_3960(279 downto 272);
    tmp_6_i208_i_fu_2483_p4 <= ipDataMetaFifo_read_reg_3960(295 downto 288);
    tmp_6_i211_i_fu_2567_p4 <= ipDataMetaFifo_read_reg_3960(311 downto 304);
    tmp_6_i214_i_fu_2644_p4 <= ipDataMetaFifo_read_reg_3960(327 downto 320);
    tmp_6_i217_i_fu_2728_p4 <= ipDataMetaFifo_read_reg_3960(343 downto 336);
    tmp_6_i220_i_fu_2805_p4 <= ipDataMetaFifo_read_reg_3960(359 downto 352);
    tmp_6_i223_i_fu_2889_p4 <= ipDataMetaFifo_read_reg_3960(375 downto 368);
    tmp_6_i226_i_fu_2966_p4 <= ipDataMetaFifo_read_reg_3960(391 downto 384);
    tmp_6_i229_i_fu_3050_p4 <= ipDataMetaFifo_read_reg_3960(407 downto 400);
    tmp_6_i232_i_fu_3127_p4 <= ipDataMetaFifo_read_reg_3960(423 downto 416);
    tmp_6_i235_i_fu_3211_p4 <= ipDataMetaFifo_read_reg_3960(439 downto 432);
    tmp_6_i238_i_fu_3288_p4 <= ipDataMetaFifo_read_reg_3960(455 downto 448);
    tmp_6_i241_i_fu_3372_p4 <= ipDataMetaFifo_read_reg_3960(471 downto 464);
    tmp_7_fu_1384_p3 <= add_ln886_4_fu_1378_p2(16 downto 16);
    tmp_8_fu_1461_p3 <= add_ln886_5_fu_1455_p2(16 downto 16);
    tmp_9_fu_1524_p4 <= ipDataMetaFifo_read_reg_3960(3 downto 2);
    tmp_fu_1053_p3 <= add_ln886_fu_1047_p2(16 downto 16);
    tmp_i156_i_fu_1090_p4 <= ipDataMetaFifo_read_reg_3960(31 downto 24);
    tmp_i159_i_fu_1167_p4 <= ipDataMetaFifo_read_reg_3960(47 downto 40);
    tmp_i162_i_fu_1260_p4 <= ipDataMetaFifo_read_reg_3960(63 downto 56);
    tmp_i165_i_fu_1337_p4 <= ipDataMetaFifo_read_reg_3960(79 downto 72);
    tmp_i168_i_fu_1421_p4 <= ipDataMetaFifo_read_reg_3960(95 downto 88);
    tmp_i171_i_fu_1498_p4 <= ipDataMetaFifo_read_reg_3960(111 downto 104);
    tmp_i174_i_fu_1591_p4 <= ipDataMetaFifo_read_reg_3960(127 downto 120);
    tmp_i177_i_fu_1668_p4 <= ipDataMetaFifo_read_reg_3960(143 downto 136);
    tmp_i180_i_fu_1752_p4 <= ipDataMetaFifo_read_reg_3960(159 downto 152);
    tmp_i183_i_fu_1829_p4 <= ipDataMetaFifo_read_reg_3960(175 downto 168);
    tmp_i186_i_fu_1913_p4 <= ipDataMetaFifo_read_reg_3960(191 downto 184);
    tmp_i189_i_fu_1990_p4 <= ipDataMetaFifo_read_reg_3960(207 downto 200);
    tmp_i192_i_fu_2074_p4 <= ipDataMetaFifo_read_reg_3960(223 downto 216);
    tmp_i195_i_fu_2151_p4 <= ipDataMetaFifo_read_reg_3960(239 downto 232);
    tmp_i198_i_fu_2236_p4 <= ipDataMetaFifo_read_reg_3960(255 downto 248);
    tmp_i201_i_fu_2313_p4 <= ipDataMetaFifo_read_reg_3960(271 downto 264);
    tmp_i204_i_fu_2397_p4 <= ipDataMetaFifo_read_reg_3960(287 downto 280);
    tmp_i207_i_fu_2474_p4 <= ipDataMetaFifo_read_reg_3960(303 downto 296);
    tmp_i210_i_fu_2558_p4 <= ipDataMetaFifo_read_reg_3960(319 downto 312);
    tmp_i213_i_fu_2635_p4 <= ipDataMetaFifo_read_reg_3960(335 downto 328);
    tmp_i216_i_fu_2719_p4 <= ipDataMetaFifo_read_reg_3960(351 downto 344);
    tmp_i219_i_fu_2796_p4 <= ipDataMetaFifo_read_reg_3960(367 downto 360);
    tmp_i222_i_fu_2880_p4 <= ipDataMetaFifo_read_reg_3960(383 downto 376);
    tmp_i225_i_fu_2957_p4 <= ipDataMetaFifo_read_reg_3960(399 downto 392);
    tmp_i228_i_fu_3041_p4 <= ipDataMetaFifo_read_reg_3960(415 downto 408);
    tmp_i231_i_fu_3118_p4 <= ipDataMetaFifo_read_reg_3960(431 downto 424);
    tmp_i234_i_fu_3202_p4 <= ipDataMetaFifo_read_reg_3960(447 downto 440);
    tmp_i237_i_fu_3279_p4 <= ipDataMetaFifo_read_reg_3960(463 downto 456);
    tmp_i240_i_fu_3363_p4 <= ipDataMetaFifo_read_reg_3960(479 downto 472);
    tmp_i_i_fu_1012_p4 <= ipDataMetaFifo_read_reg_3960(15 downto 8);
    tmp_i_nbreadreq_fu_384_p3 <= (0=>(ipDataMetaFifo_empty_n), others=>'-');
    trunc_ln174_fu_881_p1 <= ipDataMetaFifo_dout(577 - 1 downto 0);
    trunc_ln674_1_fu_1021_p1 <= ipDataMetaFifo_read_reg_3960(8 - 1 downto 0);
    trunc_ln674_fu_1009_p1 <= ipDataMetaFifo_read_reg_3960(4 - 1 downto 0);
    trunc_ln886_10_fu_1866_p1 <= cics_ip_sums_sum_V_10(16 - 1 downto 0);
    trunc_ln886_11_fu_1943_p1 <= cics_ip_sums_sum_V_11(16 - 1 downto 0);
    trunc_ln886_12_fu_2027_p1 <= cics_ip_sums_sum_V_12(16 - 1 downto 0);
    trunc_ln886_13_fu_2104_p1 <= cics_ip_sums_sum_V_13(16 - 1 downto 0);
    trunc_ln886_14_fu_2189_p1 <= cics_ip_sums_sum_V_14(16 - 1 downto 0);
    trunc_ln886_15_fu_2266_p1 <= cics_ip_sums_sum_V_15(16 - 1 downto 0);
    trunc_ln886_16_fu_2350_p1 <= cics_ip_sums_sum_V_16(16 - 1 downto 0);
    trunc_ln886_17_fu_2427_p1 <= cics_ip_sums_sum_V_17(16 - 1 downto 0);
    trunc_ln886_18_fu_2511_p1 <= cics_ip_sums_sum_V_18(16 - 1 downto 0);
    trunc_ln886_19_fu_2588_p1 <= cics_ip_sums_sum_V_19(16 - 1 downto 0);
    trunc_ln886_1_fu_1120_p1 <= cics_ip_sums_sum_V_1(16 - 1 downto 0);
    trunc_ln886_20_fu_2672_p1 <= cics_ip_sums_sum_V_20(16 - 1 downto 0);
    trunc_ln886_21_fu_2749_p1 <= cics_ip_sums_sum_V_21(16 - 1 downto 0);
    trunc_ln886_22_fu_2833_p1 <= cics_ip_sums_sum_V_22(16 - 1 downto 0);
    trunc_ln886_23_fu_2910_p1 <= cics_ip_sums_sum_V_23(16 - 1 downto 0);
    trunc_ln886_24_fu_2994_p1 <= cics_ip_sums_sum_V_24(16 - 1 downto 0);
    trunc_ln886_25_fu_3071_p1 <= cics_ip_sums_sum_V_25(16 - 1 downto 0);
    trunc_ln886_26_fu_3155_p1 <= cics_ip_sums_sum_V_26(16 - 1 downto 0);
    trunc_ln886_27_fu_3232_p1 <= cics_ip_sums_sum_V_27(16 - 1 downto 0);
    trunc_ln886_28_fu_3316_p1 <= cics_ip_sums_sum_V_28(16 - 1 downto 0);
    trunc_ln886_29_fu_3393_p1 <= cics_ip_sums_sum_V_29(16 - 1 downto 0);
    trunc_ln886_2_fu_1213_p1 <= cics_ip_sums_sum_V_2(16 - 1 downto 0);
    trunc_ln886_3_fu_1290_p1 <= cics_ip_sums_sum_V_3(16 - 1 downto 0);
    trunc_ln886_4_fu_1374_p1 <= cics_ip_sums_sum_V_4(16 - 1 downto 0);
    trunc_ln886_5_fu_1451_p1 <= cics_ip_sums_sum_V_5(16 - 1 downto 0);
    trunc_ln886_6_fu_1544_p1 <= cics_ip_sums_sum_V_6(16 - 1 downto 0);
    trunc_ln886_7_fu_1621_p1 <= cics_ip_sums_sum_V_7(16 - 1 downto 0);
    trunc_ln886_8_fu_1705_p1 <= cics_ip_sums_sum_V_8(16 - 1 downto 0);
    trunc_ln886_9_fu_1782_p1 <= cics_ip_sums_sum_V_9(16 - 1 downto 0);
    trunc_ln886_fu_1043_p1 <= cics_ip_sums_sum_V_0(16 - 1 downto 0);
    zext_ln1715_10_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1876_p3),16));
    zext_ln1715_11_fu_1961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1953_p3),16));
    zext_ln1715_12_fu_2045_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_2037_p3),16));
    zext_ln1715_13_fu_2122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_2114_p3),16));
    zext_ln1715_14_fu_2207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_2199_p3),16));
    zext_ln1715_15_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_2276_p3),16));
    zext_ln1715_16_fu_2368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_2360_p3),16));
    zext_ln1715_17_fu_2445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_2437_p3),16));
    zext_ln1715_18_fu_2529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_2521_p3),16));
    zext_ln1715_19_fu_2606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_2598_p3),16));
    zext_ln1715_1_fu_1138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1130_p3),16));
    zext_ln1715_20_fu_2690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_2682_p3),16));
    zext_ln1715_21_fu_2767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_2759_p3),16));
    zext_ln1715_22_fu_2851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_2843_p3),16));
    zext_ln1715_23_fu_2928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_2920_p3),16));
    zext_ln1715_24_fu_3012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_3004_p3),16));
    zext_ln1715_25_fu_3089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_3081_p3),16));
    zext_ln1715_26_fu_3173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_3165_p3),16));
    zext_ln1715_27_fu_3250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_3242_p3),16));
    zext_ln1715_28_fu_3334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_3326_p3),16));
    zext_ln1715_29_fu_3411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_3403_p3),16));
    zext_ln1715_2_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1223_p3),16));
    zext_ln1715_3_fu_1308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_1300_p3),16));
    zext_ln1715_4_fu_1392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1384_p3),16));
    zext_ln1715_5_fu_1469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1461_p3),16));
    zext_ln1715_6_fu_1562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1554_p3),16));
    zext_ln1715_7_fu_1639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_1631_p3),16));
    zext_ln1715_8_fu_1723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1715_p3),16));
    zext_ln1715_9_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_1792_p3),16));
    zext_ln1715_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1053_p3),16));
    zext_ln559_10_fu_1900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_10_fu_1894_p2),17));
    zext_ln559_11_fu_1977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_11_fu_1971_p2),17));
    zext_ln559_12_fu_2061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_12_fu_2055_p2),17));
    zext_ln559_13_fu_2138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_13_fu_2132_p2),17));
    zext_ln559_14_fu_2223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_14_fu_2217_p2),17));
    zext_ln559_15_fu_2300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_15_fu_2294_p2),17));
    zext_ln559_16_fu_2384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_16_fu_2378_p2),17));
    zext_ln559_17_fu_2461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_17_fu_2455_p2),17));
    zext_ln559_18_fu_2545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_18_fu_2539_p2),17));
    zext_ln559_19_fu_2622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_19_fu_2616_p2),17));
    zext_ln559_1_fu_1154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_1_fu_1148_p2),17));
    zext_ln559_20_fu_2706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_20_fu_2700_p2),17));
    zext_ln559_21_fu_2783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_21_fu_2777_p2),17));
    zext_ln559_22_fu_2867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_22_fu_2861_p2),17));
    zext_ln559_23_fu_2944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_23_fu_2938_p2),17));
    zext_ln559_24_fu_3028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_24_fu_3022_p2),17));
    zext_ln559_25_fu_3105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_25_fu_3099_p2),17));
    zext_ln559_26_fu_3189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_26_fu_3183_p2),17));
    zext_ln559_27_fu_3266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_27_fu_3260_p2),17));
    zext_ln559_28_fu_3350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_28_fu_3344_p2),17));
    zext_ln559_29_fu_3427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_29_fu_3421_p2),17));
    zext_ln559_2_fu_1247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_2_fu_1241_p2),17));
    zext_ln559_3_fu_1324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_3_fu_1318_p2),17));
    zext_ln559_4_fu_1408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_4_fu_1402_p2),17));
    zext_ln559_5_fu_1485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_5_fu_1479_p2),17));
    zext_ln559_6_fu_1578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_6_fu_1572_p2),17));
    zext_ln559_7_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_7_fu_1649_p2),17));
    zext_ln559_8_fu_1739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_8_fu_1733_p2),17));
    zext_ln559_9_fu_1816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_9_fu_1810_p2),17));
    zext_ln559_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_fu_1071_p2),17));
    zext_ln886_10_fu_1862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_10_fu_1847_p3),17));
    zext_ln886_11_fu_1939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_1931_p3),17));
    zext_ln886_12_fu_2023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_12_fu_2008_p3),17));
    zext_ln886_13_fu_2100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_2092_p3),17));
    zext_ln886_14_fu_2185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_14_fu_2169_p3),17));
    zext_ln886_15_fu_2262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_2254_p3),17));
    zext_ln886_16_fu_2346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_16_fu_2331_p3),17));
    zext_ln886_17_fu_2423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_2415_p3),17));
    zext_ln886_18_fu_2507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_18_fu_2492_p3),17));
    zext_ln886_19_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_2576_p3),17));
    zext_ln886_1_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_1108_p3),17));
    zext_ln886_20_fu_2668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_20_fu_2653_p3),17));
    zext_ln886_21_fu_2745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_2737_p3),17));
    zext_ln886_22_fu_2829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_22_fu_2814_p3),17));
    zext_ln886_23_fu_2906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_2898_p3),17));
    zext_ln886_24_fu_2990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_24_fu_2975_p3),17));
    zext_ln886_25_fu_3067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_25_fu_3059_p3),17));
    zext_ln886_26_fu_3151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_26_fu_3136_p3),17));
    zext_ln886_27_fu_3228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_27_fu_3220_p3),17));
    zext_ln886_28_fu_3312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_28_fu_3297_p3),17));
    zext_ln886_29_fu_3389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_29_fu_3381_p3),17));
    zext_ln886_2_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_2_fu_1185_p3),17));
    zext_ln886_3_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_1278_p3),17));
    zext_ln886_4_fu_1370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_4_fu_1355_p3),17));
    zext_ln886_5_fu_1447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_1439_p3),17));
    zext_ln886_6_fu_1540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_6_fu_1516_p3),17));
    zext_ln886_7_fu_1617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_1609_p3),17));
    zext_ln886_8_fu_1701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_8_fu_1686_p3),17));
    zext_ln886_9_fu_1778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_1770_p3),17));
    zext_ln886_fu_1039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_1024_p3),17));
end behav;
