module demux_1x4_tb;
reg data;
reg [1:0]sel;
wire a,b,c,d;

demux_1x4 gate(.sel(sel),.data(data),.a(a),.b(b),.c(c),.d(d));

initial begin
data = 1;
sel = 