// Seed: 2532614691
`timescale 1 ps / 1ps
module module_0;
  type_3(
      1'b0, id_0
  );
  logic id_1;
  logic id_2;
  assign id_1 = 1;
endmodule
