# RISC-V-Single-Cycle-Core-
A simple RISC-V single-cycle core implemented in Verilog. This project demonstrates instruction fetch, decode, execute, memory access, and write-back stages in a single clock cycle. Ideal for learning CPU design and RISC-V ISA basics.

#Architecture

1]Program Counter (PC)
2]Instruction Memory
3]Register File
4]ALU
5]Control Unit
6]Data Memory
7]Multiplexers and Immediate Generator
