// $Id: $
// File name:   sync_high.sv
// Created:     1/26/2018
// Author:      Sanjay Rao
// Lab Section: 337-07
// Version:     1.0  Initial Design Entry
// Description: Reset to Logic High Synchronizer

module sync_high (
	input wire clk,
	input wire n_rst,
	input wire async_in,
	output reg sync_out
);
	reg test;
	always_ff @ (posedge clk, negedge n_rst)
	begin
	  if (n_rst == 1'b0)
	  begin
	    sync_out <= 1'b1;
	    test <= 1'b1;
	  end
	  else 
	  begin
	    test <= async_in; 
	    sync_out <= test;
	  end
	end
endmodule

