// Seed: 743798211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_13;
  assign module_1.type_18 = 0;
  wire id_14;
  wire id_15, id_16;
endmodule
program module_1 (
    output tri1 id_0,
    output wor id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    id_6
);
  wire  id_7;
  uwire id_8;
  assign id_0 = ((id_8));
  assign id_6 = 1 ^ 1'b0;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_6
  );
  wire id_9;
  id_10 :
  assert property (@(*) id_3) id_6 = 1'h0;
  wire id_11, id_12;
endmodule
