library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 2
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic_vector (2 downto 0);
begin
  o <= n3485_o;
  -- vhdl_source/peres.vhdl:13:17
  n3476_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3477_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3478_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3479_o <= n3477_o xor n3478_o;
  -- vhdl_source/peres.vhdl:15:17
  n3480_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3481_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3482_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3483_o <= n3481_o and n3482_o;
  -- vhdl_source/peres.vhdl:15:21
  n3484_o <= n3480_o xor n3483_o;
  n3485_o <= n3476_o & n3479_o & n3484_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2540 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2548 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2556 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2564 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2572 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2580 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2583_o : std_logic;
  signal n2584_o : std_logic;
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2588 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2596 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2604 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2612 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2620 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2628 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2636 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2644 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2652 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2660 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n2668 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n2680 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2688 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2696 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2704 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2712 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2720 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2728 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2736 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2744 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2752 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2760 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2768 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2776 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2784 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2787_o : std_logic;
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2792 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2800 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic_vector (1 downto 0);
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic_vector (1 downto 0);
  signal n2810_o : std_logic;
  signal n2811_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2812 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic_vector (1 downto 0);
  signal n2821_o : std_logic;
  signal n2822_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2823 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic_vector (1 downto 0);
  signal n2832_o : std_logic;
  signal n2833_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2834 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic_vector (1 downto 0);
  signal n2843_o : std_logic;
  signal n2844_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2845 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic_vector (1 downto 0);
  signal n2854_o : std_logic;
  signal n2855_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2856 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic_vector (1 downto 0);
  signal n2865_o : std_logic;
  signal n2866_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2867 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic_vector (1 downto 0);
  signal n2876_o : std_logic;
  signal n2877_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2878 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic_vector (1 downto 0);
  signal n2887_o : std_logic;
  signal n2888_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2889 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic_vector (1 downto 0);
  signal n2898_o : std_logic;
  signal n2899_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2900 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic_vector (1 downto 0);
  signal n2909_o : std_logic;
  signal n2910_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2911 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic;
  signal n2918_o : std_logic;
  signal n2919_o : std_logic_vector (1 downto 0);
  signal n2920_o : std_logic;
  signal n2921_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2922 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic_vector (1 downto 0);
  signal n2931_o : std_logic;
  signal n2932_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2933 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic_vector (1 downto 0);
  signal n2942_o : std_logic;
  signal n2943_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2944 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic_vector (1 downto 0);
  signal n2953_o : std_logic;
  signal n2954_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2955 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic_vector (1 downto 0);
  signal n2964_o : std_logic;
  signal n2965_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2966 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic_vector (1 downto 0);
  signal n2975_o : std_logic;
  signal n2976_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2977 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic_vector (1 downto 0);
  signal n2986_o : std_logic;
  signal n2987_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n2988 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2999 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic_vector (1 downto 0);
  signal n3007_o : std_logic;
  signal n3008_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n3009 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic_vector (1 downto 0);
  signal n3018_o : std_logic;
  signal n3019_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3020 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic_vector (1 downto 0);
  signal n3029_o : std_logic;
  signal n3030_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3031 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic_vector (1 downto 0);
  signal n3040_o : std_logic;
  signal n3041_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3042 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic;
  signal n3049_o : std_logic;
  signal n3050_o : std_logic_vector (1 downto 0);
  signal n3051_o : std_logic;
  signal n3052_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3053 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3056_o : std_logic;
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic_vector (1 downto 0);
  signal n3062_o : std_logic;
  signal n3063_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3064 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic;
  signal n3072_o : std_logic_vector (1 downto 0);
  signal n3073_o : std_logic;
  signal n3074_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3075 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3078_o : std_logic;
  signal n3079_o : std_logic;
  signal n3080_o : std_logic;
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic_vector (1 downto 0);
  signal n3084_o : std_logic;
  signal n3085_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3086 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic_vector (1 downto 0);
  signal n3095_o : std_logic;
  signal n3096_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3097 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic_vector (1 downto 0);
  signal n3106_o : std_logic;
  signal n3107_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3108 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic_vector (1 downto 0);
  signal n3117_o : std_logic;
  signal n3118_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3119 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic_vector (1 downto 0);
  signal n3128_o : std_logic;
  signal n3129_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3130 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic_vector (1 downto 0);
  signal n3139_o : std_logic;
  signal n3140_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3141 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic_vector (1 downto 0);
  signal n3150_o : std_logic;
  signal n3151_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3152 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic_vector (1 downto 0);
  signal n3161_o : std_logic;
  signal n3162_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3163 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic_vector (1 downto 0);
  signal n3172_o : std_logic;
  signal n3173_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3174 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic_vector (1 downto 0);
  signal n3183_o : std_logic;
  signal n3184_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3185 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic;
  signal n3192_o : std_logic_vector (1 downto 0);
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3196 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3199_o : std_logic;
  signal n3200_o : std_logic;
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3204 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3212 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3220 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3228 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3236 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3244 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3252 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3255_o : std_logic;
  signal n3256_o : std_logic;
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3260 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3268 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3276 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3284 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3292 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3300 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3308 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n3316 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic;
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3328 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3331_o : std_logic;
  signal n3332_o : std_logic;
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3336 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3344 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3352 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3360 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3363_o : std_logic;
  signal n3364_o : std_logic;
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3368 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3376 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3384 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3392 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3400 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3408 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3416 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3424 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3432 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3435_o : std_logic;
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3440 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3443_o : std_logic;
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3448 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3451_o : std_logic;
  signal n3452_o : std_logic;
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n3456 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic_vector (17 downto 0);
  signal n3462_o : std_logic_vector (17 downto 0);
  signal n3463_o : std_logic_vector (17 downto 0);
  signal n3464_o : std_logic_vector (17 downto 0);
  signal n3465_o : std_logic_vector (17 downto 0);
  signal n3466_o : std_logic_vector (17 downto 0);
  signal n3467_o : std_logic_vector (17 downto 0);
  signal n3468_o : std_logic_vector (17 downto 0);
  signal n3469_o : std_logic_vector (17 downto 0);
  signal n3470_o : std_logic_vector (17 downto 0);
  signal n3471_o : std_logic_vector (17 downto 0);
  signal n3472_o : std_logic_vector (17 downto 0);
  signal n3473_o : std_logic_vector (17 downto 0);
  signal n3474_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3461_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3462_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3463_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3464_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3465_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3466_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3467_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3468_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3469_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3470_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3471_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3472_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3473_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3474_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2537_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2538_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2539_o <= n2537_o & n2538_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2540 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2539_o,
    o => gen1_n1_cnot1_j_o);
  n2543_o <= gen1_n1_cnot1_j_n2540 (1);
  n2544_o <= gen1_n1_cnot1_j_n2540 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2545_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2546_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2547_o <= n2545_o & n2546_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2548 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2547_o,
    o => gen1_n2_cnot1_j_o);
  n2551_o <= gen1_n2_cnot1_j_n2548 (1);
  n2552_o <= gen1_n2_cnot1_j_n2548 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2553_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2554_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2555_o <= n2553_o & n2554_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2556 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2555_o,
    o => gen1_n3_cnot1_j_o);
  n2559_o <= gen1_n3_cnot1_j_n2556 (1);
  n2560_o <= gen1_n3_cnot1_j_n2556 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2561_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2562_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2563_o <= n2561_o & n2562_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2564 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2563_o,
    o => gen1_n4_cnot1_j_o);
  n2567_o <= gen1_n4_cnot1_j_n2564 (1);
  n2568_o <= gen1_n4_cnot1_j_n2564 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2569_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2570_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2571_o <= n2569_o & n2570_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2572 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2571_o,
    o => gen1_n5_cnot1_j_o);
  n2575_o <= gen1_n5_cnot1_j_n2572 (1);
  n2576_o <= gen1_n5_cnot1_j_n2572 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2577_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2578_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2579_o <= n2577_o & n2578_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2580 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2579_o,
    o => gen1_n6_cnot1_j_o);
  n2583_o <= gen1_n6_cnot1_j_n2580 (1);
  n2584_o <= gen1_n6_cnot1_j_n2580 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2585_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2586_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2587_o <= n2585_o & n2586_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2588 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2587_o,
    o => gen1_n7_cnot1_j_o);
  n2591_o <= gen1_n7_cnot1_j_n2588 (1);
  n2592_o <= gen1_n7_cnot1_j_n2588 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2593_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2594_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2595_o <= n2593_o & n2594_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2596 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2595_o,
    o => gen1_n8_cnot1_j_o);
  n2599_o <= gen1_n8_cnot1_j_n2596 (1);
  n2600_o <= gen1_n8_cnot1_j_n2596 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2601_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2602_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2603_o <= n2601_o & n2602_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2604 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2603_o,
    o => gen1_n9_cnot1_j_o);
  n2607_o <= gen1_n9_cnot1_j_n2604 (1);
  n2608_o <= gen1_n9_cnot1_j_n2604 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2609_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2610_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2611_o <= n2609_o & n2610_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2612 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2611_o,
    o => gen1_n10_cnot1_j_o);
  n2615_o <= gen1_n10_cnot1_j_n2612 (1);
  n2616_o <= gen1_n10_cnot1_j_n2612 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2617_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2618_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2619_o <= n2617_o & n2618_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2620 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2619_o,
    o => gen1_n11_cnot1_j_o);
  n2623_o <= gen1_n11_cnot1_j_n2620 (1);
  n2624_o <= gen1_n11_cnot1_j_n2620 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2625_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2626_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2627_o <= n2625_o & n2626_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2628 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2627_o,
    o => gen1_n12_cnot1_j_o);
  n2631_o <= gen1_n12_cnot1_j_n2628 (1);
  n2632_o <= gen1_n12_cnot1_j_n2628 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2633_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2634_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2635_o <= n2633_o & n2634_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2636 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2635_o,
    o => gen1_n13_cnot1_j_o);
  n2639_o <= gen1_n13_cnot1_j_n2636 (1);
  n2640_o <= gen1_n13_cnot1_j_n2636 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2641_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2642_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2643_o <= n2641_o & n2642_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2644 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2643_o,
    o => gen1_n14_cnot1_j_o);
  n2647_o <= gen1_n14_cnot1_j_n2644 (1);
  n2648_o <= gen1_n14_cnot1_j_n2644 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2649_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2650_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2651_o <= n2649_o & n2650_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2652 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2651_o,
    o => gen1_n15_cnot1_j_o);
  n2655_o <= gen1_n15_cnot1_j_n2652 (1);
  n2656_o <= gen1_n15_cnot1_j_n2652 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2657_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2658_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2659_o <= n2657_o & n2658_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2660 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2659_o,
    o => gen1_n16_cnot1_j_o);
  n2663_o <= gen1_n16_cnot1_j_n2660 (1);
  n2664_o <= gen1_n16_cnot1_j_n2660 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2665_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2666_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2667_o <= n2665_o & n2666_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n2668 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n2667_o,
    o => gen1_n17_cnot1_j_o);
  n2671_o <= gen1_n17_cnot1_j_n2668 (1);
  n2672_o <= gen1_n17_cnot1_j_n2668 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2673_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2674_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2675_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2676_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2677_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2678_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2679_o <= n2677_o & n2678_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n2680 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n2679_o,
    o => gen2_n17_cnot2_j_o);
  n2683_o <= gen2_n17_cnot2_j_n2680 (1);
  n2684_o <= gen2_n17_cnot2_j_n2680 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2685_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2686_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2687_o <= n2685_o & n2686_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2688 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2687_o,
    o => gen2_n16_cnot2_j_o);
  n2691_o <= gen2_n16_cnot2_j_n2688 (1);
  n2692_o <= gen2_n16_cnot2_j_n2688 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2693_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2694_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2695_o <= n2693_o & n2694_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2696 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2695_o,
    o => gen2_n15_cnot2_j_o);
  n2699_o <= gen2_n15_cnot2_j_n2696 (1);
  n2700_o <= gen2_n15_cnot2_j_n2696 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2701_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2702_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2703_o <= n2701_o & n2702_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2704 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2703_o,
    o => gen2_n14_cnot2_j_o);
  n2707_o <= gen2_n14_cnot2_j_n2704 (1);
  n2708_o <= gen2_n14_cnot2_j_n2704 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2709_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2710_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2711_o <= n2709_o & n2710_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2712 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2711_o,
    o => gen2_n13_cnot2_j_o);
  n2715_o <= gen2_n13_cnot2_j_n2712 (1);
  n2716_o <= gen2_n13_cnot2_j_n2712 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2717_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2718_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2719_o <= n2717_o & n2718_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2720 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2719_o,
    o => gen2_n12_cnot2_j_o);
  n2723_o <= gen2_n12_cnot2_j_n2720 (1);
  n2724_o <= gen2_n12_cnot2_j_n2720 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2725_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2726_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2727_o <= n2725_o & n2726_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2728 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2727_o,
    o => gen2_n11_cnot2_j_o);
  n2731_o <= gen2_n11_cnot2_j_n2728 (1);
  n2732_o <= gen2_n11_cnot2_j_n2728 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2733_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2734_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2735_o <= n2733_o & n2734_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2736 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2735_o,
    o => gen2_n10_cnot2_j_o);
  n2739_o <= gen2_n10_cnot2_j_n2736 (1);
  n2740_o <= gen2_n10_cnot2_j_n2736 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2741_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2742_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2743_o <= n2741_o & n2742_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2744 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2743_o,
    o => gen2_n9_cnot2_j_o);
  n2747_o <= gen2_n9_cnot2_j_n2744 (1);
  n2748_o <= gen2_n9_cnot2_j_n2744 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2749_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2750_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2751_o <= n2749_o & n2750_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2752 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2751_o,
    o => gen2_n8_cnot2_j_o);
  n2755_o <= gen2_n8_cnot2_j_n2752 (1);
  n2756_o <= gen2_n8_cnot2_j_n2752 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2757_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2758_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2759_o <= n2757_o & n2758_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2760 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2759_o,
    o => gen2_n7_cnot2_j_o);
  n2763_o <= gen2_n7_cnot2_j_n2760 (1);
  n2764_o <= gen2_n7_cnot2_j_n2760 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2765_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2766_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2767_o <= n2765_o & n2766_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2768 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2767_o,
    o => gen2_n6_cnot2_j_o);
  n2771_o <= gen2_n6_cnot2_j_n2768 (1);
  n2772_o <= gen2_n6_cnot2_j_n2768 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2773_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2774_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2775_o <= n2773_o & n2774_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2776 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2775_o,
    o => gen2_n5_cnot2_j_o);
  n2779_o <= gen2_n5_cnot2_j_n2776 (1);
  n2780_o <= gen2_n5_cnot2_j_n2776 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2781_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2782_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2783_o <= n2781_o & n2782_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2784 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2783_o,
    o => gen2_n4_cnot2_j_o);
  n2787_o <= gen2_n4_cnot2_j_n2784 (1);
  n2788_o <= gen2_n4_cnot2_j_n2784 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2789_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2790_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2791_o <= n2789_o & n2790_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2792 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2791_o,
    o => gen2_n3_cnot2_j_o);
  n2795_o <= gen2_n3_cnot2_j_n2792 (1);
  n2796_o <= gen2_n3_cnot2_j_n2792 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2797_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2798_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2799_o <= n2797_o & n2798_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2800 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2799_o,
    o => gen2_n2_cnot2_j_o);
  n2803_o <= gen2_n2_cnot2_j_n2800 (1);
  n2804_o <= gen2_n2_cnot2_j_n2800 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2805_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2806_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2807_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2808_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2809_o <= n2807_o & n2808_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2810_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2811_o <= n2809_o & n2810_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2812 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2811_o,
    o => gen3_n1_ccnot3_j_o);
  n2815_o <= gen3_n1_ccnot3_j_n2812 (2);
  n2816_o <= gen3_n1_ccnot3_j_n2812 (1);
  n2817_o <= gen3_n1_ccnot3_j_n2812 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2818_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2819_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2820_o <= n2818_o & n2819_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2821_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2822_o <= n2820_o & n2821_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2823 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2822_o,
    o => gen3_n2_ccnot3_j_o);
  n2826_o <= gen3_n2_ccnot3_j_n2823 (2);
  n2827_o <= gen3_n2_ccnot3_j_n2823 (1);
  n2828_o <= gen3_n2_ccnot3_j_n2823 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2829_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2830_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2831_o <= n2829_o & n2830_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2832_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2833_o <= n2831_o & n2832_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2834 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2833_o,
    o => gen3_n3_ccnot3_j_o);
  n2837_o <= gen3_n3_ccnot3_j_n2834 (2);
  n2838_o <= gen3_n3_ccnot3_j_n2834 (1);
  n2839_o <= gen3_n3_ccnot3_j_n2834 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2840_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2841_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2842_o <= n2840_o & n2841_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2843_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2844_o <= n2842_o & n2843_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2845 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2844_o,
    o => gen3_n4_ccnot3_j_o);
  n2848_o <= gen3_n4_ccnot3_j_n2845 (2);
  n2849_o <= gen3_n4_ccnot3_j_n2845 (1);
  n2850_o <= gen3_n4_ccnot3_j_n2845 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2851_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2852_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2853_o <= n2851_o & n2852_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2854_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2855_o <= n2853_o & n2854_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2856 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2855_o,
    o => gen3_n5_ccnot3_j_o);
  n2859_o <= gen3_n5_ccnot3_j_n2856 (2);
  n2860_o <= gen3_n5_ccnot3_j_n2856 (1);
  n2861_o <= gen3_n5_ccnot3_j_n2856 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2862_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2863_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2864_o <= n2862_o & n2863_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2865_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2866_o <= n2864_o & n2865_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2867 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2866_o,
    o => gen3_n6_ccnot3_j_o);
  n2870_o <= gen3_n6_ccnot3_j_n2867 (2);
  n2871_o <= gen3_n6_ccnot3_j_n2867 (1);
  n2872_o <= gen3_n6_ccnot3_j_n2867 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2873_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2874_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2875_o <= n2873_o & n2874_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2876_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2877_o <= n2875_o & n2876_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2878 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2877_o,
    o => gen3_n7_ccnot3_j_o);
  n2881_o <= gen3_n7_ccnot3_j_n2878 (2);
  n2882_o <= gen3_n7_ccnot3_j_n2878 (1);
  n2883_o <= gen3_n7_ccnot3_j_n2878 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2884_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2885_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2886_o <= n2884_o & n2885_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2887_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2888_o <= n2886_o & n2887_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2889 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2888_o,
    o => gen3_n8_ccnot3_j_o);
  n2892_o <= gen3_n8_ccnot3_j_n2889 (2);
  n2893_o <= gen3_n8_ccnot3_j_n2889 (1);
  n2894_o <= gen3_n8_ccnot3_j_n2889 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2895_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2896_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2897_o <= n2895_o & n2896_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2898_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2899_o <= n2897_o & n2898_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2900 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2899_o,
    o => gen3_n9_ccnot3_j_o);
  n2903_o <= gen3_n9_ccnot3_j_n2900 (2);
  n2904_o <= gen3_n9_ccnot3_j_n2900 (1);
  n2905_o <= gen3_n9_ccnot3_j_n2900 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2906_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2907_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2908_o <= n2906_o & n2907_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2909_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2910_o <= n2908_o & n2909_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2911 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2910_o,
    o => gen3_n10_ccnot3_j_o);
  n2914_o <= gen3_n10_ccnot3_j_n2911 (2);
  n2915_o <= gen3_n10_ccnot3_j_n2911 (1);
  n2916_o <= gen3_n10_ccnot3_j_n2911 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2917_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2918_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2919_o <= n2917_o & n2918_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2920_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2921_o <= n2919_o & n2920_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2922 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2921_o,
    o => gen3_n11_ccnot3_j_o);
  n2925_o <= gen3_n11_ccnot3_j_n2922 (2);
  n2926_o <= gen3_n11_ccnot3_j_n2922 (1);
  n2927_o <= gen3_n11_ccnot3_j_n2922 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2928_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2929_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2930_o <= n2928_o & n2929_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2931_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2932_o <= n2930_o & n2931_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2933 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2932_o,
    o => gen3_n12_ccnot3_j_o);
  n2936_o <= gen3_n12_ccnot3_j_n2933 (2);
  n2937_o <= gen3_n12_ccnot3_j_n2933 (1);
  n2938_o <= gen3_n12_ccnot3_j_n2933 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2939_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2940_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2941_o <= n2939_o & n2940_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2942_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2943_o <= n2941_o & n2942_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2944 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2943_o,
    o => gen3_n13_ccnot3_j_o);
  n2947_o <= gen3_n13_ccnot3_j_n2944 (2);
  n2948_o <= gen3_n13_ccnot3_j_n2944 (1);
  n2949_o <= gen3_n13_ccnot3_j_n2944 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2950_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2951_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2952_o <= n2950_o & n2951_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2953_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2954_o <= n2952_o & n2953_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2955 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2954_o,
    o => gen3_n14_ccnot3_j_o);
  n2958_o <= gen3_n14_ccnot3_j_n2955 (2);
  n2959_o <= gen3_n14_ccnot3_j_n2955 (1);
  n2960_o <= gen3_n14_ccnot3_j_n2955 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2961_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2962_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2963_o <= n2961_o & n2962_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2964_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2965_o <= n2963_o & n2964_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2966 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2965_o,
    o => gen3_n15_ccnot3_j_o);
  n2969_o <= gen3_n15_ccnot3_j_n2966 (2);
  n2970_o <= gen3_n15_ccnot3_j_n2966 (1);
  n2971_o <= gen3_n15_ccnot3_j_n2966 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2972_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2973_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2974_o <= n2972_o & n2973_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2975_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2976_o <= n2974_o & n2975_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2977 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2976_o,
    o => gen3_n16_ccnot3_j_o);
  n2980_o <= gen3_n16_ccnot3_j_n2977 (2);
  n2981_o <= gen3_n16_ccnot3_j_n2977 (1);
  n2982_o <= gen3_n16_ccnot3_j_n2977 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2983_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2984_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2985_o <= n2983_o & n2984_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2986_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2987_o <= n2985_o & n2986_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n2988 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n2987_o,
    o => gen3_n17_ccnot3_j_o);
  n2991_o <= gen3_n17_ccnot3_j_n2988 (2);
  n2992_o <= gen3_n17_ccnot3_j_n2988 (1);
  n2993_o <= gen3_n17_ccnot3_j_n2988 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2994_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2995_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2996_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2997_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2998_o <= n2996_o & n2997_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2999 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2998_o,
    o => cnot_4_o);
  n3002_o <= cnot_4_n2999 (1);
  n3003_o <= cnot_4_n2999 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3004_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3005_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3006_o <= n3004_o & n3005_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3007_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3008_o <= n3006_o & n3007_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n3009 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n3008_o,
    o => gen4_n16_peres4_j_o);
  n3012_o <= gen4_n16_peres4_j_n3009 (2);
  n3013_o <= gen4_n16_peres4_j_n3009 (1);
  n3014_o <= gen4_n16_peres4_j_n3009 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3015_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3016_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3017_o <= n3015_o & n3016_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3018_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3019_o <= n3017_o & n3018_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3020 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3019_o,
    o => gen4_n15_peres4_j_o);
  n3023_o <= gen4_n15_peres4_j_n3020 (2);
  n3024_o <= gen4_n15_peres4_j_n3020 (1);
  n3025_o <= gen4_n15_peres4_j_n3020 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3026_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3027_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3028_o <= n3026_o & n3027_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3029_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3030_o <= n3028_o & n3029_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3031 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3030_o,
    o => gen4_n14_peres4_j_o);
  n3034_o <= gen4_n14_peres4_j_n3031 (2);
  n3035_o <= gen4_n14_peres4_j_n3031 (1);
  n3036_o <= gen4_n14_peres4_j_n3031 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3037_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3038_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3039_o <= n3037_o & n3038_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3040_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3041_o <= n3039_o & n3040_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3042 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3041_o,
    o => gen4_n13_peres4_j_o);
  n3045_o <= gen4_n13_peres4_j_n3042 (2);
  n3046_o <= gen4_n13_peres4_j_n3042 (1);
  n3047_o <= gen4_n13_peres4_j_n3042 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3048_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3049_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3050_o <= n3048_o & n3049_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3051_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3052_o <= n3050_o & n3051_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3053 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3052_o,
    o => gen4_n12_peres4_j_o);
  n3056_o <= gen4_n12_peres4_j_n3053 (2);
  n3057_o <= gen4_n12_peres4_j_n3053 (1);
  n3058_o <= gen4_n12_peres4_j_n3053 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3059_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3060_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3061_o <= n3059_o & n3060_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3062_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3063_o <= n3061_o & n3062_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3064 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3063_o,
    o => gen4_n11_peres4_j_o);
  n3067_o <= gen4_n11_peres4_j_n3064 (2);
  n3068_o <= gen4_n11_peres4_j_n3064 (1);
  n3069_o <= gen4_n11_peres4_j_n3064 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3070_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3071_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3072_o <= n3070_o & n3071_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3073_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3074_o <= n3072_o & n3073_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3075 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3074_o,
    o => gen4_n10_peres4_j_o);
  n3078_o <= gen4_n10_peres4_j_n3075 (2);
  n3079_o <= gen4_n10_peres4_j_n3075 (1);
  n3080_o <= gen4_n10_peres4_j_n3075 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3081_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3082_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3083_o <= n3081_o & n3082_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3084_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3085_o <= n3083_o & n3084_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3086 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3085_o,
    o => gen4_n9_peres4_j_o);
  n3089_o <= gen4_n9_peres4_j_n3086 (2);
  n3090_o <= gen4_n9_peres4_j_n3086 (1);
  n3091_o <= gen4_n9_peres4_j_n3086 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3092_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3093_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3094_o <= n3092_o & n3093_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3095_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3096_o <= n3094_o & n3095_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3097 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3096_o,
    o => gen4_n8_peres4_j_o);
  n3100_o <= gen4_n8_peres4_j_n3097 (2);
  n3101_o <= gen4_n8_peres4_j_n3097 (1);
  n3102_o <= gen4_n8_peres4_j_n3097 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3103_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3104_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3105_o <= n3103_o & n3104_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3106_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3107_o <= n3105_o & n3106_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3108 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3107_o,
    o => gen4_n7_peres4_j_o);
  n3111_o <= gen4_n7_peres4_j_n3108 (2);
  n3112_o <= gen4_n7_peres4_j_n3108 (1);
  n3113_o <= gen4_n7_peres4_j_n3108 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3114_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3115_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3116_o <= n3114_o & n3115_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3117_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3118_o <= n3116_o & n3117_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3119 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3118_o,
    o => gen4_n6_peres4_j_o);
  n3122_o <= gen4_n6_peres4_j_n3119 (2);
  n3123_o <= gen4_n6_peres4_j_n3119 (1);
  n3124_o <= gen4_n6_peres4_j_n3119 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3125_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3126_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3127_o <= n3125_o & n3126_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3128_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3129_o <= n3127_o & n3128_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3130 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3129_o,
    o => gen4_n5_peres4_j_o);
  n3133_o <= gen4_n5_peres4_j_n3130 (2);
  n3134_o <= gen4_n5_peres4_j_n3130 (1);
  n3135_o <= gen4_n5_peres4_j_n3130 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3136_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3137_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3138_o <= n3136_o & n3137_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3139_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3140_o <= n3138_o & n3139_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3141 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3140_o,
    o => gen4_n4_peres4_j_o);
  n3144_o <= gen4_n4_peres4_j_n3141 (2);
  n3145_o <= gen4_n4_peres4_j_n3141 (1);
  n3146_o <= gen4_n4_peres4_j_n3141 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3147_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3148_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3149_o <= n3147_o & n3148_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3150_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3151_o <= n3149_o & n3150_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3152 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3151_o,
    o => gen4_n3_peres4_j_o);
  n3155_o <= gen4_n3_peres4_j_n3152 (2);
  n3156_o <= gen4_n3_peres4_j_n3152 (1);
  n3157_o <= gen4_n3_peres4_j_n3152 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3158_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3159_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3160_o <= n3158_o & n3159_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3161_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3162_o <= n3160_o & n3161_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3163 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3162_o,
    o => gen4_n2_peres4_j_o);
  n3166_o <= gen4_n2_peres4_j_n3163 (2);
  n3167_o <= gen4_n2_peres4_j_n3163 (1);
  n3168_o <= gen4_n2_peres4_j_n3163 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3169_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3170_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3171_o <= n3169_o & n3170_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3172_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3173_o <= n3171_o & n3172_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3174 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3173_o,
    o => gen4_n1_peres4_j_o);
  n3177_o <= gen4_n1_peres4_j_n3174 (2);
  n3178_o <= gen4_n1_peres4_j_n3174 (1);
  n3179_o <= gen4_n1_peres4_j_n3174 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3180_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3181_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3182_o <= n3180_o & n3181_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3183_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3184_o <= n3182_o & n3183_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3185 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3184_o,
    o => gen4_n0_peres4_j_o);
  n3188_o <= gen4_n0_peres4_j_n3185 (2);
  n3189_o <= gen4_n0_peres4_j_n3185 (1);
  n3190_o <= gen4_n0_peres4_j_n3185 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3191_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3192_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3193_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3194_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3195_o <= n3193_o & n3194_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3196 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3195_o,
    o => gen5_n1_cnot5_j_o);
  n3199_o <= gen5_n1_cnot5_j_n3196 (1);
  n3200_o <= gen5_n1_cnot5_j_n3196 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3201_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3202_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3203_o <= n3201_o & n3202_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3204 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3203_o,
    o => gen5_n2_cnot5_j_o);
  n3207_o <= gen5_n2_cnot5_j_n3204 (1);
  n3208_o <= gen5_n2_cnot5_j_n3204 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3209_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3210_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3211_o <= n3209_o & n3210_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3212 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3211_o,
    o => gen5_n3_cnot5_j_o);
  n3215_o <= gen5_n3_cnot5_j_n3212 (1);
  n3216_o <= gen5_n3_cnot5_j_n3212 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3217_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3218_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3219_o <= n3217_o & n3218_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3220 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3219_o,
    o => gen5_n4_cnot5_j_o);
  n3223_o <= gen5_n4_cnot5_j_n3220 (1);
  n3224_o <= gen5_n4_cnot5_j_n3220 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3225_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3226_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3227_o <= n3225_o & n3226_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3228 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3227_o,
    o => gen5_n5_cnot5_j_o);
  n3231_o <= gen5_n5_cnot5_j_n3228 (1);
  n3232_o <= gen5_n5_cnot5_j_n3228 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3233_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3234_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3235_o <= n3233_o & n3234_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3236 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3235_o,
    o => gen5_n6_cnot5_j_o);
  n3239_o <= gen5_n6_cnot5_j_n3236 (1);
  n3240_o <= gen5_n6_cnot5_j_n3236 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3241_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3242_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3243_o <= n3241_o & n3242_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3244 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3243_o,
    o => gen5_n7_cnot5_j_o);
  n3247_o <= gen5_n7_cnot5_j_n3244 (1);
  n3248_o <= gen5_n7_cnot5_j_n3244 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3249_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3250_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3251_o <= n3249_o & n3250_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3252 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3251_o,
    o => gen5_n8_cnot5_j_o);
  n3255_o <= gen5_n8_cnot5_j_n3252 (1);
  n3256_o <= gen5_n8_cnot5_j_n3252 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3257_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3258_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3259_o <= n3257_o & n3258_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3260 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3259_o,
    o => gen5_n9_cnot5_j_o);
  n3263_o <= gen5_n9_cnot5_j_n3260 (1);
  n3264_o <= gen5_n9_cnot5_j_n3260 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3265_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3266_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3267_o <= n3265_o & n3266_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3268 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3267_o,
    o => gen5_n10_cnot5_j_o);
  n3271_o <= gen5_n10_cnot5_j_n3268 (1);
  n3272_o <= gen5_n10_cnot5_j_n3268 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3273_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3274_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3275_o <= n3273_o & n3274_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3276 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3275_o,
    o => gen5_n11_cnot5_j_o);
  n3279_o <= gen5_n11_cnot5_j_n3276 (1);
  n3280_o <= gen5_n11_cnot5_j_n3276 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3281_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3282_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3283_o <= n3281_o & n3282_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3284 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3283_o,
    o => gen5_n12_cnot5_j_o);
  n3287_o <= gen5_n12_cnot5_j_n3284 (1);
  n3288_o <= gen5_n12_cnot5_j_n3284 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3289_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3290_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3291_o <= n3289_o & n3290_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3292 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3291_o,
    o => gen5_n13_cnot5_j_o);
  n3295_o <= gen5_n13_cnot5_j_n3292 (1);
  n3296_o <= gen5_n13_cnot5_j_n3292 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3297_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3298_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3299_o <= n3297_o & n3298_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3300 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3299_o,
    o => gen5_n14_cnot5_j_o);
  n3303_o <= gen5_n14_cnot5_j_n3300 (1);
  n3304_o <= gen5_n14_cnot5_j_n3300 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3305_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3306_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3307_o <= n3305_o & n3306_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3308 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3307_o,
    o => gen5_n15_cnot5_j_o);
  n3311_o <= gen5_n15_cnot5_j_n3308 (1);
  n3312_o <= gen5_n15_cnot5_j_n3308 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3313_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3314_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3315_o <= n3313_o & n3314_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n3316 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n3315_o,
    o => gen5_n16_cnot5_j_o);
  n3319_o <= gen5_n16_cnot5_j_n3316 (1);
  n3320_o <= gen5_n16_cnot5_j_n3316 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3321_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3322_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3323_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3324_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3325_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3326_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3327_o <= n3325_o & n3326_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3328 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3327_o,
    o => gen6_n1_cnot1_j_o);
  n3331_o <= gen6_n1_cnot1_j_n3328 (1);
  n3332_o <= gen6_n1_cnot1_j_n3328 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3333_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3334_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3335_o <= n3333_o & n3334_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3336 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3335_o,
    o => gen6_n2_cnot1_j_o);
  n3339_o <= gen6_n2_cnot1_j_n3336 (1);
  n3340_o <= gen6_n2_cnot1_j_n3336 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3341_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3342_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3343_o <= n3341_o & n3342_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3344 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3343_o,
    o => gen6_n3_cnot1_j_o);
  n3347_o <= gen6_n3_cnot1_j_n3344 (1);
  n3348_o <= gen6_n3_cnot1_j_n3344 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3349_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3350_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3351_o <= n3349_o & n3350_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3352 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3351_o,
    o => gen6_n4_cnot1_j_o);
  n3355_o <= gen6_n4_cnot1_j_n3352 (1);
  n3356_o <= gen6_n4_cnot1_j_n3352 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3357_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3358_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3359_o <= n3357_o & n3358_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3360 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3359_o,
    o => gen6_n5_cnot1_j_o);
  n3363_o <= gen6_n5_cnot1_j_n3360 (1);
  n3364_o <= gen6_n5_cnot1_j_n3360 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3365_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3366_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3367_o <= n3365_o & n3366_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3368 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3367_o,
    o => gen6_n6_cnot1_j_o);
  n3371_o <= gen6_n6_cnot1_j_n3368 (1);
  n3372_o <= gen6_n6_cnot1_j_n3368 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3373_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3374_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3375_o <= n3373_o & n3374_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3376 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3375_o,
    o => gen6_n7_cnot1_j_o);
  n3379_o <= gen6_n7_cnot1_j_n3376 (1);
  n3380_o <= gen6_n7_cnot1_j_n3376 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3381_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3382_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3383_o <= n3381_o & n3382_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3384 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3383_o,
    o => gen6_n8_cnot1_j_o);
  n3387_o <= gen6_n8_cnot1_j_n3384 (1);
  n3388_o <= gen6_n8_cnot1_j_n3384 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3389_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3390_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3391_o <= n3389_o & n3390_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3392 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3391_o,
    o => gen6_n9_cnot1_j_o);
  n3395_o <= gen6_n9_cnot1_j_n3392 (1);
  n3396_o <= gen6_n9_cnot1_j_n3392 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3397_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3398_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3399_o <= n3397_o & n3398_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3400 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3399_o,
    o => gen6_n10_cnot1_j_o);
  n3403_o <= gen6_n10_cnot1_j_n3400 (1);
  n3404_o <= gen6_n10_cnot1_j_n3400 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3405_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3406_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3407_o <= n3405_o & n3406_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3408 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3407_o,
    o => gen6_n11_cnot1_j_o);
  n3411_o <= gen6_n11_cnot1_j_n3408 (1);
  n3412_o <= gen6_n11_cnot1_j_n3408 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3413_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3414_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3415_o <= n3413_o & n3414_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3416 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3415_o,
    o => gen6_n12_cnot1_j_o);
  n3419_o <= gen6_n12_cnot1_j_n3416 (1);
  n3420_o <= gen6_n12_cnot1_j_n3416 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3421_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3422_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3423_o <= n3421_o & n3422_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3424 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3423_o,
    o => gen6_n13_cnot1_j_o);
  n3427_o <= gen6_n13_cnot1_j_n3424 (1);
  n3428_o <= gen6_n13_cnot1_j_n3424 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3429_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3430_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3431_o <= n3429_o & n3430_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3432 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3431_o,
    o => gen6_n14_cnot1_j_o);
  n3435_o <= gen6_n14_cnot1_j_n3432 (1);
  n3436_o <= gen6_n14_cnot1_j_n3432 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3437_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3438_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3439_o <= n3437_o & n3438_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3440 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3439_o,
    o => gen6_n15_cnot1_j_o);
  n3443_o <= gen6_n15_cnot1_j_n3440 (1);
  n3444_o <= gen6_n15_cnot1_j_n3440 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3445_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3446_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3447_o <= n3445_o & n3446_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3448 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3447_o,
    o => gen6_n16_cnot1_j_o);
  n3451_o <= gen6_n16_cnot1_j_n3448 (1);
  n3452_o <= gen6_n16_cnot1_j_n3448 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3453_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3454_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3455_o <= n3453_o & n3454_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n3456 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n3455_o,
    o => gen6_n17_cnot1_j_o);
  n3459_o <= gen6_n17_cnot1_j_n3456 (1);
  n3460_o <= gen6_n17_cnot1_j_n3456 (0);
  n3461_o <= n2671_o & n2663_o & n2655_o & n2647_o & n2639_o & n2631_o & n2623_o & n2615_o & n2607_o & n2599_o & n2591_o & n2583_o & n2575_o & n2567_o & n2559_o & n2551_o & n2543_o & n2673_o;
  n3462_o <= n2672_o & n2664_o & n2656_o & n2648_o & n2640_o & n2632_o & n2624_o & n2616_o & n2608_o & n2600_o & n2592_o & n2584_o & n2576_o & n2568_o & n2560_o & n2552_o & n2544_o & n2674_o;
  n3463_o <= n2676_o & n2683_o & n2691_o & n2699_o & n2707_o & n2715_o & n2723_o & n2731_o & n2739_o & n2747_o & n2755_o & n2763_o & n2771_o & n2779_o & n2787_o & n2795_o & n2803_o & n2675_o;
  n3464_o <= n2684_o & n2692_o & n2700_o & n2708_o & n2716_o & n2724_o & n2732_o & n2740_o & n2748_o & n2756_o & n2764_o & n2772_o & n2780_o & n2788_o & n2796_o & n2804_o & n2805_o;
  n3465_o <= n2993_o & n2982_o & n2971_o & n2960_o & n2949_o & n2938_o & n2927_o & n2916_o & n2905_o & n2894_o & n2883_o & n2872_o & n2861_o & n2850_o & n2839_o & n2828_o & n2817_o & n2806_o;
  n3466_o <= n2994_o & n2992_o & n2981_o & n2970_o & n2959_o & n2948_o & n2937_o & n2926_o & n2915_o & n2904_o & n2893_o & n2882_o & n2871_o & n2860_o & n2849_o & n2838_o & n2827_o & n2816_o;
  n3467_o <= n2995_o & n2991_o & n2980_o & n2969_o & n2958_o & n2947_o & n2936_o & n2925_o & n2914_o & n2903_o & n2892_o & n2881_o & n2870_o & n2859_o & n2848_o & n2837_o & n2826_o & n2815_o;
  n3468_o <= n3002_o & n3012_o & n3023_o & n3034_o & n3045_o & n3056_o & n3067_o & n3078_o & n3089_o & n3100_o & n3111_o & n3122_o & n3133_o & n3144_o & n3155_o & n3166_o & n3177_o & n3188_o;
  n3469_o <= n3014_o & n3025_o & n3036_o & n3047_o & n3058_o & n3069_o & n3080_o & n3091_o & n3102_o & n3113_o & n3124_o & n3135_o & n3146_o & n3157_o & n3168_o & n3179_o & n3190_o & n3191_o;
  n3470_o <= n3003_o & n3013_o & n3024_o & n3035_o & n3046_o & n3057_o & n3068_o & n3079_o & n3090_o & n3101_o & n3112_o & n3123_o & n3134_o & n3145_o & n3156_o & n3167_o & n3178_o & n3189_o;
  n3471_o <= n3320_o & n3312_o & n3304_o & n3296_o & n3288_o & n3280_o & n3272_o & n3264_o & n3256_o & n3248_o & n3240_o & n3232_o & n3224_o & n3216_o & n3208_o & n3200_o & n3192_o;
  n3472_o <= n3322_o & n3319_o & n3311_o & n3303_o & n3295_o & n3287_o & n3279_o & n3271_o & n3263_o & n3255_o & n3247_o & n3239_o & n3231_o & n3223_o & n3215_o & n3207_o & n3199_o & n3321_o;
  n3473_o <= n3459_o & n3451_o & n3443_o & n3435_o & n3427_o & n3419_o & n3411_o & n3403_o & n3395_o & n3387_o & n3379_o & n3371_o & n3363_o & n3355_o & n3347_o & n3339_o & n3331_o & n3323_o;
  n3474_o <= n3460_o & n3452_o & n3444_o & n3436_o & n3428_o & n3420_o & n3412_o & n3404_o & n3396_o & n3388_o & n3380_o & n3372_o & n3364_o & n3356_o & n3348_o & n3340_o & n3332_o & n3324_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2528_o : std_logic_vector (1 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic_vector (2 downto 0);
begin
  o <= n2534_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2528_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2529_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2530_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2531_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2532_o <= n2530_o and n2531_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2533_o <= n2529_o xor n2532_o;
  n2534_o <= n2528_o & n2533_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic_vector (1 downto 0);
begin
  o <= n2526_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2522_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2523_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2524_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2525_o <= n2523_o xor n2524_o;
  n2526_o <= n2522_o & n2525_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic_vector (16 downto 0);
begin
  o <= n2520_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2498_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2499_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2500_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2501_o <= not n2500_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2502_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2503_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2504_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2505_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2506_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2507_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2508_o <= not n2507_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2509_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2510_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2511_o <= not n2510_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2512_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2513_o <= not n2512_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2514_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2515_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2516_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2517_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2518_o <= not n2517_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2519_o <= i (0);
  n2520_o <= n2498_o & n2499_o & n2501_o & n2502_o & n2503_o & n2504_o & n2505_o & n2506_o & n2508_o & n2509_o & n2511_o & n2513_o & n2514_o & n2515_o & n2516_o & n2518_o & n2519_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2481 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2489 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic_vector (1 downto 0);
  signal n2496_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2494_o;
  o <= n2495_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2496_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2478_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2479_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2480_o <= n2478_o & n2479_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2481 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2480_o,
    o => gen1_n0_cnot0_o);
  n2484_o <= gen1_n0_cnot0_n2481 (1);
  n2485_o <= gen1_n0_cnot0_n2481 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2486_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2487_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2488_o <= n2486_o & n2487_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2489 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2488_o,
    o => gen1_n1_cnot0_o);
  n2492_o <= gen1_n1_cnot0_n2489 (1);
  n2493_o <= gen1_n1_cnot0_n2489 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2494_o <= ctrl_prop (2);
  n2495_o <= n2493_o & n2485_o;
  n2496_o <= n2492_o & n2484_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (16 downto 0);
begin
  o <= n2475_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2449_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2450_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2451_o <= not n2450_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2452_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2453_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2454_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2455_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2456_o <= not n2455_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2457_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2458_o <= not n2457_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2459_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2460_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2461_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2462_o <= not n2461_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2463_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2464_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2465_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2466_o <= not n2465_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2467_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2468_o <= not n2467_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2469_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2470_o <= not n2469_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2471_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2472_o <= not n2471_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2473_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2474_o <= not n2473_o;
  n2475_o <= n2449_o & n2451_o & n2452_o & n2453_o & n2454_o & n2456_o & n2458_o & n2459_o & n2460_o & n2462_o & n2463_o & n2464_o & n2466_o & n2468_o & n2470_o & n2472_o & n2474_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2320 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2328 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2336 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2344 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2352 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2360 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2368 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2376 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2384 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2392 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2400 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2408 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2416 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2424 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2432 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2440 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic_vector (15 downto 0);
  signal n2447_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2445_o;
  o <= n2446_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2447_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2317_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2318_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2319_o <= n2317_o & n2318_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2320 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2319_o,
    o => gen1_n0_cnot0_o);
  n2323_o <= gen1_n0_cnot0_n2320 (1);
  n2324_o <= gen1_n0_cnot0_n2320 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2325_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2326_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2327_o <= n2325_o & n2326_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2328 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2327_o,
    o => gen1_n1_cnot0_o);
  n2331_o <= gen1_n1_cnot0_n2328 (1);
  n2332_o <= gen1_n1_cnot0_n2328 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2333_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2334_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2335_o <= n2333_o & n2334_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2336 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2335_o,
    o => gen1_n2_cnot0_o);
  n2339_o <= gen1_n2_cnot0_n2336 (1);
  n2340_o <= gen1_n2_cnot0_n2336 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2341_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2342_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2343_o <= n2341_o & n2342_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2344 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2343_o,
    o => gen1_n3_cnot0_o);
  n2347_o <= gen1_n3_cnot0_n2344 (1);
  n2348_o <= gen1_n3_cnot0_n2344 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2349_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2350_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2351_o <= n2349_o & n2350_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2352 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2351_o,
    o => gen1_n4_cnot0_o);
  n2355_o <= gen1_n4_cnot0_n2352 (1);
  n2356_o <= gen1_n4_cnot0_n2352 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2357_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2358_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2359_o <= n2357_o & n2358_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2360 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2359_o,
    o => gen1_n5_cnot0_o);
  n2363_o <= gen1_n5_cnot0_n2360 (1);
  n2364_o <= gen1_n5_cnot0_n2360 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2365_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2366_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2367_o <= n2365_o & n2366_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2368 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2367_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2371_o <= gen1_n6_cnot0_n2368 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2372_o <= gen1_n6_cnot0_n2368 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2373_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2374_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2375_o <= n2373_o & n2374_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2376 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2375_o,
    o => gen1_n7_cnot0_o);
  n2379_o <= gen1_n7_cnot0_n2376 (1);
  n2380_o <= gen1_n7_cnot0_n2376 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2381_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2382_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2383_o <= n2381_o & n2382_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2384 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2383_o,
    o => gen1_n8_cnot0_o);
  n2387_o <= gen1_n8_cnot0_n2384 (1);
  n2388_o <= gen1_n8_cnot0_n2384 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2389_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2390_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2391_o <= n2389_o & n2390_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2392 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2391_o,
    o => gen1_n9_cnot0_o);
  n2395_o <= gen1_n9_cnot0_n2392 (1);
  n2396_o <= gen1_n9_cnot0_n2392 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2397_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2398_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2399_o <= n2397_o & n2398_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2400 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2399_o,
    o => gen1_n10_cnot0_o);
  n2403_o <= gen1_n10_cnot0_n2400 (1);
  n2404_o <= gen1_n10_cnot0_n2400 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2405_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2406_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2407_o <= n2405_o & n2406_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2408 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2407_o,
    o => gen1_n11_cnot0_o);
  n2411_o <= gen1_n11_cnot0_n2408 (1);
  n2412_o <= gen1_n11_cnot0_n2408 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2413_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2414_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2415_o <= n2413_o & n2414_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2416 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2415_o,
    o => gen1_n12_cnot0_o);
  n2419_o <= gen1_n12_cnot0_n2416 (1);
  n2420_o <= gen1_n12_cnot0_n2416 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2421_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2422_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2423_o <= n2421_o & n2422_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2424 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2423_o,
    o => gen1_n13_cnot0_o);
  n2427_o <= gen1_n13_cnot0_n2424 (1);
  n2428_o <= gen1_n13_cnot0_n2424 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2429_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2430_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2431_o <= n2429_o & n2430_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2432 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2431_o,
    o => gen1_n14_cnot0_o);
  n2435_o <= gen1_n14_cnot0_n2432 (1);
  n2436_o <= gen1_n14_cnot0_n2432 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2437_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2438_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2439_o <= n2437_o & n2438_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2440 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2439_o,
    o => gen1_n15_cnot0_o);
  n2443_o <= gen1_n15_cnot0_n2440 (1);
  n2444_o <= gen1_n15_cnot0_n2440 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2445_o <= ctrl_prop (16);
  n2446_o <= n2444_o & n2436_o & n2428_o & n2420_o & n2412_o & n2404_o & n2396_o & n2388_o & n2380_o & n2372_o & n2364_o & n2356_o & n2348_o & n2340_o & n2332_o & n2324_o;
  n2447_o <= n2443_o & n2435_o & n2427_o & n2419_o & n2411_o & n2403_o & n2395_o & n2387_o & n2379_o & n2371_o & n2363_o & n2355_o & n2347_o & n2339_o & n2331_o & n2323_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2179 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2187 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2195 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2203 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2211 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2219 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2227 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2235 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2243 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2251 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2259 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2267 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2275 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2283 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2291 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2299 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2307 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic_vector (16 downto 0);
  signal n2314_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2312_o;
  o <= n2313_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2314_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2176_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2177_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2178_o <= n2176_o & n2177_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2179 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2178_o,
    o => gen1_n0_cnot0_o);
  n2182_o <= gen1_n0_cnot0_n2179 (1);
  n2183_o <= gen1_n0_cnot0_n2179 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2184_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2185_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2186_o <= n2184_o & n2185_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2187 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2186_o,
    o => gen1_n1_cnot0_o);
  n2190_o <= gen1_n1_cnot0_n2187 (1);
  n2191_o <= gen1_n1_cnot0_n2187 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2192_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2193_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2194_o <= n2192_o & n2193_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2195 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2194_o,
    o => gen1_n2_cnot0_o);
  n2198_o <= gen1_n2_cnot0_n2195 (1);
  n2199_o <= gen1_n2_cnot0_n2195 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2200_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2201_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2202_o <= n2200_o & n2201_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2203 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2202_o,
    o => gen1_n3_cnot0_o);
  n2206_o <= gen1_n3_cnot0_n2203 (1);
  n2207_o <= gen1_n3_cnot0_n2203 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2208_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2209_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2210_o <= n2208_o & n2209_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2211 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2210_o,
    o => gen1_n4_cnot0_o);
  n2214_o <= gen1_n4_cnot0_n2211 (1);
  n2215_o <= gen1_n4_cnot0_n2211 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2216_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2217_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2218_o <= n2216_o & n2217_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2219 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2218_o,
    o => gen1_n5_cnot0_o);
  n2222_o <= gen1_n5_cnot0_n2219 (1);
  n2223_o <= gen1_n5_cnot0_n2219 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2224_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2225_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2226_o <= n2224_o & n2225_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2227 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2226_o,
    o => gen1_n6_cnot0_o);
  n2230_o <= gen1_n6_cnot0_n2227 (1);
  n2231_o <= gen1_n6_cnot0_n2227 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2232_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2233_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2234_o <= n2232_o & n2233_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2235 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2234_o,
    o => gen1_n7_cnot0_o);
  n2238_o <= gen1_n7_cnot0_n2235 (1);
  n2239_o <= gen1_n7_cnot0_n2235 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2240_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2241_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2242_o <= n2240_o & n2241_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2243 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2242_o,
    o => gen1_n8_cnot0_o);
  n2246_o <= gen1_n8_cnot0_n2243 (1);
  n2247_o <= gen1_n8_cnot0_n2243 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2248_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2249_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2250_o <= n2248_o & n2249_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2251 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2250_o,
    o => gen1_n9_cnot0_o);
  n2254_o <= gen1_n9_cnot0_n2251 (1);
  n2255_o <= gen1_n9_cnot0_n2251 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2256_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2257_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2258_o <= n2256_o & n2257_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2259 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2258_o,
    o => gen1_n10_cnot0_o);
  n2262_o <= gen1_n10_cnot0_n2259 (1);
  n2263_o <= gen1_n10_cnot0_n2259 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2264_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2265_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2266_o <= n2264_o & n2265_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2267 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2266_o,
    o => gen1_n11_cnot0_o);
  n2270_o <= gen1_n11_cnot0_n2267 (1);
  n2271_o <= gen1_n11_cnot0_n2267 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2272_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2273_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2274_o <= n2272_o & n2273_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2275 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2274_o,
    o => gen1_n12_cnot0_o);
  n2278_o <= gen1_n12_cnot0_n2275 (1);
  n2279_o <= gen1_n12_cnot0_n2275 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2280_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2281_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2282_o <= n2280_o & n2281_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2283 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2282_o,
    o => gen1_n13_cnot0_o);
  n2286_o <= gen1_n13_cnot0_n2283 (1);
  n2287_o <= gen1_n13_cnot0_n2283 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2288_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2289_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2290_o <= n2288_o & n2289_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2291 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2290_o,
    o => gen1_n14_cnot0_o);
  n2294_o <= gen1_n14_cnot0_n2291 (1);
  n2295_o <= gen1_n14_cnot0_n2291 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2296_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2297_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2298_o <= n2296_o & n2297_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2299 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2298_o,
    o => gen1_n15_cnot0_o);
  n2302_o <= gen1_n15_cnot0_n2299 (1);
  n2303_o <= gen1_n15_cnot0_n2299 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2304_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2305_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2306_o <= n2304_o & n2305_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2307 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2306_o,
    o => gen1_n16_cnot0_o);
  n2310_o <= gen1_n16_cnot0_n2307 (1);
  n2311_o <= gen1_n16_cnot0_n2307 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2312_o <= ctrl_prop (17);
  n2313_o <= n2311_o & n2303_o & n2295_o & n2287_o & n2279_o & n2271_o & n2263_o & n2255_o & n2247_o & n2239_o & n2231_o & n2223_o & n2215_o & n2207_o & n2199_o & n2191_o & n2183_o;
  n2314_o <= n2310_o & n2302_o & n2294_o & n2286_o & n2278_o & n2270_o & n2262_o & n2254_o & n2246_o & n2238_o & n2230_o & n2222_o & n2214_o & n2206_o & n2198_o & n2190_o & n2182_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1293 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1301 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1309 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1317 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1325 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1333 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1341 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1349 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1357 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1365 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1373 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1381 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1389 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1397 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1405 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1413 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1425 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1433 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1441 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1449 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1457 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1465 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1473 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1481 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1489 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1497 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1505 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1513 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1521 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1529 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1537 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic_vector (1 downto 0);
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic_vector (1 downto 0);
  signal n1547_o : std_logic;
  signal n1548_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1549 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1560 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic_vector (1 downto 0);
  signal n1569_o : std_logic;
  signal n1570_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1571 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic_vector (1 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1582 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic_vector (1 downto 0);
  signal n1591_o : std_logic;
  signal n1592_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1593 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic_vector (1 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1604 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic_vector (1 downto 0);
  signal n1613_o : std_logic;
  signal n1614_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1615 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (1 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1626 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (1 downto 0);
  signal n1635_o : std_logic;
  signal n1636_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1637 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1648 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic_vector (1 downto 0);
  signal n1657_o : std_logic;
  signal n1658_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1659 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (1 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1670 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (1 downto 0);
  signal n1679_o : std_logic;
  signal n1680_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1681 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1692 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n1703 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n1714 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1725 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic_vector (1 downto 0);
  signal n1733_o : std_logic;
  signal n1734_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n1735 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (1 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n1746 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic_vector (1 downto 0);
  signal n1755_o : std_logic;
  signal n1756_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n1757 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic_vector (1 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n1768 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic_vector (1 downto 0);
  signal n1777_o : std_logic;
  signal n1778_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n1779 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (1 downto 0);
  signal n1788_o : std_logic;
  signal n1789_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n1790 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic_vector (1 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n1801 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic_vector (1 downto 0);
  signal n1810_o : std_logic;
  signal n1811_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1812 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic_vector (1 downto 0);
  signal n1821_o : std_logic;
  signal n1822_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1823 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic_vector (1 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1834 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic_vector (1 downto 0);
  signal n1843_o : std_logic;
  signal n1844_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1845 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic_vector (1 downto 0);
  signal n1854_o : std_logic;
  signal n1855_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1856 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic_vector (1 downto 0);
  signal n1865_o : std_logic;
  signal n1866_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1867 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic_vector (1 downto 0);
  signal n1876_o : std_logic;
  signal n1877_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1878 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic_vector (1 downto 0);
  signal n1887_o : std_logic;
  signal n1888_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1889 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic_vector (1 downto 0);
  signal n1898_o : std_logic;
  signal n1899_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1900 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic_vector (1 downto 0);
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1911 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1919 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1927 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1935 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1943 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1951 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1959 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n1967 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n1975 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n1983 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n1991 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n1999 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2007 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2015 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2023 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2035 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2043 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2051 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2059 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2067 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2075 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2083 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2091 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2099 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2107 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2115 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2123 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2131 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2139 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2147 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2155 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic_vector (16 downto 0);
  signal n2161_o : std_logic_vector (16 downto 0);
  signal n2162_o : std_logic_vector (16 downto 0);
  signal n2163_o : std_logic_vector (16 downto 0);
  signal n2164_o : std_logic_vector (16 downto 0);
  signal n2165_o : std_logic_vector (16 downto 0);
  signal n2166_o : std_logic_vector (16 downto 0);
  signal n2167_o : std_logic_vector (16 downto 0);
  signal n2168_o : std_logic_vector (16 downto 0);
  signal n2169_o : std_logic_vector (16 downto 0);
  signal n2170_o : std_logic_vector (16 downto 0);
  signal n2171_o : std_logic_vector (16 downto 0);
  signal n2172_o : std_logic_vector (16 downto 0);
  signal n2173_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2160_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2161_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2162_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2163_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2164_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2165_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2166_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2167_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2168_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2169_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2170_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2171_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2172_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2173_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1290_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1291_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1292_o <= n1290_o & n1291_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1293 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1292_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1296_o <= gen1_n1_cnot1_j_n1293 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1297_o <= gen1_n1_cnot1_j_n1293 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1298_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1299_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1300_o <= n1298_o & n1299_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1301 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1300_o,
    o => gen1_n2_cnot1_j_o);
  n1304_o <= gen1_n2_cnot1_j_n1301 (1);
  n1305_o <= gen1_n2_cnot1_j_n1301 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1306_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1307_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1308_o <= n1306_o & n1307_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1309 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1308_o,
    o => gen1_n3_cnot1_j_o);
  n1312_o <= gen1_n3_cnot1_j_n1309 (1);
  n1313_o <= gen1_n3_cnot1_j_n1309 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1314_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1315_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1316_o <= n1314_o & n1315_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1317 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1316_o,
    o => gen1_n4_cnot1_j_o);
  n1320_o <= gen1_n4_cnot1_j_n1317 (1);
  n1321_o <= gen1_n4_cnot1_j_n1317 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1322_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1323_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1324_o <= n1322_o & n1323_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1325 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1324_o,
    o => gen1_n5_cnot1_j_o);
  n1328_o <= gen1_n5_cnot1_j_n1325 (1);
  n1329_o <= gen1_n5_cnot1_j_n1325 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1330_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1331_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1332_o <= n1330_o & n1331_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1333 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1332_o,
    o => gen1_n6_cnot1_j_o);
  n1336_o <= gen1_n6_cnot1_j_n1333 (1);
  n1337_o <= gen1_n6_cnot1_j_n1333 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1338_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1339_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1340_o <= n1338_o & n1339_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1341 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1340_o,
    o => gen1_n7_cnot1_j_o);
  n1344_o <= gen1_n7_cnot1_j_n1341 (1);
  n1345_o <= gen1_n7_cnot1_j_n1341 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1346_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1347_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1348_o <= n1346_o & n1347_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1349 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1348_o,
    o => gen1_n8_cnot1_j_o);
  n1352_o <= gen1_n8_cnot1_j_n1349 (1);
  n1353_o <= gen1_n8_cnot1_j_n1349 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1354_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1355_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1356_o <= n1354_o & n1355_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1357 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1356_o,
    o => gen1_n9_cnot1_j_o);
  n1360_o <= gen1_n9_cnot1_j_n1357 (1);
  n1361_o <= gen1_n9_cnot1_j_n1357 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1362_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1363_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1364_o <= n1362_o & n1363_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1365 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1364_o,
    o => gen1_n10_cnot1_j_o);
  n1368_o <= gen1_n10_cnot1_j_n1365 (1);
  n1369_o <= gen1_n10_cnot1_j_n1365 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1370_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1371_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1372_o <= n1370_o & n1371_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1373 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1372_o,
    o => gen1_n11_cnot1_j_o);
  n1376_o <= gen1_n11_cnot1_j_n1373 (1);
  n1377_o <= gen1_n11_cnot1_j_n1373 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1378_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1379_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1380_o <= n1378_o & n1379_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1381 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1380_o,
    o => gen1_n12_cnot1_j_o);
  n1384_o <= gen1_n12_cnot1_j_n1381 (1);
  n1385_o <= gen1_n12_cnot1_j_n1381 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1386_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1387_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1388_o <= n1386_o & n1387_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1389 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1388_o,
    o => gen1_n13_cnot1_j_o);
  n1392_o <= gen1_n13_cnot1_j_n1389 (1);
  n1393_o <= gen1_n13_cnot1_j_n1389 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1394_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1395_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1396_o <= n1394_o & n1395_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1397 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1396_o,
    o => gen1_n14_cnot1_j_o);
  n1400_o <= gen1_n14_cnot1_j_n1397 (1);
  n1401_o <= gen1_n14_cnot1_j_n1397 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1402_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1403_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1404_o <= n1402_o & n1403_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1405 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1404_o,
    o => gen1_n15_cnot1_j_o);
  n1408_o <= gen1_n15_cnot1_j_n1405 (1);
  n1409_o <= gen1_n15_cnot1_j_n1405 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1410_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1411_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1412_o <= n1410_o & n1411_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1413 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1412_o,
    o => gen1_n16_cnot1_j_o);
  n1416_o <= gen1_n16_cnot1_j_n1413 (1);
  n1417_o <= gen1_n16_cnot1_j_n1413 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1418_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1419_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1420_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1421_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1422_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1423_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1424_o <= n1422_o & n1423_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1425 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1424_o,
    o => gen2_n16_cnot2_j_o);
  n1428_o <= gen2_n16_cnot2_j_n1425 (1);
  n1429_o <= gen2_n16_cnot2_j_n1425 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1430_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1431_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1432_o <= n1430_o & n1431_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1433 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1432_o,
    o => gen2_n15_cnot2_j_o);
  n1436_o <= gen2_n15_cnot2_j_n1433 (1);
  n1437_o <= gen2_n15_cnot2_j_n1433 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1438_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1439_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1440_o <= n1438_o & n1439_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1441 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1440_o,
    o => gen2_n14_cnot2_j_o);
  n1444_o <= gen2_n14_cnot2_j_n1441 (1);
  n1445_o <= gen2_n14_cnot2_j_n1441 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1446_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1447_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1448_o <= n1446_o & n1447_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1449 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1448_o,
    o => gen2_n13_cnot2_j_o);
  n1452_o <= gen2_n13_cnot2_j_n1449 (1);
  n1453_o <= gen2_n13_cnot2_j_n1449 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1454_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1455_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1456_o <= n1454_o & n1455_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1457 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1456_o,
    o => gen2_n12_cnot2_j_o);
  n1460_o <= gen2_n12_cnot2_j_n1457 (1);
  n1461_o <= gen2_n12_cnot2_j_n1457 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1462_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1463_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1464_o <= n1462_o & n1463_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1465 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1464_o,
    o => gen2_n11_cnot2_j_o);
  n1468_o <= gen2_n11_cnot2_j_n1465 (1);
  n1469_o <= gen2_n11_cnot2_j_n1465 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1470_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1471_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1472_o <= n1470_o & n1471_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1473 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1472_o,
    o => gen2_n10_cnot2_j_o);
  n1476_o <= gen2_n10_cnot2_j_n1473 (1);
  n1477_o <= gen2_n10_cnot2_j_n1473 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1478_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1479_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1480_o <= n1478_o & n1479_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1481 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1480_o,
    o => gen2_n9_cnot2_j_o);
  n1484_o <= gen2_n9_cnot2_j_n1481 (1);
  n1485_o <= gen2_n9_cnot2_j_n1481 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1486_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1487_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1488_o <= n1486_o & n1487_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1489 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1488_o,
    o => gen2_n8_cnot2_j_o);
  n1492_o <= gen2_n8_cnot2_j_n1489 (1);
  n1493_o <= gen2_n8_cnot2_j_n1489 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1494_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1495_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1496_o <= n1494_o & n1495_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1497 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1496_o,
    o => gen2_n7_cnot2_j_o);
  n1500_o <= gen2_n7_cnot2_j_n1497 (1);
  n1501_o <= gen2_n7_cnot2_j_n1497 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1502_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1503_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1504_o <= n1502_o & n1503_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1505 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1504_o,
    o => gen2_n6_cnot2_j_o);
  n1508_o <= gen2_n6_cnot2_j_n1505 (1);
  n1509_o <= gen2_n6_cnot2_j_n1505 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1510_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1511_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1512_o <= n1510_o & n1511_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1513 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1512_o,
    o => gen2_n5_cnot2_j_o);
  n1516_o <= gen2_n5_cnot2_j_n1513 (1);
  n1517_o <= gen2_n5_cnot2_j_n1513 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1518_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1519_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1520_o <= n1518_o & n1519_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1521 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1520_o,
    o => gen2_n4_cnot2_j_o);
  n1524_o <= gen2_n4_cnot2_j_n1521 (1);
  n1525_o <= gen2_n4_cnot2_j_n1521 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1526_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1527_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1528_o <= n1526_o & n1527_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1529 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1528_o,
    o => gen2_n3_cnot2_j_o);
  n1532_o <= gen2_n3_cnot2_j_n1529 (1);
  n1533_o <= gen2_n3_cnot2_j_n1529 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1534_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1535_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1536_o <= n1534_o & n1535_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1537 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1536_o,
    o => gen2_n2_cnot2_j_o);
  n1540_o <= gen2_n2_cnot2_j_n1537 (1);
  n1541_o <= gen2_n2_cnot2_j_n1537 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1542_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1543_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1544_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1545_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1546_o <= n1544_o & n1545_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1547_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1548_o <= n1546_o & n1547_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1549 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1548_o,
    o => gen3_n1_ccnot3_j_o);
  n1552_o <= gen3_n1_ccnot3_j_n1549 (2);
  n1553_o <= gen3_n1_ccnot3_j_n1549 (1);
  n1554_o <= gen3_n1_ccnot3_j_n1549 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1555_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1556_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1557_o <= n1555_o & n1556_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1558_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1559_o <= n1557_o & n1558_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1560 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1559_o,
    o => gen3_n2_ccnot3_j_o);
  n1563_o <= gen3_n2_ccnot3_j_n1560 (2);
  n1564_o <= gen3_n2_ccnot3_j_n1560 (1);
  n1565_o <= gen3_n2_ccnot3_j_n1560 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1566_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1567_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1568_o <= n1566_o & n1567_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1569_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1570_o <= n1568_o & n1569_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1571 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1570_o,
    o => gen3_n3_ccnot3_j_o);
  n1574_o <= gen3_n3_ccnot3_j_n1571 (2);
  n1575_o <= gen3_n3_ccnot3_j_n1571 (1);
  n1576_o <= gen3_n3_ccnot3_j_n1571 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1577_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1578_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1579_o <= n1577_o & n1578_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1580_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1581_o <= n1579_o & n1580_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1582 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1581_o,
    o => gen3_n4_ccnot3_j_o);
  n1585_o <= gen3_n4_ccnot3_j_n1582 (2);
  n1586_o <= gen3_n4_ccnot3_j_n1582 (1);
  n1587_o <= gen3_n4_ccnot3_j_n1582 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1588_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1589_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1590_o <= n1588_o & n1589_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1591_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1592_o <= n1590_o & n1591_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1593 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1592_o,
    o => gen3_n5_ccnot3_j_o);
  n1596_o <= gen3_n5_ccnot3_j_n1593 (2);
  n1597_o <= gen3_n5_ccnot3_j_n1593 (1);
  n1598_o <= gen3_n5_ccnot3_j_n1593 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1599_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1600_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1601_o <= n1599_o & n1600_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1602_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1603_o <= n1601_o & n1602_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1604 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1603_o,
    o => gen3_n6_ccnot3_j_o);
  n1607_o <= gen3_n6_ccnot3_j_n1604 (2);
  n1608_o <= gen3_n6_ccnot3_j_n1604 (1);
  n1609_o <= gen3_n6_ccnot3_j_n1604 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1610_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1611_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1612_o <= n1610_o & n1611_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1613_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1614_o <= n1612_o & n1613_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1615 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1614_o,
    o => gen3_n7_ccnot3_j_o);
  n1618_o <= gen3_n7_ccnot3_j_n1615 (2);
  n1619_o <= gen3_n7_ccnot3_j_n1615 (1);
  n1620_o <= gen3_n7_ccnot3_j_n1615 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1621_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1622_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1624_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1625_o <= n1623_o & n1624_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1626 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1625_o,
    o => gen3_n8_ccnot3_j_o);
  n1629_o <= gen3_n8_ccnot3_j_n1626 (2);
  n1630_o <= gen3_n8_ccnot3_j_n1626 (1);
  n1631_o <= gen3_n8_ccnot3_j_n1626 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1632_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1633_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1635_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1636_o <= n1634_o & n1635_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1637 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1636_o,
    o => gen3_n9_ccnot3_j_o);
  n1640_o <= gen3_n9_ccnot3_j_n1637 (2);
  n1641_o <= gen3_n9_ccnot3_j_n1637 (1);
  n1642_o <= gen3_n9_ccnot3_j_n1637 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1643_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1644_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1646_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1647_o <= n1645_o & n1646_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1648 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1647_o,
    o => gen3_n10_ccnot3_j_o);
  n1651_o <= gen3_n10_ccnot3_j_n1648 (2);
  n1652_o <= gen3_n10_ccnot3_j_n1648 (1);
  n1653_o <= gen3_n10_ccnot3_j_n1648 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1654_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1655_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1656_o <= n1654_o & n1655_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1657_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1658_o <= n1656_o & n1657_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1659 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1658_o,
    o => gen3_n11_ccnot3_j_o);
  n1662_o <= gen3_n11_ccnot3_j_n1659 (2);
  n1663_o <= gen3_n11_ccnot3_j_n1659 (1);
  n1664_o <= gen3_n11_ccnot3_j_n1659 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1665_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1666_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1668_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1669_o <= n1667_o & n1668_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1670 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1669_o,
    o => gen3_n12_ccnot3_j_o);
  n1673_o <= gen3_n12_ccnot3_j_n1670 (2);
  n1674_o <= gen3_n12_ccnot3_j_n1670 (1);
  n1675_o <= gen3_n12_ccnot3_j_n1670 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1676_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1677_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1679_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1680_o <= n1678_o & n1679_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1681 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1680_o,
    o => gen3_n13_ccnot3_j_o);
  n1684_o <= gen3_n13_ccnot3_j_n1681 (2);
  n1685_o <= gen3_n13_ccnot3_j_n1681 (1);
  n1686_o <= gen3_n13_ccnot3_j_n1681 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1687_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1688_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1689_o <= n1687_o & n1688_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1690_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1691_o <= n1689_o & n1690_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1692 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1691_o,
    o => gen3_n14_ccnot3_j_o);
  n1695_o <= gen3_n14_ccnot3_j_n1692 (2);
  n1696_o <= gen3_n14_ccnot3_j_n1692 (1);
  n1697_o <= gen3_n14_ccnot3_j_n1692 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1698_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1699_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1701_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n1703 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n1702_o,
    o => gen3_n15_ccnot3_j_o);
  n1706_o <= gen3_n15_ccnot3_j_n1703 (2);
  n1707_o <= gen3_n15_ccnot3_j_n1703 (1);
  n1708_o <= gen3_n15_ccnot3_j_n1703 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1709_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1710_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1712_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1713_o <= n1711_o & n1712_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n1714 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n1713_o,
    o => gen3_n16_ccnot3_j_o);
  n1717_o <= gen3_n16_ccnot3_j_n1714 (2);
  n1718_o <= gen3_n16_ccnot3_j_n1714 (1);
  n1719_o <= gen3_n16_ccnot3_j_n1714 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1720_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1721_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1722_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1723_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1724_o <= n1722_o & n1723_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1725 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1724_o,
    o => cnot_4_o);
  n1728_o <= cnot_4_n1725 (1);
  n1729_o <= cnot_4_n1725 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1730_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1731_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1732_o <= n1730_o & n1731_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1733_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1734_o <= n1732_o & n1733_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n1735 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n1734_o,
    o => gen4_n15_peres4_j_o);
  n1738_o <= gen4_n15_peres4_j_n1735 (2);
  n1739_o <= gen4_n15_peres4_j_n1735 (1);
  n1740_o <= gen4_n15_peres4_j_n1735 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1741_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1742_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1743_o <= n1741_o & n1742_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1744_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1745_o <= n1743_o & n1744_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n1746 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n1745_o,
    o => gen4_n14_peres4_j_o);
  n1749_o <= gen4_n14_peres4_j_n1746 (2);
  n1750_o <= gen4_n14_peres4_j_n1746 (1);
  n1751_o <= gen4_n14_peres4_j_n1746 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1752_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1753_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1754_o <= n1752_o & n1753_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1755_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1756_o <= n1754_o & n1755_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n1757 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n1756_o,
    o => gen4_n13_peres4_j_o);
  n1760_o <= gen4_n13_peres4_j_n1757 (2);
  n1761_o <= gen4_n13_peres4_j_n1757 (1);
  n1762_o <= gen4_n13_peres4_j_n1757 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1763_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1764_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1765_o <= n1763_o & n1764_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1766_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1767_o <= n1765_o & n1766_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n1768 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n1767_o,
    o => gen4_n12_peres4_j_o);
  n1771_o <= gen4_n12_peres4_j_n1768 (2);
  n1772_o <= gen4_n12_peres4_j_n1768 (1);
  n1773_o <= gen4_n12_peres4_j_n1768 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1774_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1775_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1776_o <= n1774_o & n1775_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1777_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1778_o <= n1776_o & n1777_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n1779 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n1778_o,
    o => gen4_n11_peres4_j_o);
  n1782_o <= gen4_n11_peres4_j_n1779 (2);
  n1783_o <= gen4_n11_peres4_j_n1779 (1);
  n1784_o <= gen4_n11_peres4_j_n1779 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1785_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1786_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1788_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1789_o <= n1787_o & n1788_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n1790 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n1789_o,
    o => gen4_n10_peres4_j_o);
  n1793_o <= gen4_n10_peres4_j_n1790 (2);
  n1794_o <= gen4_n10_peres4_j_n1790 (1);
  n1795_o <= gen4_n10_peres4_j_n1790 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1796_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1797_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1798_o <= n1796_o & n1797_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1799_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1800_o <= n1798_o & n1799_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n1801 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n1800_o,
    o => gen4_n9_peres4_j_o);
  n1804_o <= gen4_n9_peres4_j_n1801 (2);
  n1805_o <= gen4_n9_peres4_j_n1801 (1);
  n1806_o <= gen4_n9_peres4_j_n1801 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1807_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1808_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1809_o <= n1807_o & n1808_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1810_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1811_o <= n1809_o & n1810_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1812 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1811_o,
    o => gen4_n8_peres4_j_o);
  n1815_o <= gen4_n8_peres4_j_n1812 (2);
  n1816_o <= gen4_n8_peres4_j_n1812 (1);
  n1817_o <= gen4_n8_peres4_j_n1812 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1818_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1819_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1820_o <= n1818_o & n1819_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1821_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1822_o <= n1820_o & n1821_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1823 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1822_o,
    o => gen4_n7_peres4_j_o);
  n1826_o <= gen4_n7_peres4_j_n1823 (2);
  n1827_o <= gen4_n7_peres4_j_n1823 (1);
  n1828_o <= gen4_n7_peres4_j_n1823 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1829_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1830_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1831_o <= n1829_o & n1830_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1832_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1833_o <= n1831_o & n1832_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1834 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1833_o,
    o => gen4_n6_peres4_j_o);
  n1837_o <= gen4_n6_peres4_j_n1834 (2);
  n1838_o <= gen4_n6_peres4_j_n1834 (1);
  n1839_o <= gen4_n6_peres4_j_n1834 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1840_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1841_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1842_o <= n1840_o & n1841_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1843_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1844_o <= n1842_o & n1843_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1845 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1844_o,
    o => gen4_n5_peres4_j_o);
  n1848_o <= gen4_n5_peres4_j_n1845 (2);
  n1849_o <= gen4_n5_peres4_j_n1845 (1);
  n1850_o <= gen4_n5_peres4_j_n1845 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1851_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1852_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1853_o <= n1851_o & n1852_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1854_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1855_o <= n1853_o & n1854_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1856 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1855_o,
    o => gen4_n4_peres4_j_o);
  n1859_o <= gen4_n4_peres4_j_n1856 (2);
  n1860_o <= gen4_n4_peres4_j_n1856 (1);
  n1861_o <= gen4_n4_peres4_j_n1856 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1862_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1863_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1864_o <= n1862_o & n1863_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1865_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1866_o <= n1864_o & n1865_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1867 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1866_o,
    o => gen4_n3_peres4_j_o);
  n1870_o <= gen4_n3_peres4_j_n1867 (2);
  n1871_o <= gen4_n3_peres4_j_n1867 (1);
  n1872_o <= gen4_n3_peres4_j_n1867 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1873_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1874_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1875_o <= n1873_o & n1874_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1876_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1877_o <= n1875_o & n1876_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1878 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1877_o,
    o => gen4_n2_peres4_j_o);
  n1881_o <= gen4_n2_peres4_j_n1878 (2);
  n1882_o <= gen4_n2_peres4_j_n1878 (1);
  n1883_o <= gen4_n2_peres4_j_n1878 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1884_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1885_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1886_o <= n1884_o & n1885_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1887_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1888_o <= n1886_o & n1887_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1889 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1888_o,
    o => gen4_n1_peres4_j_o);
  n1892_o <= gen4_n1_peres4_j_n1889 (2);
  n1893_o <= gen4_n1_peres4_j_n1889 (1);
  n1894_o <= gen4_n1_peres4_j_n1889 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1895_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1896_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1897_o <= n1895_o & n1896_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1898_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1899_o <= n1897_o & n1898_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1900 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1899_o,
    o => gen4_n0_peres4_j_o);
  n1903_o <= gen4_n0_peres4_j_n1900 (2);
  n1904_o <= gen4_n0_peres4_j_n1900 (1);
  n1905_o <= gen4_n0_peres4_j_n1900 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1906_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1907_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1908_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1909_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1910_o <= n1908_o & n1909_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1911 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1910_o,
    o => gen5_n1_cnot5_j_o);
  n1914_o <= gen5_n1_cnot5_j_n1911 (1);
  n1915_o <= gen5_n1_cnot5_j_n1911 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1916_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1917_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1918_o <= n1916_o & n1917_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1919 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1918_o,
    o => gen5_n2_cnot5_j_o);
  n1922_o <= gen5_n2_cnot5_j_n1919 (1);
  n1923_o <= gen5_n2_cnot5_j_n1919 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1924_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1925_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1926_o <= n1924_o & n1925_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1927 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1926_o,
    o => gen5_n3_cnot5_j_o);
  n1930_o <= gen5_n3_cnot5_j_n1927 (1);
  n1931_o <= gen5_n3_cnot5_j_n1927 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1932_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1933_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1934_o <= n1932_o & n1933_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1935 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1934_o,
    o => gen5_n4_cnot5_j_o);
  n1938_o <= gen5_n4_cnot5_j_n1935 (1);
  n1939_o <= gen5_n4_cnot5_j_n1935 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1940_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1941_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1942_o <= n1940_o & n1941_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1943 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1942_o,
    o => gen5_n5_cnot5_j_o);
  n1946_o <= gen5_n5_cnot5_j_n1943 (1);
  n1947_o <= gen5_n5_cnot5_j_n1943 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1948_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1949_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1950_o <= n1948_o & n1949_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1951 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1950_o,
    o => gen5_n6_cnot5_j_o);
  n1954_o <= gen5_n6_cnot5_j_n1951 (1);
  n1955_o <= gen5_n6_cnot5_j_n1951 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1956_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1957_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1958_o <= n1956_o & n1957_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1959 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1958_o,
    o => gen5_n7_cnot5_j_o);
  n1962_o <= gen5_n7_cnot5_j_n1959 (1);
  n1963_o <= gen5_n7_cnot5_j_n1959 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1964_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1965_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1966_o <= n1964_o & n1965_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n1967 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n1966_o,
    o => gen5_n8_cnot5_j_o);
  n1970_o <= gen5_n8_cnot5_j_n1967 (1);
  n1971_o <= gen5_n8_cnot5_j_n1967 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1972_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1973_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1974_o <= n1972_o & n1973_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n1975 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n1974_o,
    o => gen5_n9_cnot5_j_o);
  n1978_o <= gen5_n9_cnot5_j_n1975 (1);
  n1979_o <= gen5_n9_cnot5_j_n1975 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1980_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1981_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1982_o <= n1980_o & n1981_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n1983 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n1982_o,
    o => gen5_n10_cnot5_j_o);
  n1986_o <= gen5_n10_cnot5_j_n1983 (1);
  n1987_o <= gen5_n10_cnot5_j_n1983 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1988_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1989_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1990_o <= n1988_o & n1989_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n1991 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n1990_o,
    o => gen5_n11_cnot5_j_o);
  n1994_o <= gen5_n11_cnot5_j_n1991 (1);
  n1995_o <= gen5_n11_cnot5_j_n1991 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1996_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1997_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1998_o <= n1996_o & n1997_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n1999 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n1998_o,
    o => gen5_n12_cnot5_j_o);
  n2002_o <= gen5_n12_cnot5_j_n1999 (1);
  n2003_o <= gen5_n12_cnot5_j_n1999 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2004_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2005_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2006_o <= n2004_o & n2005_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2007 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2006_o,
    o => gen5_n13_cnot5_j_o);
  n2010_o <= gen5_n13_cnot5_j_n2007 (1);
  n2011_o <= gen5_n13_cnot5_j_n2007 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2012_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2013_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2014_o <= n2012_o & n2013_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2015 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2014_o,
    o => gen5_n14_cnot5_j_o);
  n2018_o <= gen5_n14_cnot5_j_n2015 (1);
  n2019_o <= gen5_n14_cnot5_j_n2015 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2020_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2021_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2022_o <= n2020_o & n2021_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2023 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2022_o,
    o => gen5_n15_cnot5_j_o);
  n2026_o <= gen5_n15_cnot5_j_n2023 (1);
  n2027_o <= gen5_n15_cnot5_j_n2023 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2028_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2029_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2030_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2031_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2032_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2033_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2034_o <= n2032_o & n2033_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2035 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2034_o,
    o => gen6_n1_cnot1_j_o);
  n2038_o <= gen6_n1_cnot1_j_n2035 (1);
  n2039_o <= gen6_n1_cnot1_j_n2035 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2040_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2041_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2042_o <= n2040_o & n2041_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2043 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2042_o,
    o => gen6_n2_cnot1_j_o);
  n2046_o <= gen6_n2_cnot1_j_n2043 (1);
  n2047_o <= gen6_n2_cnot1_j_n2043 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2048_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2049_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2050_o <= n2048_o & n2049_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2051 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2050_o,
    o => gen6_n3_cnot1_j_o);
  n2054_o <= gen6_n3_cnot1_j_n2051 (1);
  n2055_o <= gen6_n3_cnot1_j_n2051 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2056_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2057_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2058_o <= n2056_o & n2057_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2059 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2058_o,
    o => gen6_n4_cnot1_j_o);
  n2062_o <= gen6_n4_cnot1_j_n2059 (1);
  n2063_o <= gen6_n4_cnot1_j_n2059 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2064_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2065_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2066_o <= n2064_o & n2065_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2067 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2066_o,
    o => gen6_n5_cnot1_j_o);
  n2070_o <= gen6_n5_cnot1_j_n2067 (1);
  n2071_o <= gen6_n5_cnot1_j_n2067 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2072_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2073_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2074_o <= n2072_o & n2073_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2075 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2074_o,
    o => gen6_n6_cnot1_j_o);
  n2078_o <= gen6_n6_cnot1_j_n2075 (1);
  n2079_o <= gen6_n6_cnot1_j_n2075 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2080_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2081_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2082_o <= n2080_o & n2081_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2083 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2082_o,
    o => gen6_n7_cnot1_j_o);
  n2086_o <= gen6_n7_cnot1_j_n2083 (1);
  n2087_o <= gen6_n7_cnot1_j_n2083 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2088_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2089_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2090_o <= n2088_o & n2089_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2091 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2090_o,
    o => gen6_n8_cnot1_j_o);
  n2094_o <= gen6_n8_cnot1_j_n2091 (1);
  n2095_o <= gen6_n8_cnot1_j_n2091 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2096_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2097_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2098_o <= n2096_o & n2097_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2099 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2098_o,
    o => gen6_n9_cnot1_j_o);
  n2102_o <= gen6_n9_cnot1_j_n2099 (1);
  n2103_o <= gen6_n9_cnot1_j_n2099 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2104_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2105_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2106_o <= n2104_o & n2105_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2107 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2106_o,
    o => gen6_n10_cnot1_j_o);
  n2110_o <= gen6_n10_cnot1_j_n2107 (1);
  n2111_o <= gen6_n10_cnot1_j_n2107 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2112_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2113_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2114_o <= n2112_o & n2113_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2115 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2114_o,
    o => gen6_n11_cnot1_j_o);
  n2118_o <= gen6_n11_cnot1_j_n2115 (1);
  n2119_o <= gen6_n11_cnot1_j_n2115 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2120_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2121_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2122_o <= n2120_o & n2121_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2123 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2122_o,
    o => gen6_n12_cnot1_j_o);
  n2126_o <= gen6_n12_cnot1_j_n2123 (1);
  n2127_o <= gen6_n12_cnot1_j_n2123 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2128_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2129_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2130_o <= n2128_o & n2129_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2131 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2130_o,
    o => gen6_n13_cnot1_j_o);
  n2134_o <= gen6_n13_cnot1_j_n2131 (1);
  n2135_o <= gen6_n13_cnot1_j_n2131 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2136_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2137_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2139 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2138_o,
    o => gen6_n14_cnot1_j_o);
  n2142_o <= gen6_n14_cnot1_j_n2139 (1);
  n2143_o <= gen6_n14_cnot1_j_n2139 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2144_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2145_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2146_o <= n2144_o & n2145_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2147 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2146_o,
    o => gen6_n15_cnot1_j_o);
  n2150_o <= gen6_n15_cnot1_j_n2147 (1);
  n2151_o <= gen6_n15_cnot1_j_n2147 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2152_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2153_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2155 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2154_o,
    o => gen6_n16_cnot1_j_o);
  n2158_o <= gen6_n16_cnot1_j_n2155 (1);
  n2159_o <= gen6_n16_cnot1_j_n2155 (0);
  n2160_o <= n1416_o & n1408_o & n1400_o & n1392_o & n1384_o & n1376_o & n1368_o & n1360_o & n1352_o & n1344_o & n1336_o & n1328_o & n1320_o & n1312_o & n1304_o & n1296_o & n1418_o;
  n2161_o <= n1417_o & n1409_o & n1401_o & n1393_o & n1385_o & n1377_o & n1369_o & n1361_o & n1353_o & n1345_o & n1337_o & n1329_o & n1321_o & n1313_o & n1305_o & n1297_o & n1419_o;
  n2162_o <= n1421_o & n1428_o & n1436_o & n1444_o & n1452_o & n1460_o & n1468_o & n1476_o & n1484_o & n1492_o & n1500_o & n1508_o & n1516_o & n1524_o & n1532_o & n1540_o & n1420_o;
  n2163_o <= n1429_o & n1437_o & n1445_o & n1453_o & n1461_o & n1469_o & n1477_o & n1485_o & n1493_o & n1501_o & n1509_o & n1517_o & n1525_o & n1533_o & n1541_o & n1542_o;
  n2164_o <= n1719_o & n1708_o & n1697_o & n1686_o & n1675_o & n1664_o & n1653_o & n1642_o & n1631_o & n1620_o & n1609_o & n1598_o & n1587_o & n1576_o & n1565_o & n1554_o & n1543_o;
  n2165_o <= n1720_o & n1718_o & n1707_o & n1696_o & n1685_o & n1674_o & n1663_o & n1652_o & n1641_o & n1630_o & n1619_o & n1608_o & n1597_o & n1586_o & n1575_o & n1564_o & n1553_o;
  n2166_o <= n1721_o & n1717_o & n1706_o & n1695_o & n1684_o & n1673_o & n1662_o & n1651_o & n1640_o & n1629_o & n1618_o & n1607_o & n1596_o & n1585_o & n1574_o & n1563_o & n1552_o;
  n2167_o <= n1728_o & n1738_o & n1749_o & n1760_o & n1771_o & n1782_o & n1793_o & n1804_o & n1815_o & n1826_o & n1837_o & n1848_o & n1859_o & n1870_o & n1881_o & n1892_o & n1903_o;
  n2168_o <= n1740_o & n1751_o & n1762_o & n1773_o & n1784_o & n1795_o & n1806_o & n1817_o & n1828_o & n1839_o & n1850_o & n1861_o & n1872_o & n1883_o & n1894_o & n1905_o & n1906_o;
  n2169_o <= n1729_o & n1739_o & n1750_o & n1761_o & n1772_o & n1783_o & n1794_o & n1805_o & n1816_o & n1827_o & n1838_o & n1849_o & n1860_o & n1871_o & n1882_o & n1893_o & n1904_o;
  n2170_o <= n2027_o & n2019_o & n2011_o & n2003_o & n1995_o & n1987_o & n1979_o & n1971_o & n1963_o & n1955_o & n1947_o & n1939_o & n1931_o & n1923_o & n1915_o & n1907_o;
  n2171_o <= n2029_o & n2026_o & n2018_o & n2010_o & n2002_o & n1994_o & n1986_o & n1978_o & n1970_o & n1962_o & n1954_o & n1946_o & n1938_o & n1930_o & n1922_o & n1914_o & n2028_o;
  n2172_o <= n2158_o & n2150_o & n2142_o & n2134_o & n2126_o & n2118_o & n2110_o & n2102_o & n2094_o & n2086_o & n2078_o & n2070_o & n2062_o & n2054_o & n2046_o & n2038_o & n2030_o;
  n2173_o <= n2159_o & n2151_o & n2143_o & n2135_o & n2127_o & n2119_o & n2111_o & n2103_o & n2095_o & n2087_o & n2079_o & n2071_o & n2063_o & n2055_o & n2047_o & n2039_o & n2031_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1279_o : std_logic;
  signal n1280_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1281 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1286_o;
  o <= n1285_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1287_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1279_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1280_o <= n1279_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1281 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1280_o,
    o => gen1_n0_cnot0_o);
  n1284_o <= gen1_n0_cnot0_n1281 (1);
  n1285_o <= gen1_n0_cnot0_n1281 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1286_o <= ctrl_prop (1);
  n1287_o <= n1284_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1130_o : std_logic;
  signal n1131_o : std_logic;
  signal n1132_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1133 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1141 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1149 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1157 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1165 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1173 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1181 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal n1188_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1189 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1197 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1205 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1213 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1216_o : std_logic;
  signal n1217_o : std_logic;
  signal n1218_o : std_logic;
  signal n1219_o : std_logic;
  signal n1220_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1221 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic;
  signal n1227_o : std_logic;
  signal n1228_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1229 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1237 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1245 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1248_o : std_logic;
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1253 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1261 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1269 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic_vector (17 downto 0);
  signal n1276_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1274_o;
  o <= n1275_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1276_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1130_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1131_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1132_o <= n1130_o & n1131_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1133 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1132_o,
    o => gen1_n0_cnot0_o);
  n1136_o <= gen1_n0_cnot0_n1133 (1);
  n1137_o <= gen1_n0_cnot0_n1133 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1138_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1139_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1140_o <= n1138_o & n1139_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1141 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1140_o,
    o => gen1_n1_cnot0_o);
  n1144_o <= gen1_n1_cnot0_n1141 (1);
  n1145_o <= gen1_n1_cnot0_n1141 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1146_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1147_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1148_o <= n1146_o & n1147_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1149 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1148_o,
    o => gen1_n2_cnot0_o);
  n1152_o <= gen1_n2_cnot0_n1149 (1);
  n1153_o <= gen1_n2_cnot0_n1149 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1154_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1155_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1156_o <= n1154_o & n1155_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1157 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1156_o,
    o => gen1_n3_cnot0_o);
  n1160_o <= gen1_n3_cnot0_n1157 (1);
  n1161_o <= gen1_n3_cnot0_n1157 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1162_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1163_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1164_o <= n1162_o & n1163_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1165 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1164_o,
    o => gen1_n4_cnot0_o);
  n1168_o <= gen1_n4_cnot0_n1165 (1);
  n1169_o <= gen1_n4_cnot0_n1165 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1170_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1171_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1172_o <= n1170_o & n1171_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1173 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1172_o,
    o => gen1_n5_cnot0_o);
  n1176_o <= gen1_n5_cnot0_n1173 (1);
  n1177_o <= gen1_n5_cnot0_n1173 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1178_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1179_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1180_o <= n1178_o & n1179_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1181 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1180_o,
    o => gen1_n6_cnot0_o);
  n1184_o <= gen1_n6_cnot0_n1181 (1);
  n1185_o <= gen1_n6_cnot0_n1181 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1186_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1187_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1188_o <= n1186_o & n1187_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1189 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1188_o,
    o => gen1_n7_cnot0_o);
  n1192_o <= gen1_n7_cnot0_n1189 (1);
  n1193_o <= gen1_n7_cnot0_n1189 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1194_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1195_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1196_o <= n1194_o & n1195_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1197 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1196_o,
    o => gen1_n8_cnot0_o);
  n1200_o <= gen1_n8_cnot0_n1197 (1);
  n1201_o <= gen1_n8_cnot0_n1197 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1202_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1203_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1204_o <= n1202_o & n1203_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1205 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1204_o,
    o => gen1_n9_cnot0_o);
  n1208_o <= gen1_n9_cnot0_n1205 (1);
  n1209_o <= gen1_n9_cnot0_n1205 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1210_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1211_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1212_o <= n1210_o & n1211_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1213 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1212_o,
    o => gen1_n10_cnot0_o);
  n1216_o <= gen1_n10_cnot0_n1213 (1);
  n1217_o <= gen1_n10_cnot0_n1213 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1218_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1219_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1220_o <= n1218_o & n1219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1221 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1220_o,
    o => gen1_n11_cnot0_o);
  n1224_o <= gen1_n11_cnot0_n1221 (1);
  n1225_o <= gen1_n11_cnot0_n1221 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1226_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1227_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1228_o <= n1226_o & n1227_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1229 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1228_o,
    o => gen1_n12_cnot0_o);
  n1232_o <= gen1_n12_cnot0_n1229 (1);
  n1233_o <= gen1_n12_cnot0_n1229 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1234_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1235_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1236_o <= n1234_o & n1235_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1237 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1236_o,
    o => gen1_n13_cnot0_o);
  n1240_o <= gen1_n13_cnot0_n1237 (1);
  n1241_o <= gen1_n13_cnot0_n1237 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1242_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1243_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1244_o <= n1242_o & n1243_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1245 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1244_o,
    o => gen1_n14_cnot0_o);
  n1248_o <= gen1_n14_cnot0_n1245 (1);
  n1249_o <= gen1_n14_cnot0_n1245 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1250_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1251_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1252_o <= n1250_o & n1251_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1253 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1252_o,
    o => gen1_n15_cnot0_o);
  n1256_o <= gen1_n15_cnot0_n1253 (1);
  n1257_o <= gen1_n15_cnot0_n1253 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1258_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1259_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1260_o <= n1258_o & n1259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1261 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1260_o,
    o => gen1_n16_cnot0_o);
  n1264_o <= gen1_n16_cnot0_n1261 (1);
  n1265_o <= gen1_n16_cnot0_n1261 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1266_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1267_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1268_o <= n1266_o & n1267_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1269 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1268_o,
    o => gen1_n17_cnot0_o);
  n1272_o <= gen1_n17_cnot0_n1269 (1);
  n1273_o <= gen1_n17_cnot0_n1269 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1274_o <= ctrl_prop (18);
  n1275_o <= n1273_o & n1265_o & n1257_o & n1249_o & n1241_o & n1233_o & n1225_o & n1217_o & n1209_o & n1201_o & n1193_o & n1185_o & n1177_o & n1169_o & n1161_o & n1153_o & n1145_o & n1137_o;
  n1276_o <= n1272_o & n1264_o & n1256_o & n1248_o & n1240_o & n1232_o & n1224_o & n1216_o & n1208_o & n1200_o & n1192_o & n1184_o & n1176_o & n1168_o & n1160_o & n1152_o & n1144_o & n1136_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1116 : std_logic;
  signal cnotr_n1117 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1122 : std_logic_vector (17 downto 0);
  signal add_n1123 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1116;
  a_out <= add_n1122;
  s <= add_n1123;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1117; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1116 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1117 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1122 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1123 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic_vector (1 downto 0);
  signal cnota_n318 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n321_o : std_logic;
  signal n322_o : std_logic;
  signal n323_o : std_logic;
  signal n324_o : std_logic_vector (1 downto 0);
  signal cnotb_n325 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic_vector (1 downto 0);
  signal n331_o : std_logic;
  signal n332_o : std_logic_vector (2 downto 0);
  signal ccnotc_n333 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal n341_o : std_logic_vector (1 downto 0);
  signal n342_o : std_logic;
  signal n343_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n344 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n354 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic;
  signal n363_o : std_logic_vector (1 downto 0);
  signal n364_o : std_logic;
  signal n365_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n366 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n369_o : std_logic;
  signal n370_o : std_logic;
  signal n371_o : std_logic;
  signal n372_o : std_logic;
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n376 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n383_o : std_logic;
  signal n384_o : std_logic;
  signal n385_o : std_logic_vector (1 downto 0);
  signal n386_o : std_logic;
  signal n387_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n388 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n391_o : std_logic;
  signal n392_o : std_logic;
  signal n393_o : std_logic;
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n398 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n401_o : std_logic;
  signal n402_o : std_logic;
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal n406_o : std_logic;
  signal n407_o : std_logic_vector (1 downto 0);
  signal n408_o : std_logic;
  signal n409_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n410 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n413_o : std_logic;
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic;
  signal n418_o : std_logic;
  signal n419_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n420 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n427_o : std_logic;
  signal n428_o : std_logic;
  signal n429_o : std_logic_vector (1 downto 0);
  signal n430_o : std_logic;
  signal n431_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n432 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic;
  signal n439_o : std_logic;
  signal n440_o : std_logic;
  signal n441_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n442 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n445_o : std_logic;
  signal n446_o : std_logic;
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic;
  signal n450_o : std_logic;
  signal n451_o : std_logic_vector (1 downto 0);
  signal n452_o : std_logic;
  signal n453_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n454 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n457_o : std_logic;
  signal n458_o : std_logic;
  signal n459_o : std_logic;
  signal n460_o : std_logic;
  signal n461_o : std_logic;
  signal n462_o : std_logic;
  signal n463_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n464 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic;
  signal n470_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n471_o : std_logic;
  signal n472_o : std_logic;
  signal n473_o : std_logic_vector (1 downto 0);
  signal n474_o : std_logic;
  signal n475_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n476 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n479_o : std_logic;
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic;
  signal n483_o : std_logic;
  signal n484_o : std_logic;
  signal n485_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n486 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n489_o : std_logic;
  signal n490_o : std_logic;
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal n494_o : std_logic;
  signal n495_o : std_logic_vector (1 downto 0);
  signal n496_o : std_logic;
  signal n497_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n498 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n501_o : std_logic;
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal n505_o : std_logic;
  signal n506_o : std_logic;
  signal n507_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n508 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal n513_o : std_logic;
  signal n514_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n515_o : std_logic;
  signal n516_o : std_logic;
  signal n517_o : std_logic_vector (1 downto 0);
  signal n518_o : std_logic;
  signal n519_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n520 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic;
  signal n527_o : std_logic;
  signal n528_o : std_logic;
  signal n529_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n530 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n533_o : std_logic;
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal n538_o : std_logic;
  signal n539_o : std_logic_vector (1 downto 0);
  signal n540_o : std_logic;
  signal n541_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n542 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n545_o : std_logic;
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal n548_o : std_logic;
  signal n549_o : std_logic;
  signal n550_o : std_logic;
  signal n551_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n552 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n555_o : std_logic;
  signal n556_o : std_logic;
  signal n557_o : std_logic;
  signal n558_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n559_o : std_logic;
  signal n560_o : std_logic;
  signal n561_o : std_logic_vector (1 downto 0);
  signal n562_o : std_logic;
  signal n563_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n564 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n567_o : std_logic;
  signal n568_o : std_logic;
  signal n569_o : std_logic;
  signal n570_o : std_logic;
  signal n571_o : std_logic;
  signal n572_o : std_logic;
  signal n573_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n574 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n577_o : std_logic;
  signal n578_o : std_logic;
  signal n579_o : std_logic;
  signal n580_o : std_logic;
  signal n581_o : std_logic;
  signal n582_o : std_logic;
  signal n583_o : std_logic_vector (1 downto 0);
  signal n584_o : std_logic;
  signal n585_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n586 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n589_o : std_logic;
  signal n590_o : std_logic;
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal n593_o : std_logic;
  signal n594_o : std_logic;
  signal n595_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n596 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n599_o : std_logic;
  signal n600_o : std_logic;
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n603_o : std_logic;
  signal n604_o : std_logic;
  signal n605_o : std_logic_vector (1 downto 0);
  signal n606_o : std_logic;
  signal n607_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n608 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n618 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n621_o : std_logic;
  signal n622_o : std_logic;
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic_vector (1 downto 0);
  signal n628_o : std_logic;
  signal n629_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n630 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic;
  signal n638_o : std_logic;
  signal n639_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n640 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n647_o : std_logic;
  signal n648_o : std_logic;
  signal n649_o : std_logic_vector (1 downto 0);
  signal n650_o : std_logic;
  signal n651_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n652 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic;
  signal n660_o : std_logic;
  signal n661_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n662 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n665_o : std_logic;
  signal n666_o : std_logic;
  signal n667_o : std_logic;
  signal n668_o : std_logic;
  signal n669_o : std_logic;
  signal n670_o : std_logic;
  signal n671_o : std_logic_vector (1 downto 0);
  signal n672_o : std_logic;
  signal n673_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n674 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n677_o : std_logic;
  signal n678_o : std_logic;
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n684 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n687_o : std_logic;
  signal n688_o : std_logic;
  signal n689_o : std_logic;
  signal n690_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n691_o : std_logic;
  signal n692_o : std_logic;
  signal n693_o : std_logic_vector (1 downto 0);
  signal n694_o : std_logic;
  signal n695_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n696 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n699_o : std_logic;
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal n705_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n706 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n709_o : std_logic;
  signal n710_o : std_logic;
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic_vector (1 downto 0);
  signal n716_o : std_logic;
  signal n717_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n718 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic;
  signal n726_o : std_logic;
  signal n727_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n728 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n731_o : std_logic;
  signal n732_o : std_logic;
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic_vector (1 downto 0);
  signal n738_o : std_logic;
  signal n739_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n740 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal n748_o : std_logic;
  signal n749_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n750 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal n759_o : std_logic_vector (1 downto 0);
  signal n760_o : std_logic;
  signal n761_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n762 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n772 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n779_o : std_logic;
  signal n780_o : std_logic;
  signal n781_o : std_logic_vector (1 downto 0);
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n784 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic;
  signal n792_o : std_logic;
  signal n793_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n794 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (1 downto 0);
  signal n804_o : std_logic;
  signal n805_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n806 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n816 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n823_o : std_logic;
  signal n824_o : std_logic;
  signal n825_o : std_logic_vector (1 downto 0);
  signal n826_o : std_logic;
  signal n827_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n828 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal n836_o : std_logic;
  signal n837_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n838 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic_vector (1 downto 0);
  signal n848_o : std_logic;
  signal n849_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n850 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal n859_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n860 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n867_o : std_logic;
  signal n868_o : std_logic;
  signal n869_o : std_logic_vector (1 downto 0);
  signal n870_o : std_logic;
  signal n871_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n872 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic;
  signal n880_o : std_logic;
  signal n881_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n882 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic_vector (1 downto 0);
  signal n892_o : std_logic;
  signal n893_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n894 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n904 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n911_o : std_logic;
  signal n912_o : std_logic;
  signal n913_o : std_logic_vector (1 downto 0);
  signal n914_o : std_logic;
  signal n915_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n916 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n926 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic_vector (1 downto 0);
  signal n936_o : std_logic;
  signal n937_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n938 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic;
  signal n946_o : std_logic;
  signal n947_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n948 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n955_o : std_logic;
  signal n956_o : std_logic;
  signal n957_o : std_logic_vector (1 downto 0);
  signal n958_o : std_logic;
  signal n959_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n960 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal n967_o : std_logic;
  signal n968_o : std_logic;
  signal n969_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n970 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal n978_o : std_logic;
  signal n979_o : std_logic_vector (1 downto 0);
  signal n980_o : std_logic;
  signal n981_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n982 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n992 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n999_o : std_logic;
  signal n1000_o : std_logic;
  signal n1001_o : std_logic_vector (1 downto 0);
  signal n1002_o : std_logic;
  signal n1003_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1004 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic;
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1014 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic_vector (1 downto 0);
  signal n1024_o : std_logic;
  signal n1025_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1026 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1036 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1039_o : std_logic;
  signal n1040_o : std_logic;
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1046 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic_vector (1 downto 0);
  signal cnotea_n1053 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1056_o : std_logic;
  signal n1057_o : std_logic;
  signal n1058_o : std_logic_vector (17 downto 0);
  signal n1059_o : std_logic_vector (17 downto 0);
  signal n1060_o : std_logic_vector (17 downto 0);
  signal n1061_o : std_logic_vector (16 downto 0);
  signal n1062_o : std_logic_vector (16 downto 0);
  signal n1063_o : std_logic_vector (16 downto 0);
  signal n1064_o : std_logic_vector (16 downto 0);
  signal n1065_o : std_logic_vector (3 downto 0);
  signal n1066_o : std_logic_vector (3 downto 0);
  signal n1067_o : std_logic_vector (3 downto 0);
  signal n1068_o : std_logic_vector (3 downto 0);
  signal n1069_o : std_logic_vector (3 downto 0);
  signal n1070_o : std_logic_vector (3 downto 0);
  signal n1071_o : std_logic_vector (3 downto 0);
  signal n1072_o : std_logic_vector (3 downto 0);
  signal n1073_o : std_logic_vector (3 downto 0);
  signal n1074_o : std_logic_vector (3 downto 0);
  signal n1075_o : std_logic_vector (3 downto 0);
  signal n1076_o : std_logic_vector (3 downto 0);
  signal n1077_o : std_logic_vector (3 downto 0);
  signal n1078_o : std_logic_vector (3 downto 0);
  signal n1079_o : std_logic_vector (3 downto 0);
  signal n1080_o : std_logic_vector (3 downto 0);
  signal n1081_o : std_logic_vector (3 downto 0);
  signal n1082_o : std_logic_vector (3 downto 0);
  signal n1083_o : std_logic_vector (3 downto 0);
  signal n1084_o : std_logic_vector (3 downto 0);
  signal n1085_o : std_logic_vector (3 downto 0);
  signal n1086_o : std_logic_vector (3 downto 0);
  signal n1087_o : std_logic_vector (3 downto 0);
  signal n1088_o : std_logic_vector (3 downto 0);
  signal n1089_o : std_logic_vector (3 downto 0);
  signal n1090_o : std_logic_vector (3 downto 0);
  signal n1091_o : std_logic_vector (3 downto 0);
  signal n1092_o : std_logic_vector (3 downto 0);
  signal n1093_o : std_logic_vector (3 downto 0);
  signal n1094_o : std_logic_vector (3 downto 0);
  signal n1095_o : std_logic_vector (3 downto 0);
  signal n1096_o : std_logic_vector (3 downto 0);
  signal n1097_o : std_logic_vector (3 downto 0);
  signal n1098_o : std_logic_vector (3 downto 0);
  signal n1099_o : std_logic_vector (3 downto 0);
  signal n1100_o : std_logic_vector (3 downto 0);
  signal n1101_o : std_logic_vector (3 downto 0);
  signal n1102_o : std_logic_vector (3 downto 0);
  signal n1103_o : std_logic_vector (3 downto 0);
  signal n1104_o : std_logic_vector (3 downto 0);
  signal n1105_o : std_logic_vector (3 downto 0);
  signal n1106_o : std_logic_vector (3 downto 0);
  signal n1107_o : std_logic_vector (3 downto 0);
  signal n1108_o : std_logic_vector (3 downto 0);
  signal n1109_o : std_logic_vector (3 downto 0);
  signal n1110_o : std_logic_vector (3 downto 0);
  signal n1111_o : std_logic_vector (3 downto 0);
  signal n1112_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1058_o;
  b_out <= n1059_o;
  s <= n1060_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1061_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1062_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1063_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1064_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n321_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n328_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n322_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1050_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n315_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n316_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n317_o <= n315_o & n316_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n318 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n317_o,
    o => cnota_o);
  n321_o <= cnota_n318 (1);
  n322_o <= cnota_n318 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n323_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n324_o <= n323_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n325 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n324_o,
    o => cnotb_o);
  n328_o <= cnotb_n325 (1);
  n329_o <= cnotb_n325 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n330_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n331_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n332_o <= n330_o & n331_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n333 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n332_o,
    o => ccnotc_o);
  n336_o <= ccnotc_n333 (2);
  n337_o <= ccnotc_n333 (1);
  n338_o <= ccnotc_n333 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1065_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1066_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1067_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n339_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n340_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n341_o <= n339_o & n340_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n342_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n343_o <= n341_o & n342_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n344 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n343_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n347_o <= gen1_n1_ccnot1_n344 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n348_o <= gen1_n1_ccnot1_n344 (1);
  n349_o <= gen1_n1_ccnot1_n344 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n350_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n351_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n352_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n353_o <= n351_o & n352_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n354 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n353_o,
    o => gen1_n1_cnot1_o);
  n357_o <= gen1_n1_cnot1_n354 (1);
  n358_o <= gen1_n1_cnot1_n354 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n359_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n360_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n361_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n362_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n363_o <= n361_o & n362_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n364_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n365_o <= n363_o & n364_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n366 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n365_o,
    o => gen1_n1_ccnot2_o);
  n369_o <= gen1_n1_ccnot2_n366 (2);
  n370_o <= gen1_n1_ccnot2_n366 (1);
  n371_o <= gen1_n1_ccnot2_n366 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n372_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n373_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n374_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n375_o <= n373_o & n374_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n376 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n375_o,
    o => gen1_n1_cnot2_o);
  n379_o <= gen1_n1_cnot2_n376 (1);
  n380_o <= gen1_n1_cnot2_n376 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n381_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n382_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1068_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1069_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1070_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n383_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n384_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n385_o <= n383_o & n384_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n386_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n387_o <= n385_o & n386_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n388 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n387_o,
    o => gen1_n2_ccnot1_o);
  n391_o <= gen1_n2_ccnot1_n388 (2);
  n392_o <= gen1_n2_ccnot1_n388 (1);
  n393_o <= gen1_n2_ccnot1_n388 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n394_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n395_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n396_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n397_o <= n395_o & n396_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n398 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n397_o,
    o => gen1_n2_cnot1_o);
  n401_o <= gen1_n2_cnot1_n398 (1);
  n402_o <= gen1_n2_cnot1_n398 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n403_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n404_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n405_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n406_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n407_o <= n405_o & n406_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n408_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n409_o <= n407_o & n408_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n410 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n409_o,
    o => gen1_n2_ccnot2_o);
  n413_o <= gen1_n2_ccnot2_n410 (2);
  n414_o <= gen1_n2_ccnot2_n410 (1);
  n415_o <= gen1_n2_ccnot2_n410 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n416_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n417_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n418_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n419_o <= n417_o & n418_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n420 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n419_o,
    o => gen1_n2_cnot2_o);
  n423_o <= gen1_n2_cnot2_n420 (1);
  n424_o <= gen1_n2_cnot2_n420 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n425_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n426_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1071_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1072_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1073_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n427_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n428_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n429_o <= n427_o & n428_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n430_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n431_o <= n429_o & n430_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n432 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n431_o,
    o => gen1_n3_ccnot1_o);
  n435_o <= gen1_n3_ccnot1_n432 (2);
  n436_o <= gen1_n3_ccnot1_n432 (1);
  n437_o <= gen1_n3_ccnot1_n432 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n438_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n439_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n440_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n441_o <= n439_o & n440_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n442 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n441_o,
    o => gen1_n3_cnot1_o);
  n445_o <= gen1_n3_cnot1_n442 (1);
  n446_o <= gen1_n3_cnot1_n442 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n447_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n448_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n449_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n450_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n451_o <= n449_o & n450_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n452_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n453_o <= n451_o & n452_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n454 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n453_o,
    o => gen1_n3_ccnot2_o);
  n457_o <= gen1_n3_ccnot2_n454 (2);
  n458_o <= gen1_n3_ccnot2_n454 (1);
  n459_o <= gen1_n3_ccnot2_n454 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n460_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n461_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n462_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n463_o <= n461_o & n462_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n464 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n463_o,
    o => gen1_n3_cnot2_o);
  n467_o <= gen1_n3_cnot2_n464 (1);
  n468_o <= gen1_n3_cnot2_n464 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n469_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n470_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1074_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1075_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1076_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n471_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n472_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n473_o <= n471_o & n472_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n474_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n475_o <= n473_o & n474_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n476 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n475_o,
    o => gen1_n4_ccnot1_o);
  n479_o <= gen1_n4_ccnot1_n476 (2);
  n480_o <= gen1_n4_ccnot1_n476 (1);
  n481_o <= gen1_n4_ccnot1_n476 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n482_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n483_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n484_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n485_o <= n483_o & n484_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n486 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n485_o,
    o => gen1_n4_cnot1_o);
  n489_o <= gen1_n4_cnot1_n486 (1);
  n490_o <= gen1_n4_cnot1_n486 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n491_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n492_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n493_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n494_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n495_o <= n493_o & n494_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n496_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n497_o <= n495_o & n496_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n498 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n497_o,
    o => gen1_n4_ccnot2_o);
  n501_o <= gen1_n4_ccnot2_n498 (2);
  n502_o <= gen1_n4_ccnot2_n498 (1);
  n503_o <= gen1_n4_ccnot2_n498 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n504_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n505_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n506_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n507_o <= n505_o & n506_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n508 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n507_o,
    o => gen1_n4_cnot2_o);
  n511_o <= gen1_n4_cnot2_n508 (1);
  n512_o <= gen1_n4_cnot2_n508 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n513_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n514_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1077_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1078_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1079_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n515_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n516_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n517_o <= n515_o & n516_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n518_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n519_o <= n517_o & n518_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n520 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n519_o,
    o => gen1_n5_ccnot1_o);
  n523_o <= gen1_n5_ccnot1_n520 (2);
  n524_o <= gen1_n5_ccnot1_n520 (1);
  n525_o <= gen1_n5_ccnot1_n520 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n526_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n527_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n528_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n529_o <= n527_o & n528_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n530 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n529_o,
    o => gen1_n5_cnot1_o);
  n533_o <= gen1_n5_cnot1_n530 (1);
  n534_o <= gen1_n5_cnot1_n530 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n535_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n536_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n537_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n538_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n539_o <= n537_o & n538_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n540_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n541_o <= n539_o & n540_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n542 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n541_o,
    o => gen1_n5_ccnot2_o);
  n545_o <= gen1_n5_ccnot2_n542 (2);
  n546_o <= gen1_n5_ccnot2_n542 (1);
  n547_o <= gen1_n5_ccnot2_n542 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n548_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n549_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n550_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n551_o <= n549_o & n550_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n552 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n551_o,
    o => gen1_n5_cnot2_o);
  n555_o <= gen1_n5_cnot2_n552 (1);
  n556_o <= gen1_n5_cnot2_n552 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n557_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n558_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1080_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1081_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1082_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n559_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n560_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n561_o <= n559_o & n560_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n562_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n563_o <= n561_o & n562_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n564 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n563_o,
    o => gen1_n6_ccnot1_o);
  n567_o <= gen1_n6_ccnot1_n564 (2);
  n568_o <= gen1_n6_ccnot1_n564 (1);
  n569_o <= gen1_n6_ccnot1_n564 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n570_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n571_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n572_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n573_o <= n571_o & n572_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n574 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n573_o,
    o => gen1_n6_cnot1_o);
  n577_o <= gen1_n6_cnot1_n574 (1);
  n578_o <= gen1_n6_cnot1_n574 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n579_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n580_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n581_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n582_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n583_o <= n581_o & n582_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n584_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n585_o <= n583_o & n584_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n586 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n585_o,
    o => gen1_n6_ccnot2_o);
  n589_o <= gen1_n6_ccnot2_n586 (2);
  n590_o <= gen1_n6_ccnot2_n586 (1);
  n591_o <= gen1_n6_ccnot2_n586 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n592_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n593_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n594_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n595_o <= n593_o & n594_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n596 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n595_o,
    o => gen1_n6_cnot2_o);
  n599_o <= gen1_n6_cnot2_n596 (1);
  n600_o <= gen1_n6_cnot2_n596 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n601_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n602_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1083_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1084_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1085_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n603_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n604_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n605_o <= n603_o & n604_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n606_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n607_o <= n605_o & n606_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n608 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n607_o,
    o => gen1_n7_ccnot1_o);
  n611_o <= gen1_n7_ccnot1_n608 (2);
  n612_o <= gen1_n7_ccnot1_n608 (1);
  n613_o <= gen1_n7_ccnot1_n608 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n614_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n615_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n616_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n617_o <= n615_o & n616_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n618 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n617_o,
    o => gen1_n7_cnot1_o);
  n621_o <= gen1_n7_cnot1_n618 (1);
  n622_o <= gen1_n7_cnot1_n618 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n623_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n624_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n625_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n626_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n627_o <= n625_o & n626_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n628_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n629_o <= n627_o & n628_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n630 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n629_o,
    o => gen1_n7_ccnot2_o);
  n633_o <= gen1_n7_ccnot2_n630 (2);
  n634_o <= gen1_n7_ccnot2_n630 (1);
  n635_o <= gen1_n7_ccnot2_n630 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n636_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n637_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n638_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n639_o <= n637_o & n638_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n640 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n639_o,
    o => gen1_n7_cnot2_o);
  n643_o <= gen1_n7_cnot2_n640 (1);
  n644_o <= gen1_n7_cnot2_n640 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n645_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n646_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1086_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1087_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1088_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n647_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n648_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n649_o <= n647_o & n648_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n650_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n651_o <= n649_o & n650_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n652 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n651_o,
    o => gen1_n8_ccnot1_o);
  n655_o <= gen1_n8_ccnot1_n652 (2);
  n656_o <= gen1_n8_ccnot1_n652 (1);
  n657_o <= gen1_n8_ccnot1_n652 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n658_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n659_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n660_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n661_o <= n659_o & n660_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n662 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n661_o,
    o => gen1_n8_cnot1_o);
  n665_o <= gen1_n8_cnot1_n662 (1);
  n666_o <= gen1_n8_cnot1_n662 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n667_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n668_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n669_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n670_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n671_o <= n669_o & n670_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n672_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n673_o <= n671_o & n672_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n674 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n673_o,
    o => gen1_n8_ccnot2_o);
  n677_o <= gen1_n8_ccnot2_n674 (2);
  n678_o <= gen1_n8_ccnot2_n674 (1);
  n679_o <= gen1_n8_ccnot2_n674 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n680_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n681_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n682_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n683_o <= n681_o & n682_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n684 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n683_o,
    o => gen1_n8_cnot2_o);
  n687_o <= gen1_n8_cnot2_n684 (1);
  n688_o <= gen1_n8_cnot2_n684 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n689_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n690_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1089_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1090_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1091_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n691_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n692_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n693_o <= n691_o & n692_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n694_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n695_o <= n693_o & n694_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n696 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n695_o,
    o => gen1_n9_ccnot1_o);
  n699_o <= gen1_n9_ccnot1_n696 (2);
  n700_o <= gen1_n9_ccnot1_n696 (1);
  n701_o <= gen1_n9_ccnot1_n696 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n702_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n703_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n704_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n705_o <= n703_o & n704_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n706 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n705_o,
    o => gen1_n9_cnot1_o);
  n709_o <= gen1_n9_cnot1_n706 (1);
  n710_o <= gen1_n9_cnot1_n706 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n711_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n712_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n713_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n714_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n715_o <= n713_o & n714_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n716_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n717_o <= n715_o & n716_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n718 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n717_o,
    o => gen1_n9_ccnot2_o);
  n721_o <= gen1_n9_ccnot2_n718 (2);
  n722_o <= gen1_n9_ccnot2_n718 (1);
  n723_o <= gen1_n9_ccnot2_n718 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n724_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n725_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n726_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n727_o <= n725_o & n726_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n728 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n727_o,
    o => gen1_n9_cnot2_o);
  n731_o <= gen1_n9_cnot2_n728 (1);
  n732_o <= gen1_n9_cnot2_n728 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n733_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n734_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1092_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1093_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1094_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n735_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n736_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n737_o <= n735_o & n736_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n738_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n739_o <= n737_o & n738_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n740 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n739_o,
    o => gen1_n10_ccnot1_o);
  n743_o <= gen1_n10_ccnot1_n740 (2);
  n744_o <= gen1_n10_ccnot1_n740 (1);
  n745_o <= gen1_n10_ccnot1_n740 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n746_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n747_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n748_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n749_o <= n747_o & n748_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n750 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n749_o,
    o => gen1_n10_cnot1_o);
  n753_o <= gen1_n10_cnot1_n750 (1);
  n754_o <= gen1_n10_cnot1_n750 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n755_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n756_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n757_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n758_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n759_o <= n757_o & n758_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n760_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n761_o <= n759_o & n760_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n762 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n761_o,
    o => gen1_n10_ccnot2_o);
  n765_o <= gen1_n10_ccnot2_n762 (2);
  n766_o <= gen1_n10_ccnot2_n762 (1);
  n767_o <= gen1_n10_ccnot2_n762 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n768_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n769_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n770_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n771_o <= n769_o & n770_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n772 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n771_o,
    o => gen1_n10_cnot2_o);
  n775_o <= gen1_n10_cnot2_n772 (1);
  n776_o <= gen1_n10_cnot2_n772 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n777_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n778_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1095_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1096_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1097_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n779_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n780_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n781_o <= n779_o & n780_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n782_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n783_o <= n781_o & n782_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n784 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n783_o,
    o => gen1_n11_ccnot1_o);
  n787_o <= gen1_n11_ccnot1_n784 (2);
  n788_o <= gen1_n11_ccnot1_n784 (1);
  n789_o <= gen1_n11_ccnot1_n784 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n790_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n791_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n792_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n793_o <= n791_o & n792_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n794 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n793_o,
    o => gen1_n11_cnot1_o);
  n797_o <= gen1_n11_cnot1_n794 (1);
  n798_o <= gen1_n11_cnot1_n794 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n799_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n800_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n801_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n802_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n803_o <= n801_o & n802_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n804_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n805_o <= n803_o & n804_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n806 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n805_o,
    o => gen1_n11_ccnot2_o);
  n809_o <= gen1_n11_ccnot2_n806 (2);
  n810_o <= gen1_n11_ccnot2_n806 (1);
  n811_o <= gen1_n11_ccnot2_n806 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n812_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n813_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n814_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n815_o <= n813_o & n814_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n816 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n815_o,
    o => gen1_n11_cnot2_o);
  n819_o <= gen1_n11_cnot2_n816 (1);
  n820_o <= gen1_n11_cnot2_n816 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n821_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n822_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1098_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1099_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1100_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n823_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n824_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n825_o <= n823_o & n824_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n826_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n827_o <= n825_o & n826_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n828 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n827_o,
    o => gen1_n12_ccnot1_o);
  n831_o <= gen1_n12_ccnot1_n828 (2);
  n832_o <= gen1_n12_ccnot1_n828 (1);
  n833_o <= gen1_n12_ccnot1_n828 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n834_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n835_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n836_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n837_o <= n835_o & n836_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n838 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n837_o,
    o => gen1_n12_cnot1_o);
  n841_o <= gen1_n12_cnot1_n838 (1);
  n842_o <= gen1_n12_cnot1_n838 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n843_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n844_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n845_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n846_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n847_o <= n845_o & n846_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n848_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n849_o <= n847_o & n848_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n850 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n849_o,
    o => gen1_n12_ccnot2_o);
  n853_o <= gen1_n12_ccnot2_n850 (2);
  n854_o <= gen1_n12_ccnot2_n850 (1);
  n855_o <= gen1_n12_ccnot2_n850 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n856_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n857_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n858_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n859_o <= n857_o & n858_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n860 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n859_o,
    o => gen1_n12_cnot2_o);
  n863_o <= gen1_n12_cnot2_n860 (1);
  n864_o <= gen1_n12_cnot2_n860 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n865_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n866_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1101_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1102_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1103_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n867_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n868_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n869_o <= n867_o & n868_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n870_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n871_o <= n869_o & n870_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n872 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n871_o,
    o => gen1_n13_ccnot1_o);
  n875_o <= gen1_n13_ccnot1_n872 (2);
  n876_o <= gen1_n13_ccnot1_n872 (1);
  n877_o <= gen1_n13_ccnot1_n872 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n878_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n879_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n880_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n881_o <= n879_o & n880_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n882 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n881_o,
    o => gen1_n13_cnot1_o);
  n885_o <= gen1_n13_cnot1_n882 (1);
  n886_o <= gen1_n13_cnot1_n882 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n887_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n888_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n889_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n890_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n891_o <= n889_o & n890_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n892_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n893_o <= n891_o & n892_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n894 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n893_o,
    o => gen1_n13_ccnot2_o);
  n897_o <= gen1_n13_ccnot2_n894 (2);
  n898_o <= gen1_n13_ccnot2_n894 (1);
  n899_o <= gen1_n13_ccnot2_n894 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n900_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n901_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n902_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n903_o <= n901_o & n902_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n904 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n903_o,
    o => gen1_n13_cnot2_o);
  n907_o <= gen1_n13_cnot2_n904 (1);
  n908_o <= gen1_n13_cnot2_n904 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n909_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n910_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1104_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1105_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1106_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n911_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n912_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n913_o <= n911_o & n912_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n914_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n915_o <= n913_o & n914_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n916 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n915_o,
    o => gen1_n14_ccnot1_o);
  n919_o <= gen1_n14_ccnot1_n916 (2);
  n920_o <= gen1_n14_ccnot1_n916 (1);
  n921_o <= gen1_n14_ccnot1_n916 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n922_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n923_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n924_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n925_o <= n923_o & n924_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n926 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n925_o,
    o => gen1_n14_cnot1_o);
  n929_o <= gen1_n14_cnot1_n926 (1);
  n930_o <= gen1_n14_cnot1_n926 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n931_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n932_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n933_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n934_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n935_o <= n933_o & n934_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n936_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n937_o <= n935_o & n936_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n938 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n937_o,
    o => gen1_n14_ccnot2_o);
  n941_o <= gen1_n14_ccnot2_n938 (2);
  n942_o <= gen1_n14_ccnot2_n938 (1);
  n943_o <= gen1_n14_ccnot2_n938 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n944_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n945_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n946_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n947_o <= n945_o & n946_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n948 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n947_o,
    o => gen1_n14_cnot2_o);
  n951_o <= gen1_n14_cnot2_n948 (1);
  n952_o <= gen1_n14_cnot2_n948 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n953_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n954_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1107_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1108_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1109_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n955_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n956_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n957_o <= n955_o & n956_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n958_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n959_o <= n957_o & n958_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n960 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n959_o,
    o => gen1_n15_ccnot1_o);
  n963_o <= gen1_n15_ccnot1_n960 (2);
  n964_o <= gen1_n15_ccnot1_n960 (1);
  n965_o <= gen1_n15_ccnot1_n960 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n966_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n967_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n968_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n969_o <= n967_o & n968_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n970 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n969_o,
    o => gen1_n15_cnot1_o);
  n973_o <= gen1_n15_cnot1_n970 (1);
  n974_o <= gen1_n15_cnot1_n970 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n975_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n976_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n977_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n978_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n979_o <= n977_o & n978_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n980_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n981_o <= n979_o & n980_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n982 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n981_o,
    o => gen1_n15_ccnot2_o);
  n985_o <= gen1_n15_ccnot2_n982 (2);
  n986_o <= gen1_n15_ccnot2_n982 (1);
  n987_o <= gen1_n15_ccnot2_n982 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n988_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n989_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n990_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n991_o <= n989_o & n990_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n992 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n991_o,
    o => gen1_n15_cnot2_o);
  n995_o <= gen1_n15_cnot2_n992 (1);
  n996_o <= gen1_n15_cnot2_n992 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n997_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n998_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1110_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1111_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1112_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n999_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1000_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1001_o <= n999_o & n1000_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1002_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1003_o <= n1001_o & n1002_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1004 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1003_o,
    o => gen1_n16_ccnot1_o);
  n1007_o <= gen1_n16_ccnot1_n1004 (2);
  n1008_o <= gen1_n16_ccnot1_n1004 (1);
  n1009_o <= gen1_n16_ccnot1_n1004 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1010_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1011_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1012_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1013_o <= n1011_o & n1012_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1014 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1013_o,
    o => gen1_n16_cnot1_o);
  n1017_o <= gen1_n16_cnot1_n1014 (1);
  n1018_o <= gen1_n16_cnot1_n1014 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1019_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1020_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1021_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1022_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1023_o <= n1021_o & n1022_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1024_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1025_o <= n1023_o & n1024_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1026 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1025_o,
    o => gen1_n16_ccnot2_o);
  n1029_o <= gen1_n16_ccnot2_n1026 (2);
  n1030_o <= gen1_n16_ccnot2_n1026 (1);
  n1031_o <= gen1_n16_ccnot2_n1026 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1032_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1033_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1034_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1035_o <= n1033_o & n1034_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1036 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1035_o,
    o => gen1_n16_cnot2_o);
  n1039_o <= gen1_n16_cnot2_n1036 (1);
  n1040_o <= gen1_n16_cnot2_n1036 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1041_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1042_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1043_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1044_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1045_o <= n1043_o & n1044_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1046 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1045_o,
    o => cnoteb_o);
  n1049_o <= cnoteb_n1046 (1);
  n1050_o <= cnoteb_n1046 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1051_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1052_o <= n1051_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1053 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1052_o,
    o => cnotea_o);
  n1056_o <= cnotea_n1053 (1);
  n1057_o <= cnotea_n1053 (0);
  n1058_o <= n1056_o & a_s;
  n1059_o <= n1049_o & b_s;
  n1060_o <= n1057_o & s_s;
  n1061_o <= n1039_o & n995_o & n951_o & n907_o & n863_o & n819_o & n775_o & n731_o & n687_o & n643_o & n599_o & n555_o & n511_o & n467_o & n423_o & n379_o & n336_o;
  n1062_o <= n1041_o & n997_o & n953_o & n909_o & n865_o & n821_o & n777_o & n733_o & n689_o & n645_o & n601_o & n557_o & n513_o & n469_o & n425_o & n381_o & n337_o;
  n1063_o <= n1040_o & n996_o & n952_o & n908_o & n864_o & n820_o & n776_o & n732_o & n688_o & n644_o & n600_o & n556_o & n512_o & n468_o & n424_o & n380_o & n329_o;
  n1064_o <= n1042_o & n998_o & n954_o & n910_o & n866_o & n822_o & n778_o & n734_o & n690_o & n646_o & n602_o & n558_o & n514_o & n470_o & n426_o & n382_o & n338_o;
  n1065_o <= n349_o & n348_o & n347_o & n350_o;
  n1066_o <= n360_o & n358_o & n357_o & n359_o;
  n1067_o <= n371_o & n370_o & n372_o & n369_o;
  n1068_o <= n393_o & n392_o & n391_o & n394_o;
  n1069_o <= n404_o & n402_o & n401_o & n403_o;
  n1070_o <= n415_o & n414_o & n416_o & n413_o;
  n1071_o <= n437_o & n436_o & n435_o & n438_o;
  n1072_o <= n448_o & n446_o & n445_o & n447_o;
  n1073_o <= n459_o & n458_o & n460_o & n457_o;
  n1074_o <= n481_o & n480_o & n479_o & n482_o;
  n1075_o <= n492_o & n490_o & n489_o & n491_o;
  n1076_o <= n503_o & n502_o & n504_o & n501_o;
  n1077_o <= n525_o & n524_o & n523_o & n526_o;
  n1078_o <= n536_o & n534_o & n533_o & n535_o;
  n1079_o <= n547_o & n546_o & n548_o & n545_o;
  n1080_o <= n569_o & n568_o & n567_o & n570_o;
  n1081_o <= n580_o & n578_o & n577_o & n579_o;
  n1082_o <= n591_o & n590_o & n592_o & n589_o;
  n1083_o <= n613_o & n612_o & n611_o & n614_o;
  n1084_o <= n624_o & n622_o & n621_o & n623_o;
  n1085_o <= n635_o & n634_o & n636_o & n633_o;
  n1086_o <= n657_o & n656_o & n655_o & n658_o;
  n1087_o <= n668_o & n666_o & n665_o & n667_o;
  n1088_o <= n679_o & n678_o & n680_o & n677_o;
  n1089_o <= n701_o & n700_o & n699_o & n702_o;
  n1090_o <= n712_o & n710_o & n709_o & n711_o;
  n1091_o <= n723_o & n722_o & n724_o & n721_o;
  n1092_o <= n745_o & n744_o & n743_o & n746_o;
  n1093_o <= n756_o & n754_o & n753_o & n755_o;
  n1094_o <= n767_o & n766_o & n768_o & n765_o;
  n1095_o <= n789_o & n788_o & n787_o & n790_o;
  n1096_o <= n800_o & n798_o & n797_o & n799_o;
  n1097_o <= n811_o & n810_o & n812_o & n809_o;
  n1098_o <= n833_o & n832_o & n831_o & n834_o;
  n1099_o <= n844_o & n842_o & n841_o & n843_o;
  n1100_o <= n855_o & n854_o & n856_o & n853_o;
  n1101_o <= n877_o & n876_o & n875_o & n878_o;
  n1102_o <= n888_o & n886_o & n885_o & n887_o;
  n1103_o <= n899_o & n898_o & n900_o & n897_o;
  n1104_o <= n921_o & n920_o & n919_o & n922_o;
  n1105_o <= n932_o & n930_o & n929_o & n931_o;
  n1106_o <= n943_o & n942_o & n944_o & n941_o;
  n1107_o <= n965_o & n964_o & n963_o & n966_o;
  n1108_o <= n976_o & n974_o & n973_o & n975_o;
  n1109_o <= n987_o & n986_o & n988_o & n985_o;
  n1110_o <= n1009_o & n1008_o & n1007_o & n1010_o;
  n1111_o <= n1020_o & n1018_o & n1017_o & n1019_o;
  n1112_o <= n1031_o & n1030_o & n1032_o & n1029_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n207_o : std_logic_vector (17 downto 0);
  signal add1_n208 : std_logic_vector (17 downto 0);
  signal add1_n209 : std_logic_vector (17 downto 0);
  signal add1_n210 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n217_o : std_logic;
  signal addsub_n218 : std_logic;
  signal addsub_n219 : std_logic_vector (17 downto 0);
  signal addsub_n220 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n227_o : std_logic;
  signal cnotr1_n228 : std_logic;
  signal cnotr1_n229 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n234_o : std_logic;
  signal cnotr2_n235 : std_logic;
  signal cnotr2_n236 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n241_o : std_logic;
  signal n242_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n243 : std_logic;
  signal gen0_cnotr3_n244 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n249_o : std_logic_vector (14 downto 0);
  signal n250_o : std_logic;
  signal n251_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n252 : std_logic;
  signal gen0_cnotr4_n253 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n258_o : std_logic_vector (14 downto 0);
  signal n259_o : std_logic_vector (1 downto 0);
  signal n260_o : std_logic_vector (16 downto 0);
  signal n261_o : std_logic;
  signal gen0_cnotr5_n262 : std_logic;
  signal gen0_cnotr5_n263 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n268_o : std_logic_vector (14 downto 0);
  signal n269_o : std_logic_vector (1 downto 0);
  signal n270_o : std_logic;
  signal n271_o : std_logic_vector (15 downto 0);
  signal n272_o : std_logic_vector (16 downto 0);
  signal add2_n273 : std_logic_vector (16 downto 0);
  signal add2_n274 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal cnotr6_n284 : std_logic;
  signal cnotr6_n285 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n290_o : std_logic;
  signal n291_o : std_logic_vector (15 downto 0);
  signal cnotr7_n292 : std_logic;
  signal cnotr7_n293 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n298_o : std_logic;
  signal alut1_n299 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n302 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n305_o : std_logic_vector (20 downto 0);
  signal n306_o : std_logic_vector (16 downto 0);
  signal n307_o : std_logic_vector (17 downto 0);
  signal n308_o : std_logic_vector (17 downto 0);
  signal n309_o : std_logic_vector (17 downto 0);
  signal n310_o : std_logic_vector (5 downto 0);
begin
  g <= n305_o;
  a_out <= add2_n274;
  c_out <= n306_o;
  x_out <= add1_n210;
  y_out <= addsub_n220;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n208; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n307_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n308_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n229; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n209; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n236; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n309_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n310_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n299; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n285; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n273; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n302; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n253; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n272_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n207_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n208 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n209 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n210 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n207_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n217_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n218 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n219 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n220 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n217_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n227_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n228 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n229 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n227_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n234_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n235 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n236 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n234_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n241_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n242_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n243 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n244 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n241_o,
    i => n242_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n249_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n250_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n251_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n252 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n253 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n250_o,
    i => n251_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n258_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n259_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n260_o <= n258_o & n259_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n261_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n262 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n263 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n261_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n268_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n269_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n270_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n271_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n272_o <= n270_o & n271_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n273 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n274 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n279_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n280_o <= not n279_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n281_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n282_o <= not n281_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n283_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n284 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n285 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n283_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n290_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n291_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n292 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n293 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n290_o,
    i => n291_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n298_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n299 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n302 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n305_o <= n269_o & addsub_n219 & cnotr7_n292;
  n306_o <= cnotr7_n293 & n298_o;
  n307_o <= gen0_cnotr5_n263 & gen0_cnotr5_n262 & n268_o;
  n308_o <= gen0_cnotr3_n244 & gen0_cnotr3_n243 & n249_o;
  n309_o <= gen0_cnotr4_n252 & n260_o;
  n310_o <= addsub_n218 & n282_o & cnotr6_n284 & n280_o & cnotr2_n235 & cnotr1_n228;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (17 downto 0);
  signal add1_n98 : std_logic_vector (17 downto 0);
  signal add1_n99 : std_logic_vector (17 downto 0);
  signal add1_n100 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n107_o : std_logic;
  signal addsub_n108 : std_logic;
  signal addsub_n109 : std_logic_vector (17 downto 0);
  signal addsub_n110 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n117_o : std_logic;
  signal cnotr1_n118 : std_logic;
  signal cnotr1_n119 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n124_o : std_logic;
  signal cnotr2_n125 : std_logic;
  signal cnotr2_n126 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n131_o : std_logic;
  signal n132_o : std_logic;
  signal gen0_cnotr3_n133 : std_logic;
  signal gen0_cnotr3_n134 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n139_o : std_logic_vector (15 downto 0);
  signal n140_o : std_logic;
  signal n141_o : std_logic;
  signal gen0_cnotr4_n142 : std_logic;
  signal gen0_cnotr4_n143 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n148_o : std_logic_vector (15 downto 0);
  signal n149_o : std_logic;
  signal n150_o : std_logic_vector (16 downto 0);
  signal n151_o : std_logic;
  signal gen0_cnotr5_n152 : std_logic;
  signal gen0_cnotr5_n153 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n158_o : std_logic_vector (15 downto 0);
  signal n159_o : std_logic;
  signal n160_o : std_logic;
  signal n161_o : std_logic_vector (15 downto 0);
  signal n162_o : std_logic_vector (16 downto 0);
  signal add2_n163 : std_logic_vector (16 downto 0);
  signal add2_n164 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n169_o : std_logic;
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic;
  signal cnotr6_n174 : std_logic;
  signal cnotr6_n175 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n180_o : std_logic;
  signal n181_o : std_logic_vector (15 downto 0);
  signal cnotr7_n182 : std_logic;
  signal cnotr7_n183 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n188_o : std_logic;
  signal alut1_n189 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n192 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n195_o : std_logic_vector (19 downto 0);
  signal n196_o : std_logic_vector (16 downto 0);
  signal n197_o : std_logic_vector (17 downto 0);
  signal n198_o : std_logic_vector (17 downto 0);
  signal n199_o : std_logic_vector (17 downto 0);
  signal n200_o : std_logic_vector (5 downto 0);
begin
  g <= n195_o;
  a_out <= add2_n164;
  c_out <= n196_o;
  x_out <= add1_n100;
  y_out <= addsub_n110;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n98; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n197_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n198_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n119; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n99; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n126; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n199_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n200_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n189; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n175; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n163; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n192; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n143; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n162_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n97_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n98 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n99 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n100 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n97_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n107_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n108 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n109 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n110 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n107_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n117_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n118 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n119 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n117_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n124_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n125 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n126 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n124_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n131_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n132_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n133 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n134 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n131_o,
    i => n132_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n139_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n140_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n141_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n142 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n143 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n140_o,
    i => n141_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n148_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n149_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n150_o <= n148_o & n149_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n151_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n152 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n153 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n151_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n158_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n159_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n160_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n161_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n162_o <= n160_o & n161_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n163 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n164 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n169_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n170_o <= not n169_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n171_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n172_o <= not n171_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n173_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n174 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n175 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n173_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n180_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n181_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n182 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n183 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n180_o,
    i => n181_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n188_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n189 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n192 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n195_o <= n159_o & addsub_n109 & cnotr7_n182;
  n196_o <= cnotr7_n183 & n188_o;
  n197_o <= gen0_cnotr5_n153 & gen0_cnotr5_n152 & n158_o;
  n198_o <= gen0_cnotr3_n134 & gen0_cnotr3_n133 & n139_o;
  n199_o <= gen0_cnotr4_n142 & n150_o;
  n200_o <= addsub_n108 & n172_o & cnotr6_n174 & n170_o & cnotr2_n125 & cnotr1_n118;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_2;

architecture rtl of inith_lookup_17_2 is
  signal n67_o : std_logic;
  signal n68_o : std_logic;
  signal n69_o : std_logic;
  signal n70_o : std_logic;
  signal n71_o : std_logic;
  signal n72_o : std_logic;
  signal n73_o : std_logic;
  signal n74_o : std_logic;
  signal n75_o : std_logic;
  signal n76_o : std_logic;
  signal n77_o : std_logic;
  signal n78_o : std_logic;
  signal n79_o : std_logic;
  signal n80_o : std_logic;
  signal n81_o : std_logic;
  signal n82_o : std_logic;
  signal n83_o : std_logic;
  signal n84_o : std_logic;
  signal n85_o : std_logic;
  signal n86_o : std_logic;
  signal n87_o : std_logic;
  signal n88_o : std_logic;
  signal n89_o : std_logic;
  signal n90_o : std_logic;
  signal n91_o : std_logic_vector (16 downto 0);
begin
  o <= n91_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n67_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n68_o <= not n67_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n69_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n70_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n71_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n72_o <= not n71_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n73_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n74_o <= not n73_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n75_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n76_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n77_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n78_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n79_o <= not n78_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n80_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n81_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n82_o <= not n81_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n83_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n84_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n85_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n86_o <= not n85_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n87_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n88_o <= not n87_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n89_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n90_o <= i (0);
  -- vhdl_source/cordich.vhdl:22:16
  n91_o <= n68_o & n69_o & n70_o & n72_o & n74_o & n75_o & n76_o & n77_o & n79_o & n80_o & n82_o & n83_o & n84_o & n86_o & n88_o & n89_o & n90_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (60 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (60 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (50 downto 0);
  signal as : std_logic_vector (50 downto 0);
  signal xs : std_logic_vector (53 downto 0);
  signal ys : std_logic_vector (53 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal inity_n11 : std_logic_vector (16 downto 0);
  signal inity_o : std_logic_vector (16 downto 0);
  signal n14_o : std_logic;
  signal n15_o : std_logic_vector (16 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal n20_o : std_logic_vector (19 downto 0);
  signal n21_o : std_logic_vector (16 downto 0);
  signal n22_o : std_logic_vector (16 downto 0);
  signal n23_o : std_logic_vector (17 downto 0);
  signal n24_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n25 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n26 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n27 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n28 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n29 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n40_o : std_logic_vector (20 downto 0);
  signal n41_o : std_logic_vector (16 downto 0);
  signal n42_o : std_logic_vector (16 downto 0);
  signal n43_o : std_logic_vector (17 downto 0);
  signal n44_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n45 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n46 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n47 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n48 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n49 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n61_o : std_logic_vector (60 downto 0);
  signal n62_o : std_logic_vector (50 downto 0);
  signal n63_o : std_logic_vector (50 downto 0);
  signal n64_o : std_logic_vector (53 downto 0);
  signal n65_o : std_logic_vector (53 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n61_o;
  wrap_A_OUT <= n16_o;
  wrap_C_OUT <= n17_o;
  wrap_X_OUT <= n18_o;
  wrap_Y_OUT <= n19_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n62_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n63_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n64_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n65_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_2 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:100:79
  n10_o <= wrap_Y (16 downto 0);
  -- vhdl_source/cordich.vhdl:101:77
  inity_n11 <= inity_o; -- (signal)
  -- vhdl_source/cordich.vhdl:99:8
  inity : entity work.inith_lookup_17_2 port map (
    i => n10_o,
    o => inity_o);
  -- vhdl_source/cordich.vhdl:103:23
  n14_o <= wrap_Y (17);
  -- vhdl_source/cordich.vhdl:107:17
  n15_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:108:19
  n16_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:109:19
  n17_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:110:19
  n18_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:111:19
  n19_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:116:71
  n20_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:117:71
  n21_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:117:83
  n22_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n23_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n24_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n0_stagex_n25 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n0_stagex_n26 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n0_stagex_n27 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n28 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n29 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n20_o,
    a => n21_o,
    c => n22_o,
    x => n23_o,
    y => n24_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n40_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:117:71
  n41_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:117:83
  n42_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:71
  n43_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n44_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n1_stagex_n45 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n1_stagex_n46 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n1_stagex_n47 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n48 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n49 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n40_o,
    a => n41_o,
    c => n42_o,
    x => n43_o,
    y => n44_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  n61_o <= (19 downto 0 => 'Z') & gen1_n1_stagex_n45 & gen1_n0_stagex_n25;
  n62_o <= gen1_n1_stagex_n47 & gen1_n0_stagex_n27 & wrap_C;
  n63_o <= gen1_n1_stagex_n46 & gen1_n0_stagex_n26 & n15_o;
  n64_o <= gen1_n1_stagex_n48 & gen1_n0_stagex_n28 & n9_o & initx_n6;
  n65_o <= gen1_n1_stagex_n49 & gen1_n0_stagex_n29 & n14_o & inity_n11;
end rtl;
