
#Circuit Summary:
#---------------
#number of inputs = 32
#number of outputs = 32
#number of gates = 4800
#number of wires = 4832
#atpg: cputime for reading in circuit ../sample_circuits/c6288.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c6288.ckt: 0.1s 0.1s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c6288.ckt: 0.0s 0.1s
#atpg: cputime for creating dummy nodes ../sample_circuits/c6288.ckt: 0.0s 0.1s
#atpg: cputime for generating fault list ../sample_circuits/c6288.ckt: 0.0s 0.1s
T'01011110011010111000001011000111 0'
T'11000111010111101100101010010001 0'
T'11110101011101011101001010000011 0'
T'11101000010000111010001110100010 0'
T'11110111010111111001111110110101 0'
T'11111100101110001000110101010111 0'
T'11111110001010001000010010111110 0'
T'11111110110110101000001111110011 0'
T'11111111010011101000000100000011 0'
T'11111111110010101000000011010011 0'
T'11111111110010001000000001111001 0'
T'11111111111001101000000000100010 0'
T'11111111111111101000000000010100 0'
T'11111111111110001000000000001100 0'
T'11111111111111001000000000000101 0'
T'11111111111111101000000000000010 0'
T'11111111111111111000000000000001 0'
T'10001100111101011011110111001001 0'
T'10100000001101011110001100010110 0'
T'11111111011011011110000001010000 0'
T'10111001101000101011000111001001 0'
T'10111111001001011001111101100100 0'
T'10111110001000101000110000010111 0'
T'10111111000100101000011001101111 0'
T'10111111110010011000001101100010 0'
T'10111111111001001000000011000111 0'
T'10111111111111101000000000011010 0'
T'10111111111111111000000000001110 0'
T'10111111111111111000000000000111 0'
T'10111111111111110111111111111111 0'
T'11111101011011011111111100111100 0'
T'11111111111111111001111111111111 0'
T'11111111111111111000111111111111 0'
T'11111111111111111000001111111111 0'
T'11111111111111111000000011111111 0'
T'11111111111111111000000000011111 0'
T'11111111111111111000000000000111 0'
T'11101111101000111011110010011111 0'
T'11101111010110001001111010010000 0'
T'11101111100000011000111100101011 0'
T'11101111111100011000011110001011 0'
T'11101111111011011000001111100000 0'
T'11101111111110101000000011110111 0'
T'11101111111111111000000000011111 1'
T'11101111111111111000000000001111 1'
T'10101111111111110111111111111111 0'
T'11111111111111111001111111111111 1'
T'11111111111111111000000000111111 0'
T'01111111111111110111111111111111 0'
T'11111111101110111111111111010110 0'
T'11111111111111111011111111111111 0'
T'11111011111001001001111111111001 0'
T'11111011111111111000000000111111 0'
T'10001011111111110111111111111111 0'
T'11001011111111110111111111111111 0'
T'11111111111111110111111111111111 1'
T'11111111111111111011111111111111 1'
T'11111111111111111000111111111111 1'
T'11111111011111101111111111101110 0'
T'11111111011100011011111111111110 0'
T'11111111111011111001111111111111 0'
T'10000000000001011111111111111111 0'
T'11111111111111111111111111111100 0'
T'11111111111111001111111111111110 0'
T'11111111111111101111111111111101 0'
T'11111111110111111111001111111111 0'
T'10000010001110000111101110000111 0'
T'11011011101010100110010100101100 0'
T'11111101010001011111111101100101 0'
T'11111000011111101111110011011101 0'
T'11111101101100101111101000110001 0'
T'11111110010001101111110101010010 0'
T'11111111001000011111111001101000 0'
T'11111111101111111111111101011111 0'
T'11111111111001001111111110001001 0'
T'11111111111011101111111111000110 0'
T'11111111111101111111111111100101 0'
T'11111110011010001011110111010111 0'
T'11110100011001011001101101100111 0'
T'11111001010011011000100100000101 0'
T'10000111110111110111101111111111 0'
T'10100111111111110111101111111111 0'
T'11111100011001011000000110110010 1'
T'11111111101111001000011000110010 0'
T'11111111111100111000000100010100 0'
T'11111110001011001000001101110101 1'
T'11111111101011111000000101001000 1'
T'11111111100110111000000000100110 0'
T'11111111111111101000000000011010 1'
T'11110100111111101111000101000111 0'
T'11100100000101001110111101101111 1'
T'11101011110111101010011010101110 0'
T'11111100010001111000101010111100 1'
T'11111111101100101000001010010011 0'
T'10111111111110110101111111111111 0'
T'10000000001111100111111111111111 0'
T'10000000011111100111111111111111 0'
T'11111111111111100111111111011111 0'
T'11111011101101111011111100110001 0'
T'11111111111111100111111111111111 0'
T'11111111111111000111111111111110 0'
T'10110101100001011110000110010111 0'
T'11001011001111010111100001010101 0'
T'11111101111000011011101101101111 0'
T'10110000111010111011011011111101 0'
T'10111010101001111001110010111100 0'
T'11111010111101000111100010101000 0'
T'11111001110101111000110011101111 0'
T'11111100101101110111110000001101 0'
T'10111110001101111000011001011010 0'
T'11111110101101000111111001001001 0'
T'11111111111100101000001000101110 1'
T'10111111000010111000001110111000 1'
T'10111111111011001000000001110011 1'
T'11110011110101001111111110111110 0'
T'11111011110111001111000000010101 0'
T'11111111110111111111001111111111 1'
T'11111111111111101111111111111100 1'
T'11111111111101011111111111001100 1'
T'11111111101011101111111011000011 0'
T'11111110010100001111110010100010 1'
T'11111110000100101111110000110111 1'
T'11111101001011001111100000101011 1'
T'11100001110011001110110111110111 0'
T'11111001010101111110111001100010 0'
T'11111111111110111111111111101011 0'
T'11111111111110011111111111101001 0'
T'11111111111110001111111111101101 1'
T'11111111110100111111111100111000 0'
T'11111111100001101111111110100000 0'
T'11111111011101011111111100001001 1'
T'11111110011001001111111111110010 1'
T'11111110100001111111110011000001 0'
T'11111111100011001111100000001000 0'
T'11111000001001101111101000110110 0'
T'11111100000000011111111100001101 1'
T'11111010111001101110110101011001 1'
T'11101000110011101011100001100100 0'
T'11101100110011111111100100100101 0'
T'11000010101110111100111001101101 0'
T'01000100011000101011010000001010 0'
T'11011111000011011101110010010010 0'
T'11101000111111111010011011011101 1'
T'11001001111101011000000110101100 1'
T'10001100111000100111100100011010 1'
T'11110011000001111011110011011011 0'
T'11001100101001011011000010000011 0'
T'10100001111110011110101010000100 1'
T'11111101111100011111111110100101 1'
T'11111011100011011111111111010011 1'
T'11110111110001011111111000001010 1'
T'11101111110001101111111110001100 1'
T'11010010010101001111001000110001 1'
T'10110101101111001110111111111110 1'
T'11111011100110001111111111100001 0'
T'11110111001010001111111000001011 1'
T'11011011010000101111010001111111 1'
T'11100111111000000101111011000100 1'
T'01111111111111111001111111111111 1'
T'11011000010001100111000000110000 1'
T'11101011001111100111010000111111 1'
T'11111101110000110111111100100101 0'
T'11110010011000100111111000101010 0'

#FAULT COVERAGE RESULTS :
#number of test vectors = 163
#total number of gate faults (uncollapsed) = 17376
#total number of detected faults = 16949
#total gate fault coverage = 97.54%
#number of equivalent gate faults (collapsed) = 17312
#number of equivalent detected faults = 16902
#equivalent gate fault coverage = 97.63%

#atpg: cputime for test pattern generation ../sample_circuits/c6288.ckt: 0.8s 0.9s
