
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001112                       # Number of seconds simulated
sim_ticks                                  1111918824                       # Number of ticks simulated
final_tick                               400314060252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 191609                       # Simulator instruction rate (inst/s)
host_op_rate                                   252940                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36680                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379772                       # Number of bytes of host memory used
host_seconds                                 30314.05                       # Real time elapsed on the host
sim_insts                                  5808433992                       # Number of instructions simulated
sim_ops                                    7667623337                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        62848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        63360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::total               235776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       117504                       # Number of bytes written to this memory
system.physmem.bytes_written::total            117504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          491                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1842                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             918                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  918                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1266279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8979073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1496512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     56522112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2877908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18418611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18418611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1496512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     56982577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               212044256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1266279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1496512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2877908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1496512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18879076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         105676779                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              105676779                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         105676779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1266279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8979073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1496512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     56522112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2877908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18418611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18418611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1496512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     56982577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              317721035                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210177                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22260                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        87066                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80006                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21303                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199698                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101309                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        109684                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2422029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.957036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2159735     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27844      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32245      1.33%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17680      0.73%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20340      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11690      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7713      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20665      0.85%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124117      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2422029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078822                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.449919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991448                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       127361                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2084                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41183                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463878                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41183                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995050                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          19497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        98665                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258462                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2050                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2032931                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6803345                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6803345                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          329825                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1926                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15748                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367666                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       201581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       472253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2422029                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.564678                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.257168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1846430     76.23%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       231202      9.55%     85.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124591      5.14%     90.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85785      3.54%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75336      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38689      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9355      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6120      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4521      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2422029                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1313     43.64%     55.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1350     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144782     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21291      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126782      9.27%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74645      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367666                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.512912                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002200                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5162420                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1659593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370675                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27799                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41183                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14508                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1304                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140680                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75412                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187605                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74597                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.504691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342702                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798870                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092640                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.503550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       231095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22209                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2380846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.332433                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1879349     78.94%     78.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232739      9.78%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97570      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58504      2.46%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40162      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26309      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13807      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10785      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21621      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2380846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21621                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3817196                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2957171                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 244444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.666468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.666468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.375028                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.375028                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6068651                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1866102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364675                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          237909                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       198310                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        23336                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        90852                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           85161                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           25145                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1072                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2060826                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1303839                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             237909                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       110306                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               270927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          65956                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        110246                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           129672                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2484437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.019246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2213510     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           16464      0.66%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20397      0.82%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           33188      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13645      0.55%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           18110      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           20663      0.83%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9863      0.40%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          138597      5.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2484437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089222                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488975                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2048740                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       123718                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           269554                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          167                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         42255                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        35883                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1593297                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         42255                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2051262                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           6359                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       111152                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           267165                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6237                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1582752                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents           850                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4264                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2211105                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7355071                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7355071                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1814217                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          396888                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            22491                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       149400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        76356                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          816                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17439                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1543098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1469019                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1750                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       209179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       439209                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2484437                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.591288                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.315495                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1863628     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       281983     11.35%     86.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       115987      4.67%     91.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        65183      2.62%     93.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        87567      3.52%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        27796      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        26942      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        14195      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1156      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2484437                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          10127     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1396     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1319     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1238243     84.29%     84.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19896      1.35%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          180      0.01%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       134663      9.17%     94.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        76037      5.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1469019                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.550922                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              12842                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008742                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5437067                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1752652                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1428073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1481861                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          966                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        31506                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1393                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         42255                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           4828                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          654                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1543467                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       149400                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        76356                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        26752                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1441411                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       131967                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        27608                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              207984                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          203155                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             76017                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.540568                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1428088                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1428073                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           855503                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2298815                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.535566                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372150                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1055238                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1300437                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       243038                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        23364                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2442182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532490                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.350940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1890944     77.43%     77.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       279830     11.46%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       101581      4.16%     93.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        50340      2.06%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45815      1.88%     96.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19469      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        19318      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9168      0.38%     98.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        25717      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2442182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1055238                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1300437                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                192857                       # Number of memory references committed
system.switch_cpus1.commit.loads               117894                       # Number of loads committed
system.switch_cpus1.commit.membars                180                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            188447                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1170896                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        26871                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        25717                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3959940                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3129206                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 182036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1055238                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1300437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1055238                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.526893                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.526893                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395743                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395743                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6482779                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1997993                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1470946                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           360                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          184762                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       150715                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        19624                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        76162                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           70699                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           18492                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          873                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1792434                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1091391                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             184762                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        89191                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               224125                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          61364                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        105705                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           111944                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        19635                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2163300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.613619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.973586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1939175     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11689      0.54%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18944      0.88%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           28337      1.31%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           11817      0.55%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           13785      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           14763      0.68%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10236      0.47%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          114554      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2163300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.069291                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.409301                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1770057                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       128761                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           222401                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1355                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40725                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        29930                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1323487                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1071                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40725                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1774373                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          58371                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        56379                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           219536                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        13907                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1320462                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          782                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2783                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1184                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1807169                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6155664                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6155664                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1487992                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          319131                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          285                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            39472                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       133807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73882                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3693                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14276                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1315929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          285                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1228077                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1981                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       201623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       467021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2163300                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.567687                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.252937                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1639252     75.78%     75.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       213085      9.85%     85.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       117417      5.43%     91.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        77128      3.57%     94.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        70239      3.25%     97.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        21687      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        15563      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5427      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3502      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2163300                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            347     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1234     41.62%     53.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1384     46.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1011144     82.34%     82.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22569      1.84%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          136      0.01%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       121784      9.92%     94.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        72444      5.90%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1228077                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.460562                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2965                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002414                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4624398                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1517902                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1205338                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1231042                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         5777                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        28402                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         4877                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          972                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40725                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          47000                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1583                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1316214                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           28                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       133807                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73882                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          149                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           842                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10745                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        22801                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1209842                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       115206                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18233                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              187520                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          164319                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             72314                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.453724                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1205434                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1205338                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           713425                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1810110                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.452035                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.394134                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       891783                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1087497                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       229601                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        19969                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2122575                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.512348                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.360945                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1681748     79.23%     79.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       209943      9.89%     89.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        87303      4.11%     93.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        44382      2.09%     95.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        33366      1.57%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        19051      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        11685      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9803      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25294      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2122575                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       891783                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1087497                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                174404                       # Number of memory references committed
system.switch_cpus2.commit.loads               105403                       # Number of loads committed
system.switch_cpus2.commit.membars                136                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            151009                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           983222                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        21217                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25294                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3414379                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2674971                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 503173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             891783                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1087497                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       891783                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.990047                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.990047                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.334443                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.334443                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5491652                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1647315                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1253783                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           272                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          194858                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       175050                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17005                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       132407                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          128566                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10689                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          538                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2068156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1109972                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             194858                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       139255                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               246628                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          56571                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         44829                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           126445                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2399079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.515677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.753754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2152451     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           38395      1.60%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18313      0.76%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           37880      1.58%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10678      0.45%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35448      1.48%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5100      0.21%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8574      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           92240      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2399079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073077                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.416270                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2044308                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        69469                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           245936                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          275                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39088                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17266                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1232328                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1668                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39088                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2047355                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          45065                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        15907                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           243092                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8569                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1229554                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1046                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1602252                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5557844                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5557844                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1264004                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          338228                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          156                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            19026                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       230855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        33275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          317                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         7385                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1221276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1131609                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1214                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       244496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       517198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2399079                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.471685                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.081731                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1903211     79.33%     79.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       151449      6.31%     85.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       171482      7.15%     92.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        97120      4.05%     96.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        48704      2.03%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        12597      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        13874      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          345      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          297      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2399079                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1866     57.22%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           787     24.13%     81.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          608     18.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       881767     77.92%     77.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         8166      0.72%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       208855     18.46%     97.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32747      2.89%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1131609                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.424384                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3261                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002882                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4666772                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1465950                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1100346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1134870                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          875                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        51119                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1289                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39088                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          34409                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          992                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1221438                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       230855                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        33275                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           82                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           413                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10650                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        17876                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1116536                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       205591                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        15073                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              238314                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170126                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             32723                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.418731                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1100763                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1100346                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           668196                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1422705                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.412660                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.469666                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       872629                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       974465                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       247022                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16712                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2359991                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.412910                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.282576                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2000646     84.77%     84.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       138965      5.89%     90.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91327      3.87%     94.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        28068      1.19%     95.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        49029      2.08%     97.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         8892      0.38%     98.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5748      0.24%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4950      0.21%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        32366      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2359991                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       872629                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        974465                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                211717                       # Number of memory references committed
system.switch_cpus3.commit.loads               179731                       # Number of loads committed
system.switch_cpus3.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            150371                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           848922                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        32366                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3549099                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2482109                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 267394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             872629                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               974465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       872629                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      3.055678                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.055678                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.327260                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.327260                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5200773                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1426622                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1319383                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2666466                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          194987                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       175175                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        17066                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       132346                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          128477                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           10660                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          525                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2067889                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1110929                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             194987                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       139137                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               246825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          56717                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         42852                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           126504                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        16535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2397117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.516570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.755041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2150292     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           38323      1.60%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18357      0.77%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           37943      1.58%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           10723      0.45%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           35501      1.48%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5187      0.22%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            8434      0.35%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           92357      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2397117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073126                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.416630                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2043925                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        67606                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           246157                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          254                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39172                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        17279                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1233560                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1671                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39172                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2046975                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          43919                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15247                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           243251                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8550                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1230782                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           955                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6783                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1604460                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5563934                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5563934                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1264256                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          340204                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            19006                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       230707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        33300                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          295                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         7404                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1222469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1132144                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1169                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       245517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       519809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2397117                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.472294                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.082545                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1901244     79.31%     79.31% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       151138      6.30%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       171676      7.16%     92.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        97367      4.06%     96.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        48491      2.02%     98.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        12542      0.52%     99.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        14032      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          329      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          298      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2397117                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           1900     57.70%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           783     23.78%     81.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          610     18.52%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       882476     77.95%     77.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         8177      0.72%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       208628     18.43%     97.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        32789      2.90%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1132144                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.424586                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3293                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002909                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4665867                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1468166                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1100833                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1135437                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          877                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        50911                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1314                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39172                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          33233                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1019                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1222634                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       230707                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        33300                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           448                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        17997                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1116917                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       205399                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        15227                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              238164                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          170148                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             32765                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.418875                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1101196                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1100833                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           668428                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1424685                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.412843                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.469176                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       872843                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       974679                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       248010                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        16773                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2357945                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.413360                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.283785                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1998835     84.77%     84.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       138632      5.88%     90.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91448      3.88%     94.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        28022      1.19%     95.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        49010      2.08%     97.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5         8815      0.37%     98.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         5786      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         4922      0.21%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        32475      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2357945                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       872843                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        974679                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                211782                       # Number of memory references committed
system.switch_cpus4.commit.loads               179796                       # Number of loads committed
system.switch_cpus4.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            150407                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           849100                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        32475                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3548146                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2484578                       # The number of ROB writes
system.switch_cpus4.timesIdled                  48232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 269349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             872843                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               974679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       872843                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      3.054921                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                3.054921                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.327341                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.327341                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5202478                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1427470                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1320295                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          183872                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       149810                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        19736                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        76201                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           70187                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           18448                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          888                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1787888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1087973                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             183872                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        88635                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               223239                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          61423                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        103452                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           111847                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2155558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.613908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.974361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1932319     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11680      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18641      0.86%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           28121      1.30%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11856      0.55%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           13837      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           14573      0.68%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10306      0.48%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          114225      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2155558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.068957                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.408020                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1765246                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       126767                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           221575                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1302                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         40667                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        29930                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1319441                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         40667                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1769614                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          51850                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        60612                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           218563                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14243                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1316532                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          879                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2491                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7191                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1415                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1801774                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6137845                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6137845                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1483895                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          317879                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          287                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          151                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            39929                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       133573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        73557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3638                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14221                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1312102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1224865                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2101                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       200817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       463615                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2155558                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.568236                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.253410                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1632734     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       212787      9.87%     85.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       117090      5.43%     91.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        76806      3.56%     94.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        70062      3.25%     97.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        21668      1.01%     98.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        15508      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5380      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3523      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2155558                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            353     11.83%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1257     42.14%     53.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1373     46.03%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1008579     82.34%     82.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        22540      1.84%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          136      0.01%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       121474      9.92%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        72136      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1224865                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.459358                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2983                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002435                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4610372                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1513272                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1202373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1227848                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         5819                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        28419                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         4704                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          944                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         40667                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          40098                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1312389                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           33                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       133573                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        73557                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          151                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10715                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        22864                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1206922                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       115045                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17943                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              187065                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          163651                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             72020                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.452629                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1202492                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1202373                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           711869                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1806024                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.450923                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394164                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       889434                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1084613                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       228697                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20085                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2114891                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.512846                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.361913                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1675441     79.22%     79.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       209297      9.90%     89.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        86872      4.11%     93.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        44286      2.09%     95.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        33233      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        19061      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        11720      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9691      0.46%     98.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        25290      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2114891                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       889434                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1084613                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                174007                       # Number of memory references committed
system.switch_cpus5.commit.loads               105154                       # Number of loads committed
system.switch_cpus5.commit.membars                136                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            150579                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           980651                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        21164                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        25290                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3402911                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2667299                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 510915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             889434                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1084613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       889434                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.997944                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.997944                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.333562                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.333562                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5479436                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1643337                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1249960                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           272                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          217156                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       177750                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22968                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        88112                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           83134                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21897                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1060                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2084541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1215468                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             217156                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       105031                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               252216                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          63643                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         56378                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           129058                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        22819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2433524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.613461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2181308     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11565      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18241      0.75%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           24524      1.01%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           25998      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           22010      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           11641      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           18532      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          119705      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2433524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081439                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.455834                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2063386                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        77967                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           251612                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          371                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40181                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        35486                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1489554                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40181                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2069409                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          13927                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        50777                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           245973                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        13248                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1488282                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1699                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2077327                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6919435                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6919435                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1767760                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          309567                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            41427                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       140069                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        74706                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          836                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16677                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1485430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1400380                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          397                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       183020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       443460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2433524                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575454                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268378                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1842447     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       241796      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       122993      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        93745      3.85%     94.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        73555      3.02%     97.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        29228      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18664      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         9749      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1347      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2433524                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            293     11.90%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           903     36.68%     48.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1266     51.42%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1178326     84.14%     84.14% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20796      1.49%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       126791      9.05%     94.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        74293      5.31%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1400380                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.525181                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2462                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001758                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5237143                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1668824                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1377290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1402842                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2761                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        25113                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1539                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40181                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          10989                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1180                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1485794                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       140069                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        74706                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1001                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        26118                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1379444                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       119210                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20936                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              193478                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          195481                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             74268                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.517329                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1377369                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1377290                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           791495                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2133216                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.516521                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371034                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1030743                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1268404                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       217399                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        23034                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2393343                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529972                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.377638                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1873182     78.27%     78.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       257641     10.76%     89.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        97738      4.08%     93.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        46212      1.93%     95.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        38622      1.61%     96.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        22699      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        20252      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8820      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        28177      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2393343                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1030743                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1268404                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                188123                       # Number of memory references committed
system.switch_cpus6.commit.loads               114956                       # Number of loads committed
system.switch_cpus6.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            182857                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1142880                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        26135                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        28177                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3850956                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3011795                       # The number of ROB writes
system.switch_cpus6.timesIdled                  33365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 232949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1030743                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1268404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1030743                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.586943                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.586943                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.386557                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.386557                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6206248                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1920156                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1380353                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2666429                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          217097                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       177698                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22957                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        88098                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           83112                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21890                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1059                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2083933                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1215119                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             217097                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       105002                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               252142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63607                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         55606                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           129020                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22808                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2432045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2179903     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11563      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18236      0.75%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           24508      1.01%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           26000      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           22002      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11638      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18527      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          119668      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2432045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081419                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.455710                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2062786                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        77187                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           251536                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          373                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         40156                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35479                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1489117                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         40156                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2068805                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          13904                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        50024                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           245904                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13243                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1487854                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1698                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5870                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2076730                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6917443                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6917443                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1767271                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          309323                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            41413                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       140028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        74683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          835                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        16671                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1485008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1399972                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          401                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       182901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       443118                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2432045                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575636                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268526                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1841135     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       241734      9.94%     85.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122945      5.06%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        93739      3.85%     94.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        73504      3.02%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        29246      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18657      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9737      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1348      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2432045                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            291     11.83%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           903     36.71%     48.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1266     51.46%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1177994     84.14%     84.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20785      1.48%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       126748      9.05%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        74271      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1399972                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525036                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2460                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001757                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5234850                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1668283                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1376886                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1402432                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2757                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        25102                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1535                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         40156                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10986                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1485372                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       140028                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        74683                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           993                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13576                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26104                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1379041                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       119166                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20931                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              193411                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          195430                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             74245                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.517186                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1376965                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1376886                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           791262                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2132572                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.516378                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1030457                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1268039                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       217243                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23023                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2391889                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.530141                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377821                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1871869     78.26%     78.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       257575     10.77%     89.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        97713      4.09%     93.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        46197      1.93%     95.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        38619      1.61%     96.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22687      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        20240      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8816      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        28173      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2391889                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1030457                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1268039                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                188057                       # Number of memory references committed
system.switch_cpus7.commit.loads               114917                       # Number of loads committed
system.switch_cpus7.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            182810                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1142545                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26126                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        28173                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3848985                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3010829                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 234384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1030457                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1268039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1030457                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.587618                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.587618                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.386456                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.386456                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6204399                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1919597                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1379949                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           352                       # number of misc regfile writes
system.l20.replacements                           150                       # number of replacements
system.l20.tagsinuse                      4094.524669                       # Cycle average of tags in use
system.l20.total_refs                          260982                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          257.504029                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    23.209262                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    72.181358                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3741.630020                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.017622                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.913484                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          447                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l20.Writeback_hits::total                  249                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          450                       # number of demand (read+write) hits
system.l20.demand_hits::total                     451                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          450                       # number of overall hits
system.l20.overall_hits::total                    451                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          126                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.l20.demand_misses::total                   150                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.l20.overall_misses::total                  150                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     24547447                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     63938120                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       88485567                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     24547447                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     63938120                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        88485567                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     24547447                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     63938120                       # number of overall miss cycles
system.l20.overall_miss_latency::total       88485567                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          576                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          576                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.219895                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.218750                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.218750                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1022810.291667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 507445.396825                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 589903.780000                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1022810.291667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 507445.396825                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 589903.780000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1022810.291667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 507445.396825                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 589903.780000                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  92                       # number of writebacks
system.l20.writebacks::total                       92                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          126                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          126                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     22823426                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     54888839                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     77712265                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     22823426                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     54888839                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     77712265                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     22823426                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     54888839                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     77712265                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 950976.083333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 435625.706349                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 518081.766667                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 950976.083333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 435625.706349                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 518081.766667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 950976.083333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 435625.706349                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 518081.766667                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                            90                       # number of replacements
system.l21.tagsinuse                      4095.834949                       # Cycle average of tags in use
system.l21.total_refs                          181609                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l21.avg_refs                         43.384854                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          136.265934                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.767276                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    38.226359                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3910.575380                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.033268                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002629                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009333                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.954730                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999960                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          296                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    296                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             100                       # number of Writeback hits
system.l21.Writeback_hits::total                  100                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          296                       # number of demand (read+write) hits
system.l21.demand_hits::total                     296                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          296                       # number of overall hits
system.l21.overall_hits::total                    296                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           78                       # number of ReadReq misses
system.l21.ReadReq_misses::total                   89                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           78                       # number of demand (read+write) misses
system.l21.demand_misses::total                    89                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           78                       # number of overall misses
system.l21.overall_misses::total                   89                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5633799                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     34728871                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       40362670                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5633799                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     34728871                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        40362670                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5633799                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     34728871                       # number of overall miss cycles
system.l21.overall_miss_latency::total       40362670                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          374                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                385                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          100                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              100                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          374                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 385                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          374                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                385                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.208556                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.231169                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.208556                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.231169                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.208556                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.231169                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 512163.545455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 445241.935897                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 453513.146067                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 512163.545455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 445241.935897                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 453513.146067                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 512163.545455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 445241.935897                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 453513.146067                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  57                       # number of writebacks
system.l21.writebacks::total                       57                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           78                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total              89                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           78                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total               89                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           78                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total              89                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4838618                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     29094242                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     33932860                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4838618                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     29094242                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     33932860                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4838618                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     29094242                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     33932860                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.208556                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.231169                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.208556                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.231169                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.208556                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.231169                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 439874.363636                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 373003.102564                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 381268.089888                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 439874.363636                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 373003.102564                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 381268.089888                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 439874.363636                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 373003.102564                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 381268.089888                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           508                       # number of replacements
system.l22.tagsinuse                      4090.262235                       # Cycle average of tags in use
system.l22.total_refs                          318372                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4600                       # Sample count of references to valid blocks.
system.l22.avg_refs                         69.211304                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          309.449722                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.594205                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   218.402204                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst                    1                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3548.816104                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.075549                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003075                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.053321                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000244                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.866410                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998599                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          508                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    508                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             507                       # number of Writeback hits
system.l22.Writeback_hits::total                  507                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          508                       # number of demand (read+write) hits
system.l22.demand_hits::total                     508                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          508                       # number of overall hits
system.l22.overall_hits::total                    508                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          442                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  455                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           49                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 49                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          491                       # number of demand (read+write) misses
system.l22.demand_misses::total                   504                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          491                       # number of overall misses
system.l22.overall_misses::total                  504                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6555730                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    245001941                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      251557671                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data     20850180                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total     20850180                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6555730                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    265852121                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       272407851                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6555730                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    265852121                       # number of overall miss cycles
system.l22.overall_miss_latency::total      272407851                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          950                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                963                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          507                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              507                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           49                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          999                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                1012                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          999                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               1012                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.465263                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.472482                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.491491                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.498024                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.491491                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.498024                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 504286.923077                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 554303.033937                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 552874.002198                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 425513.877551                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 425513.877551                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 504286.923077                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 541450.348269                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 540491.767857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 504286.923077                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 541450.348269                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 540491.767857                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 301                       # number of writebacks
system.l22.writebacks::total                      301                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          442                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             455                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           49                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            49                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          491                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              504                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          491                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             504                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5622330                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    213266341                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    218888671                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data     17331980                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total     17331980                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5622330                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    230598321                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    236220651                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5622330                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    230598321                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    236220651                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.465263                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.472482                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.491491                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.498024                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.491491                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.498024                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 432486.923077                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 482503.033937                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 481074.002198                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 353713.877551                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 353713.877551                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 432486.923077                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 469650.348269                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 468691.767857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 432486.923077                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 469650.348269                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 468691.767857                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           185                       # number of replacements
system.l23.tagsinuse                      4095.719978                       # Cycle average of tags in use
system.l23.total_refs                           75398                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4281                       # Sample count of references to valid blocks.
system.l23.avg_refs                         17.612240                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.290953                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.025984                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    91.151339                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3903.251701                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019114                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005622                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.022254                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.952942                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999932                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          410                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    411                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              65                       # number of Writeback hits
system.l23.Writeback_hits::total                   65                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          413                       # number of demand (read+write) hits
system.l23.demand_hits::total                     414                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          413                       # number of overall hits
system.l23.overall_hits::total                    414                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           25                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          160                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  185                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           25                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          160                       # number of demand (read+write) misses
system.l23.demand_misses::total                   185                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           25                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          160                       # number of overall misses
system.l23.overall_misses::total                  185                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     22802526                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     73269391                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       96071917                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     22802526                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     73269391                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        96071917                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     22802526                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     73269391                       # number of overall miss cycles
system.l23.overall_miss_latency::total       96071917                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           26                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          570                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                596                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           65                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               65                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           26                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          573                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 599                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           26                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          573                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                599                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.280702                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.310403                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.279232                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.308848                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.279232                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.308848                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 912101.040000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 457933.693750                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 519307.659459                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 912101.040000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 457933.693750                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 519307.659459                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 912101.040000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 457933.693750                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 519307.659459                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  33                       # number of writebacks
system.l23.writebacks::total                       33                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           25                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          160                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             185                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           25                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          160                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              185                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           25                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          160                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             185                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     21005262                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     61772098                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     82777360                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     21005262                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     61772098                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     82777360                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     21005262                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     61772098                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     82777360                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.280702                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.310403                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.279232                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.308848                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.279232                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.308848                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 840210.480000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 386075.612500                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 447445.189189                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 840210.480000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 386075.612500                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 447445.189189                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 840210.480000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 386075.612500                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 447445.189189                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           184                       # number of replacements
system.l24.tagsinuse                      4095.711085                       # Cycle average of tags in use
system.l24.total_refs                           75394                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4280                       # Sample count of references to valid blocks.
system.l24.avg_refs                         17.615421                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.281616                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    22.068602                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    91.185287                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3904.175580                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019112                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005388                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.022262                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.953168                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999929                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          408                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    409                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              63                       # number of Writeback hits
system.l24.Writeback_hits::total                   63                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          411                       # number of demand (read+write) hits
system.l24.demand_hits::total                     412                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          411                       # number of overall hits
system.l24.overall_hits::total                    412                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           24                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          160                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  184                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           24                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          160                       # number of demand (read+write) misses
system.l24.demand_misses::total                   184                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           24                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          160                       # number of overall misses
system.l24.overall_misses::total                  184                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     14652414                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     71267989                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       85920403                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     14652414                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     71267989                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        85920403                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     14652414                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     71267989                       # number of overall miss cycles
system.l24.overall_miss_latency::total       85920403                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           25                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          568                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                593                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           63                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               63                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           25                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          571                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 596                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           25                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          571                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                596                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.281690                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.310287                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.280210                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.308725                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.280210                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.308725                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 610517.250000                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 445424.931250                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 466958.711957                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 610517.250000                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 445424.931250                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 466958.711957                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 610517.250000                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 445424.931250                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 466958.711957                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  33                       # number of writebacks
system.l24.writebacks::total                       33                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           24                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          160                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             184                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           24                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          160                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              184                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           24                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          160                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             184                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     12929214                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     59775465                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     72704679                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     12929214                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     59775465                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     72704679                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     12929214                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     59775465                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     72704679                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.281690                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.310287                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.280210                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.308725                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.280210                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.308725                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 538717.250000                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 373596.656250                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 395134.125000                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 538717.250000                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 373596.656250                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 395134.125000                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 538717.250000                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 373596.656250                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 395134.125000                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           511                       # number of replacements
system.l25.tagsinuse                      4090.645666                       # Cycle average of tags in use
system.l25.total_refs                          318375                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4604                       # Sample count of references to valid blocks.
system.l25.avg_refs                         69.151825                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          309.647309                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.600537                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   221.664438                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.inst                    1                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3545.733382                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.075597                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003076                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.054117                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.inst            0.000244                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.865658                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998693                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          510                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    510                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             507                       # number of Writeback hits
system.l25.Writeback_hits::total                  507                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            1                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.data          511                       # number of demand (read+write) hits
system.l25.demand_hits::total                     511                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          511                       # number of overall hits
system.l25.overall_hits::total                    511                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          447                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  460                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           48                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 48                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          495                       # number of demand (read+write) misses
system.l25.demand_misses::total                   508                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          495                       # number of overall misses
system.l25.overall_misses::total                  508                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      8208010                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    251236704                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      259444714                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     20881745                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     20881745                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      8208010                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    272118449                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       280326459                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      8208010                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    272118449                       # number of overall miss cycles
system.l25.overall_miss_latency::total      280326459                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          957                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                970                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          507                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              507                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           49                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         1006                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                1019                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         1006                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               1019                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.467085                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.474227                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.979592                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.979592                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.492048                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.498528                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.492048                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.498528                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 631385.384615                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 562050.791946                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 564010.247826                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 435036.354167                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 435036.354167                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 631385.384615                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 549734.240404                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 551823.738189                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 631385.384615                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 549734.240404                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 551823.738189                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 302                       # number of writebacks
system.l25.writebacks::total                      302                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          447                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             460                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           48                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            48                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          495                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              508                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          495                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             508                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      7274610                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    219136600                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    226411210                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     17434674                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     17434674                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      7274610                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    236571274                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    243845884                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      7274610                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    236571274                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    243845884                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.467085                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.474227                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.979592                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.979592                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.492048                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.498528                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.492048                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.498528                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 559585.384615                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 490238.478747                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 492198.282609                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 363222.375000                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 363222.375000                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 559585.384615                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 477921.765657                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 480011.582677                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 559585.384615                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 477921.765657                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 480011.582677                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           111                       # number of replacements
system.l26.tagsinuse                      4095.726416                       # Cycle average of tags in use
system.l26.total_refs                          193719                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l26.avg_refs                         46.079686                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           91.633288                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    14.821674                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    39.861896                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3949.409558                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.022371                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003619                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.009732                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.964211                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999933                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          322                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    323                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l26.Writeback_hits::total                  102                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          325                       # number of demand (read+write) hits
system.l26.demand_hits::total                     326                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          325                       # number of overall hits
system.l26.overall_hits::total                    326                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           84                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           84                       # number of demand (read+write) misses
system.l26.demand_misses::total                   111                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           84                       # number of overall misses
system.l26.overall_misses::total                  111                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     27543108                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     47914358                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       75457466                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     27543108                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     47914358                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        75457466                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     27543108                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     47914358                       # number of overall miss cycles
system.l26.overall_miss_latency::total       75457466                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          406                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                434                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          409                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 437                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          409                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                437                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.206897                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.255760                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.205379                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.254005                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.205379                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.254005                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1020115.111111                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 570409.023810                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 679796.990991                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1020115.111111                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 570409.023810                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 679796.990991                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1020115.111111                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 570409.023810                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 679796.990991                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  50                       # number of writebacks
system.l26.writebacks::total                       50                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           84                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           84                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           84                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     25602868                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     41880068                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     67482936                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     25602868                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     41880068                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     67482936                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     25602868                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     41880068                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     67482936                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.206897                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.255760                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.205379                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.254005                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.205379                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.254005                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 948254.370370                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 498572.238095                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 607954.378378                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 948254.370370                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 498572.238095                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 607954.378378                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 948254.370370                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 498572.238095                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 607954.378378                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           111                       # number of replacements
system.l27.tagsinuse                      4095.726524                       # Cycle average of tags in use
system.l27.total_refs                          193719                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l27.avg_refs                         46.079686                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           91.633426                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    14.819778                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    39.841796                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3949.431524                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.022371                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003618                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.009727                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.964217                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999933                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          322                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    323                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l27.Writeback_hits::total                  102                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          325                       # number of demand (read+write) hits
system.l27.demand_hits::total                     326                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          325                       # number of overall hits
system.l27.overall_hits::total                    326                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           84                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           84                       # number of demand (read+write) misses
system.l27.demand_misses::total                   111                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           84                       # number of overall misses
system.l27.overall_misses::total                  111                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30821173                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     47666599                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       78487772                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30821173                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     47666599                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        78487772                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30821173                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     47666599                       # number of overall miss cycles
system.l27.overall_miss_latency::total       78487772                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          406                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                434                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          409                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 437                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          409                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                437                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206897                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.255760                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205379                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.254005                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205379                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.254005                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1141524.925926                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 567459.511905                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 707097.045045                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1141524.925926                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 567459.511905                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 707097.045045                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1141524.925926                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 567459.511905                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 707097.045045                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  50                       # number of writebacks
system.l27.writebacks::total                       50                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           84                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           84                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           84                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28882078                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     41633815                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     70515893                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28882078                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     41633815                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     70515893                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28882078                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     41633815                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     70515893                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206897                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.255760                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205379                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.254005                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205379                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.254005                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1069706.592593                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 495640.654762                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 635278.315315                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1069706.592593                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 495640.654762                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 635278.315315                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1069706.592593                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 495640.654762                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 635278.315315                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.169696                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133150                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.564103                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.169696                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038733                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125188                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125188                       # number of overall hits
system.cpu0.icache.overall_hits::total         125188                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     38855606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38855606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     38855606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38855606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     38855606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38855606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1022515.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1022515.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1022515.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1022515.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1022515.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1022515.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     24819472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24819472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     24819472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24819472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     24819472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24819472                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 992778.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 992778.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 992778.880000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 992778.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 992778.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 992778.880000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   576                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203603                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              142071.638221                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.212116                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.787884                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.715672                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.284328                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72615                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159502                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159502                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159502                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           81                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2017                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    412611724                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    412611724                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    452101157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    452101157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    452101157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    452101157                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 213125.890496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 213125.890496                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 224145.343084                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 224145.343084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 224145.343084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 224145.343084                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       107868                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       107868                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu0.dcache.writebacks::total              249                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          576                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     94268524                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     94268524                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     94460824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     94460824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     94460824                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     94460824                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164517.493892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164517.493892                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               465.766561                       # Cycle average of tags in use
system.cpu1.icache.total_refs               753005908                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1615892.506438                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.766561                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017254                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.746421                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       129656                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         129656                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       129656                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          129656                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       129656                       # number of overall hits
system.cpu1.icache.overall_hits::total         129656                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7523972                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7523972                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7523972                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7523972                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7523972                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7523972                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       129672                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       129672                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       129672                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       129672                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       129672                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       129672                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000123                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000123                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 470248.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 470248.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 470248.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 470248.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 470248.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 470248.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5725099                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5725099                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5725099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5725099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5725099                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5725099                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 520463.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 520463.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 520463.545455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 520463.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 520463.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 520463.545455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   374                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               109338224                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   630                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              173552.736508                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   130.781349                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   125.218651                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.510865                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.489135                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       101375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         101375                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        74603                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         74603                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          187                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          180                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       175978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          175978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       175978                       # number of overall hits
system.cpu1.dcache.overall_hits::total         175978                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          967                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          967                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           967                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          967                       # number of overall misses
system.cpu1.dcache.overall_misses::total          967                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    142958246                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    142958246                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    142958246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    142958246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    142958246                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    142958246                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       102342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       102342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        74603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        74603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       176945                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       176945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       176945                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       176945                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009449                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005465                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005465                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005465                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005465                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 147836.862461                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 147836.862461                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 147836.862461                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 147836.862461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 147836.862461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 147836.862461                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu1.dcache.writebacks::total              100                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          593                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          593                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          374                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          374                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     54679904                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     54679904                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     54679904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     54679904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     54679904                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     54679904                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002114                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002114                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146202.951872                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 146202.951872                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 146202.951872                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 146202.951872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 146202.951872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 146202.951872                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.593365                       # Cycle average of tags in use
system.cpu2.icache.total_refs               753303774                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1497621.817097                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.593365                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020182                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805438                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       111930                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         111930                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       111930                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          111930                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       111930                       # number of overall hits
system.cpu2.icache.overall_hits::total         111930                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7009505                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7009505                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7009505                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7009505                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7009505                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7009505                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       111944                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       111944                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       111944                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       111944                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       111944                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       111944                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000125                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000125                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 500678.928571                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 500678.928571                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 500678.928571                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 500678.928571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 500678.928571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 500678.928571                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6664153                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6664153                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6664153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6664153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6664153                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6664153                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 512627.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 512627.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 512627.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 512627.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 512627.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 512627.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   999                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               125519093                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1255                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              100015.213546                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   188.398464                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    67.601536                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.735932                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.264068                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        84543                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          84543                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68231                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68231                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          141                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          141                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          136                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       152774                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          152774                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       152774                       # number of overall hits
system.cpu2.dcache.overall_hits::total         152774                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2371                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2371                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          409                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          409                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2780                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2780                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2780                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2780                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    776038068                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    776038068                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    172119107                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    172119107                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    948157175                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    948157175                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    948157175                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    948157175                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        86914                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        86914                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       155554                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       155554                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       155554                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       155554                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.027280                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.027280                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005959                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005959                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017872                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017872                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017872                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017872                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 327304.119781                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 327304.119781                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 420829.112469                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 420829.112469                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 341063.732014                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 341063.732014                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 341063.732014                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 341063.732014                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          507                       # number of writebacks
system.cpu2.dcache.writebacks::total              507                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1421                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1421                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          360                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          360                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1781                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1781                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1781                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1781                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          950                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          950                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           49                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          999                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          999                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          999                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          999                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    282620863                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    282620863                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     21256880                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     21256880                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    303877743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    303877743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    303877743                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    303877743                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.010930                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010930                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000714                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000714                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006422                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006422                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006422                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006422                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 297495.645263                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 297495.645263                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 433813.877551                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 433813.877551                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 304181.924925                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 304181.924925                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 304181.924925                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 304181.924925                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               549.025045                       # Cycle average of tags in use
system.cpu3.icache.total_refs               646509973                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1171213.719203                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    23.909075                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.115970                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.038316                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841532                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.879848                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       126412                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         126412                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       126412                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          126412                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       126412                       # number of overall hits
system.cpu3.icache.overall_hits::total         126412                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.cpu3.icache.overall_misses::total           33                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     25042775                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     25042775                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     25042775                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     25042775                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     25042775                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     25042775                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       126445                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       126445                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       126445                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       126445                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       126445                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       126445                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 758871.969697                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 758871.969697                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 758871.969697                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 758871.969697                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 758871.969697                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 758871.969697                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     23090089                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     23090089                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     23090089                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     23090089                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     23090089                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     23090089                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 888080.346154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 888080.346154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 888080.346154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 888080.346154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 888080.346154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 888080.346154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   573                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151270776                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   829                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              182473.794934                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   152.487195                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   103.512805                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.595653                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.404347                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       189199                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         189199                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        31811                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           77                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           76                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       221010                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          221010                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       221010                       # number of overall hits
system.cpu3.dcache.overall_hits::total         221010                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1921                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1921                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1936                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1936                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1936                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1936                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    442619810                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    442619810                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1230609                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1230609                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    443850419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    443850419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    443850419                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    443850419                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       191120                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       191120                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       222946                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       222946                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       222946                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       222946                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010051                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010051                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008684                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008684                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008684                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008684                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 230411.145237                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 230411.145237                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82040.600000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82040.600000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 229261.580062                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 229261.580062                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 229261.580062                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 229261.580062                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           65                       # number of writebacks
system.cpu3.dcache.writebacks::total               65                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1351                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1351                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1363                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1363                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          570                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          570                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          573                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          573                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          573                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          573                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    101530879                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    101530879                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       194640                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       194640                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    101725519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    101725519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    101725519                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    101725519                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002570                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002570                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002570                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002570                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 178124.349123                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 178124.349123                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64880                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64880                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 177531.446771                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 177531.446771                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 177531.446771                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 177531.446771                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               548.068036                       # Cycle average of tags in use
system.cpu4.icache.total_refs               646510032                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1173339.441016                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    22.951152                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.116885                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.036781                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841533                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.878314                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       126471                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         126471                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       126471                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          126471                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       126471                       # number of overall hits
system.cpu4.icache.overall_hits::total         126471                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.cpu4.icache.overall_misses::total           33                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     18593838                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     18593838                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     18593838                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     18593838                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     18593838                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     18593838                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       126504                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       126504                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       126504                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       126504                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       126504                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       126504                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000261                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000261                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 563449.636364                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 563449.636364                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 563449.636364                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 563449.636364                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 563449.636364                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 563449.636364                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           25                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           25                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           25                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     14929384                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     14929384                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     14929384                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     14929384                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     14929384                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     14929384                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 597175.360000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 597175.360000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 597175.360000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 597175.360000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 597175.360000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 597175.360000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   571                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               151270645                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   827                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              182914.927449                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   152.380849                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   103.619151                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.595238                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.404762                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       189064                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         189064                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        31815                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         31815                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           77                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           76                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       220879                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          220879                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       220879                       # number of overall hits
system.cpu4.dcache.overall_hits::total         220879                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1915                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1915                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           11                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1926                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1926                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1926                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1926                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    434347893                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    434347893                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       936861                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       936861                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    435284754                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    435284754                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    435284754                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    435284754                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       190979                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       190979                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       222805                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       222805                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       222805                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       222805                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010027                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010027                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000346                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000346                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008644                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008644                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008644                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008644                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 226813.521149                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 226813.521149                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85169.181818                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85169.181818                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 226004.545171                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 226004.545171                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 226004.545171                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 226004.545171                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           63                       # number of writebacks
system.cpu4.dcache.writebacks::total               63                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1347                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1347                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            8                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1355                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1355                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1355                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1355                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          568                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          568                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          571                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          571                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          571                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          571                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     99325380                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     99325380                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     99517680                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     99517680                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     99517680                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     99517680                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002974                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002974                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002563                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002563                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002563                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002563                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 174868.626761                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 174868.626761                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 174286.654991                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 174286.654991                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 174286.654991                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 174286.654991                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               502.599698                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753303677                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1497621.624254                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.599698                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.805448                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       111833                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         111833                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       111833                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          111833                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       111833                       # number of overall hits
system.cpu5.icache.overall_hits::total         111833                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.cpu5.icache.overall_misses::total           14                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8669623                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8669623                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8669623                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8669623                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8669623                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8669623                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       111847                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       111847                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       111847                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       111847                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       111847                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       111847                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000125                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000125                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 619258.785714                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 619258.785714                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 619258.785714                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 619258.785714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 619258.785714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 619258.785714                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      8316352                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      8316352                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      8316352                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      8316352                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      8316352                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      8316352                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 639719.384615                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 639719.384615                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 639719.384615                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 639719.384615                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 639719.384615                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 639719.384615                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1006                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125518797                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1262                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              99460.219493                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   190.187264                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    65.812736                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.742919                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.257081                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        84423                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          84423                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        68054                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         68054                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          142                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          136                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       152477                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          152477                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       152477                       # number of overall hits
system.cpu5.dcache.overall_hits::total         152477                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2387                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2387                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          438                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2825                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2825                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2825                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2825                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    770557981                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    770557981                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    191499090                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    191499090                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    962057071                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    962057071                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    962057071                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    962057071                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        86810                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        86810                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        68492                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        68492                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       155302                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       155302                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       155302                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       155302                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.027497                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.027497                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006395                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006395                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.018190                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018190                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.018190                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018190                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 322814.403435                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 322814.403435                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 437212.534247                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 437212.534247                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 340551.175575                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 340551.175575                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 340551.175575                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 340551.175575                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          507                       # number of writebacks
system.cpu5.dcache.writebacks::total              507                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1430                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1430                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          389                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          389                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1819                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1819                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1819                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1819                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          957                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          957                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           49                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1006                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1006                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    288977067                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    288977067                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     21344245                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     21344245                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    310321312                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    310321312                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    310321312                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    310321312                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011024                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011024                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000715                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000715                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006478                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006478                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006478                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006478                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 301961.407524                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 301961.407524                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 435596.836735                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 435596.836735                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 308470.489066                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 308470.489066                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 308470.489066                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 308470.489066                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               489.911070                       # Cycle average of tags in use
system.cpu6.icache.total_refs               749562960                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1490184.811133                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.911070                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023896                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.785114                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       129017                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         129017                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       129017                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          129017                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       129017                       # number of overall hits
system.cpu6.icache.overall_hits::total         129017                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.cpu6.icache.overall_misses::total           41                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     34053907                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     34053907                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     34053907                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     34053907                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     34053907                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     34053907                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       129058                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       129058                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       129058                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       129058                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       129058                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       129058                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000318                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000318                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000318                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000318                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000318                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000318                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 830583.097561                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 830583.097561                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 830583.097561                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 830583.097561                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 830583.097561                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 830583.097561                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     27836655                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     27836655                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     27836655                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     27836655                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     27836655                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     27836655                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 994166.250000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 994166.250000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 994166.250000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 994166.250000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 994166.250000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 994166.250000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   409                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               113240277                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   665                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              170286.130827                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   140.347941                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   115.652059                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.548234                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.451766                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        87592                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          87592                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        72809                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         72809                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          177                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          176                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       160401                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          160401                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       160401                       # number of overall hits
system.cpu6.dcache.overall_hits::total         160401                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1290                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1290                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           16                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1306                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1306                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1306                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1306                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    232035175                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    232035175                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1268352                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1268352                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    233303527                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    233303527                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    233303527                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    233303527                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        88882                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        88882                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        72825                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        72825                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       161707                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       161707                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       161707                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       161707                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.014514                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014514                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000220                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008076                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008076                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008076                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008076                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 179872.228682                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 179872.228682                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data        79272                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        79272                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 178639.760337                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 178639.760337                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 178639.760337                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 178639.760337                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu6.dcache.writebacks::total              102                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          884                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          897                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          897                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          897                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          897                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          406                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          409                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          409                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     69590254                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     69590254                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     69782554                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     69782554                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     69782554                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     69782554                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004568                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004568                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002529                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002529                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002529                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 171404.566502                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 171404.566502                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 170617.491443                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 170617.491443                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 170617.491443                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 170617.491443                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               489.909139                       # Cycle average of tags in use
system.cpu7.icache.total_refs               749562929                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1490184.749503                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    14.909139                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.023893                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.785111                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       128986                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         128986                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       128986                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          128986                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       128986                       # number of overall hits
system.cpu7.icache.overall_hits::total         128986                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.cpu7.icache.overall_misses::total           34                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34014118                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34014118                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34014118                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34014118                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34014118                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34014118                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       129020                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       129020                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       129020                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       129020                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       129020                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       129020                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1000415.235294                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1000415.235294                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1000415.235294                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1000415.235294                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1000415.235294                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1000415.235294                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31114591                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31114591                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31114591                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31114591                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31114591                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31114591                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1111235.392857                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1111235.392857                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1111235.392857                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1111235.392857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1111235.392857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1111235.392857                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   407                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               113240223                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   663                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              170799.733032                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   140.284876                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   115.715124                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.547988                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.452012                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        87565                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          87565                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        72782                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         72782                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          177                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          176                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       160347                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          160347                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       160347                       # number of overall hits
system.cpu7.dcache.overall_hits::total         160347                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1290                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1290                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1306                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1306                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1306                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1306                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    241525289                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    241525289                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1267840                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1267840                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    242793129                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    242793129                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    242793129                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    242793129                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        88855                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        88855                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72798                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72798                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       161653                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       161653                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       161653                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       161653                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014518                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014518                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000220                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008079                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008079                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008079                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008079                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 187228.906202                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 187228.906202                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data        79240                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total        79240                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 185905.918070                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 185905.918070                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 185905.918070                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 185905.918070                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu7.dcache.writebacks::total              102                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          884                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          897                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          897                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          897                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          897                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          406                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          409                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          409                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     69228412                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     69228412                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     69420712                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     69420712                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     69420712                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     69420712                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004569                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004569                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002530                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002530                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002530                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 170513.330049                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 170513.330049                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 169732.792176                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 169732.792176                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 169732.792176                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 169732.792176                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
