\doxysection{ADC\+\_\+\+Init\+Type\+Def Struct Reference}
\hypertarget{struct_a_d_c___init_type_def}{}\label{struct_a_d_c___init_type_def}\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}}


ADC Init structure definition ~\newline
  




{\ttfamily \#include $<$stm32f10x\+\_\+adc.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a0f9ec17ad585d66a54625213062c9260}{ADC\+\_\+\+Mode}}
\item 
\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} \mbox{\hyperlink{struct_a_d_c___init_type_def_aaf44f54f22ab40bf8fae01f075aa4c87}{ADC\+\_\+\+Scan\+Conv\+Mode}}
\item 
\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} \mbox{\hyperlink{struct_a_d_c___init_type_def_a2149036a332281e70a36879a2396b8d1}{ADC\+\_\+\+Continuous\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_ae5d0c48e70c2a39355b7ab0cc1df8310}{ADC\+\_\+\+External\+Trig\+Conv}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a622e89d8fba3900f20aaf40d5560ab7b}{ADC\+\_\+\+Data\+Align}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_ad6f39a12ac32a2767085ac94e9338bc3}{ADC\+\_\+\+Nbr\+Of\+Channel}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC Init structure definition ~\newline
 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_a_d_c___init_type_def_a2149036a332281e70a36879a2396b8d1}\label{struct_a_d_c___init_type_def_a2149036a332281e70a36879a2396b8d1} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_ContinuousConvMode@{ADC\_ContinuousConvMode}}
\index{ADC\_ContinuousConvMode@{ADC\_ContinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ADC\_ContinuousConvMode}{ADC\_ContinuousConvMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} ADC\+\_\+\+Init\+Type\+Def\+::\+ADC\+\_\+\+Continuous\+Conv\+Mode}

Specifies whether the conversion is performed in Continuous or Single mode. This parameter can be set to ENABLE or DISABLE. \Hypertarget{struct_a_d_c___init_type_def_a622e89d8fba3900f20aaf40d5560ab7b}\label{struct_a_d_c___init_type_def_a622e89d8fba3900f20aaf40d5560ab7b} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_DataAlign@{ADC\_DataAlign}}
\index{ADC\_DataAlign@{ADC\_DataAlign}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ADC\_DataAlign}{ADC\_DataAlign}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+ADC\+\_\+\+Data\+Align}

Specifies whether the ADC data alignment is left or right. This parameter can be a value of \doxylink{group___a_d_c__data__align}{ADC\+\_\+data\+\_\+align} \Hypertarget{struct_a_d_c___init_type_def_ae5d0c48e70c2a39355b7ab0cc1df8310}\label{struct_a_d_c___init_type_def_ae5d0c48e70c2a39355b7ab0cc1df8310} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_ExternalTrigConv@{ADC\_ExternalTrigConv}}
\index{ADC\_ExternalTrigConv@{ADC\_ExternalTrigConv}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ADC\_ExternalTrigConv}{ADC\_ExternalTrigConv}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+ADC\+\_\+\+External\+Trig\+Conv}

Defines the external trigger used to start the analog to digital conversion of regular channels. This parameter can be a value of \doxylink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion}{ADC\+\_\+external\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion} \Hypertarget{struct_a_d_c___init_type_def_a0f9ec17ad585d66a54625213062c9260}\label{struct_a_d_c___init_type_def_a0f9ec17ad585d66a54625213062c9260} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_Mode@{ADC\_Mode}}
\index{ADC\_Mode@{ADC\_Mode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ADC\_Mode}{ADC\_Mode}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+ADC\+\_\+\+Mode}

Configures the ADC to operate in independent or dual mode. This parameter can be a value of \doxylink{group___a_d_c__mode}{ADC\+\_\+mode} \Hypertarget{struct_a_d_c___init_type_def_ad6f39a12ac32a2767085ac94e9338bc3}\label{struct_a_d_c___init_type_def_ad6f39a12ac32a2767085ac94e9338bc3} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_NbrOfChannel@{ADC\_NbrOfChannel}}
\index{ADC\_NbrOfChannel@{ADC\_NbrOfChannel}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ADC\_NbrOfChannel}{ADC\_NbrOfChannel}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+ADC\+\_\+\+Nbr\+Of\+Channel}

Specifies the number of ADC channels that will be converted using the sequencer for regular channel group. This parameter must range from 1 to 16. \Hypertarget{struct_a_d_c___init_type_def_aaf44f54f22ab40bf8fae01f075aa4c87}\label{struct_a_d_c___init_type_def_aaf44f54f22ab40bf8fae01f075aa4c87} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ADC\_ScanConvMode@{ADC\_ScanConvMode}}
\index{ADC\_ScanConvMode@{ADC\_ScanConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ADC\_ScanConvMode}{ADC\_ScanConvMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} ADC\+\_\+\+Init\+Type\+Def\+::\+ADC\+\_\+\+Scan\+Conv\+Mode}

Specifies whether the conversion is performed in Scan (multichannels) or Single (one channel) mode. This parameter can be set to ENABLE or DISABLE 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/22-\/\+DMA-\/\+Mto\+P/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__adc_8h}{stm32f10x\+\_\+adc.\+h}}\end{DoxyCompactItemize}
