{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 23:29:32 2012 " "Info: Processing started: Wed May 09 23:29:32 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[11\] " "Info: Assuming node \"Managment\[11\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[11\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 456 -280 -112 472 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WrE/ReE " "Info: Assuming node \"WrE/ReE\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -280 -112 432 "WrE/ReE" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WrE/ReE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[13\] " "Info: Assuming node \"Managment\[13\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[13\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[12\] " "Info: Assuming node \"Managment\[12\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[12\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[15\] " "Info: Assuming node \"Managment\[15\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[15\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[14\] " "Info: Assuming node \"Managment\[14\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[14\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[16\] " "Info: Assuming node \"Managment\[16\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[16\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[19\] " "Info: Assuming node \"Managment\[19\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[19\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[2\] " "Info: Assuming node \"Managment\[2\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[18\] " "Info: Assuming node \"Managment\[18\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[18\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[17\] " "Info: Assuming node \"Managment\[17\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[0\] " "Info: Assuming node \"Managment\[0\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[7\] " "Info: Assuming node \"Managment\[7\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[10\] " "Info: Assuming node \"Managment\[10\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[10\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[9\] " "Info: Assuming node \"Managment\[9\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[9\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[3\] " "Info: Assuming node \"Managment\[3\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[4\] " "Info: Assuming node \"Managment\[4\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[1\] " "Info: Assuming node \"Managment\[1\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[6\] " "Info: Assuming node \"Managment\[6\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[8\] " "Info: Assuming node \"Managment\[8\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[8\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[5\] " "Info: Assuming node \"Managment\[5\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst46 " "Info: Detected gated clock \"inst46\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1392 872 936 1440 "inst46" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst64 " "Info: Detected gated clock \"inst64\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1872 872 936 1920 "inst64" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst52 " "Info: Detected gated clock \"inst52\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1552 872 936 1600 "inst52" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 872 936 800 "inst35" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst40 " "Info: Detected gated clock \"inst40\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1232 872 936 1280 "inst40" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst37 " "Info: Detected gated clock \"inst37\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 872 936 1120 "inst37" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2032 872 936 2080 "inst70" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst58 " "Info: Detected gated clock \"inst58\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1712 872 936 1760 "inst58" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst34 " "Info: Detected gated clock \"inst34\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 864 928 640 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst118 " "Info: Detected gated clock \"inst118\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3312 872 936 3360 "inst118" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst124 " "Info: Detected gated clock \"inst124\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3472 872 936 3520 "inst124" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst36 " "Info: Detected gated clock \"inst36\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 864 928 960 "inst36" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst130 " "Info: Detected gated clock \"inst130\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3632 872 936 3680 "inst130" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst130" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst112 " "Info: Detected gated clock \"inst112\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3152 872 936 3200 "inst112" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst100 " "Info: Detected gated clock \"inst100\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2832 872 936 2880 "inst100" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst106 " "Info: Detected gated clock \"inst106\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2992 872 936 3040 "inst106" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2192 872 936 2240 "inst76" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst88 " "Info: Detected gated clock \"inst88\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2512 872 936 2560 "inst88" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst94 " "Info: Detected gated clock \"inst94\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2672 872 936 2720 "inst94" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst82 " "Info: Detected gated clock \"inst82\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2352 872 936 2400 "inst82" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Managment\[11\] register register lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\] lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\] 500.0 MHz Internal " "Info: Clock \"Managment\[11\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.490 ns + Longest register register " "Info: + Longest register to register delay is 1.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X29_Y14_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.053 ns) 0.647 ns inst22\[1\]~29 2 COMB LCCOMB_X30_Y12_N20 21 " "Info: 2: + IC(0.594 ns) + CELL(0.053 ns) = 0.647 ns; Loc. = LCCOMB_X30_Y12_N20; Fanout = 21; COMB Node = 'inst22\[1\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~29 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.053 ns) 1.335 ns inst77\[1\]~6 3 COMB LCCOMB_X29_Y14_N16 1 " "Info: 3: + IC(0.635 ns) + CELL(0.053 ns) = 1.335 ns; Loc. = LCCOMB_X29_Y14_N16; Fanout = 1; COMB Node = 'inst77\[1\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst22[1]~29 inst77[1]~6 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2328 664 712 2360 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.490 ns lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X29_Y14_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.490 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst77[1]~6 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.261 ns ( 17.52 % ) " "Info: Total cell delay = 0.261 ns ( 17.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 82.48 % ) " "Info: Total interconnect delay = 1.229 ns ( 82.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~29 inst77[1]~6 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.490 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} inst22[1]~29 {} inst77[1]~6 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.594ns 0.635ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[11\] destination 3.912 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[11\]\" to destination register is 3.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[11\] 1 CLK PIN_AB8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 18; CLK Node = 'Managment\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[11] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.053 ns) 2.501 ns inst82 2 COMB LCCOMB_X26_Y13_N12 8 " "Info: 2: + IC(1.591 ns) + CELL(0.053 ns) = 2.501 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 8; COMB Node = 'inst82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { Managment[11] inst82 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2352 872 936 2400 "inst82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.618 ns) 3.912 ns lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X29_Y14_N17 1 " "Info: 3: + IC(0.793 ns) + CELL(0.618 ns) = 3.912 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.528 ns ( 39.06 % ) " "Info: Total cell delay = 1.528 ns ( 39.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 60.94 % ) " "Info: Total interconnect delay = 2.384 ns ( 60.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { Managment[11] inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { Managment[11] {} Managment[11]~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.591ns 0.793ns } { 0.000ns 0.857ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[11\] source 3.912 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[11\]\" to source register is 3.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[11\] 1 CLK PIN_AB8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 18; CLK Node = 'Managment\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[11] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.053 ns) 2.501 ns inst82 2 COMB LCCOMB_X26_Y13_N12 8 " "Info: 2: + IC(1.591 ns) + CELL(0.053 ns) = 2.501 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 8; COMB Node = 'inst82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { Managment[11] inst82 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2352 872 936 2400 "inst82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.618 ns) 3.912 ns lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X29_Y14_N17 1 " "Info: 3: + IC(0.793 ns) + CELL(0.618 ns) = 3.912 ns; Loc. = LCFF_X29_Y14_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.528 ns ( 39.06 % ) " "Info: Total cell delay = 1.528 ns ( 39.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 60.94 % ) " "Info: Total interconnect delay = 2.384 ns ( 60.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { Managment[11] inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { Managment[11] {} Managment[11]~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.591ns 0.793ns } { 0.000ns 0.857ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { Managment[11] inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { Managment[11] {} Managment[11]~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.591ns 0.793ns } { 0.000ns 0.857ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { Managment[11] {} Managment[11]~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.591ns 0.793ns } { 0.000ns 0.857ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~29 inst77[1]~6 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.490 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} inst22[1]~29 {} inst77[1]~6 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.594ns 0.635ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { Managment[11] inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { Managment[11] {} Managment[11]~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.591ns 0.793ns } { 0.000ns 0.857ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { Managment[11] {} Managment[11]~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.591ns 0.793ns } { 0.000ns 0.857ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[1] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[2\] register lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\] 200.12 MHz 4.997 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 200.12 MHz between source register \"lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination register \"lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 4.997 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns + Longest register register " "Info: + Longest register to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X25_Y12_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N19; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.225 ns) 0.436 ns inst22\[2\]~69 2 COMB LCCOMB_X25_Y12_N26 2 " "Info: 2: + IC(0.211 ns) + CELL(0.225 ns) = 0.436 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 2; COMB Node = 'inst22\[2\]~69'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] inst22[2]~69 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.154 ns) 1.277 ns inst22\[2\]~27DUPLICATE 3 COMB LCCOMB_X31_Y12_N6 5 " "Info: 3: + IC(0.687 ns) + CELL(0.154 ns) = 1.277 ns; Loc. = LCCOMB_X31_Y12_N6; Fanout = 5; COMB Node = 'inst22\[2\]~27DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { inst22[2]~69 inst22[2]~27DUPLICATE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.154 ns) 3.045 ns inst71\[2\]~5 4 COMB LCCOMB_X30_Y14_N12 1 " "Info: 4: + IC(1.614 ns) + CELL(0.154 ns) = 3.045 ns; Loc. = LCCOMB_X30_Y14_N12; Fanout = 1; COMB Node = 'inst71\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { inst22[2]~27DUPLICATE inst71[2]~5 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2168 664 712 2200 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.200 ns lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\] 5 REG LCFF_X30_Y14_N13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 3.200 ns; Loc. = LCFF_X30_Y14_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst71[2]~5 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.688 ns ( 21.50 % ) " "Info: Total cell delay = 0.688 ns ( 21.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.512 ns ( 78.50 % ) " "Info: Total interconnect delay = 2.512 ns ( 78.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] inst22[2]~69 inst22[2]~27DUPLICATE inst71[2]~5 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] {} inst22[2]~69 {} inst22[2]~27DUPLICATE {} inst71[2]~5 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.211ns 0.687ns 1.614ns 0.000ns } { 0.000ns 0.225ns 0.154ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.613 ns - Smallest " "Info: - Smallest clock skew is -1.613 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.737 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N4 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 20; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 456 -280 -112 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.228 ns) 2.316 ns inst76 2 COMB LCCOMB_X26_Y11_N12 8 " "Info: 2: + IC(1.234 ns) + CELL(0.228 ns) = 2.316 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'inst76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CLK inst76 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2192 872 936 2240 "inst76" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.618 ns) 3.737 ns lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X30_Y14_N13 1 " "Info: 3: + IC(0.803 ns) + CELL(0.618 ns) = 3.737 ns; Loc. = LCFF_X30_Y14_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 45.49 % ) " "Info: Total cell delay = 1.700 ns ( 45.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.037 ns ( 54.51 % ) " "Info: Total interconnect delay = 2.037 ns ( 54.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.737 ns" { CLK inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.737 ns" { CLK {} CLK~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.234ns 0.803ns } { 0.000ns 0.854ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.350 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 5.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N4 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 20; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 456 -280 -112 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.228 ns) 2.332 ns inst36 2 COMB LCCOMB_X25_Y12_N22 1 " "Info: 2: + IC(1.250 ns) + CELL(0.228 ns) = 2.332 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 1; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { CLK inst36 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 864 928 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.000 ns) 4.062 ns inst36~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.730 ns) + CELL(0.000 ns) = 4.062 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 864 928 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 5.350 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X25_Y12_N19 1 " "Info: 4: + IC(0.670 ns) + CELL(0.618 ns) = 5.350 ns; Loc. = LCFF_X25_Y12_N19; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 31.78 % ) " "Info: Total cell delay = 1.700 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 68.22 % ) " "Info: Total interconnect delay = 3.650 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.350 ns" { CLK inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.350 ns" { CLK {} CLK~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.250ns 1.730ns 0.670ns } { 0.000ns 0.854ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.737 ns" { CLK inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.737 ns" { CLK {} CLK~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.234ns 0.803ns } { 0.000ns 0.854ns 0.228ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.350 ns" { CLK inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.350 ns" { CLK {} CLK~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.250ns 1.730ns 0.670ns } { 0.000ns 0.854ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] inst22[2]~69 inst22[2]~27DUPLICATE inst71[2]~5 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] {} inst22[2]~69 {} inst22[2]~27DUPLICATE {} inst71[2]~5 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.211ns 0.687ns 1.614ns 0.000ns } { 0.000ns 0.225ns 0.154ns 0.154ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.737 ns" { CLK inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.737 ns" { CLK {} CLK~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.234ns 0.803ns } { 0.000ns 0.854ns 0.228ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.350 ns" { CLK inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.350 ns" { CLK {} CLK~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.250ns 1.730ns 0.670ns } { 0.000ns 0.854ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WrE/ReE register lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[2\] register lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\] 184.43 MHz 5.422 ns Internal " "Info: Clock \"WrE/ReE\" has Internal fmax of 184.43 MHz between source register \"lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination register \"lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 5.422 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.058 ns + Longest register register " "Info: + Longest register to register delay is 3.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X30_Y12_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y12_N19; Fanout = 1; REG Node = 'lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.272 ns) 0.618 ns inst22\[2\]~85 2 COMB LCCOMB_X31_Y12_N30 2 " "Info: 2: + IC(0.346 ns) + CELL(0.272 ns) = 0.618 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 2; COMB Node = 'inst22\[2\]~85'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] inst22[2]~85 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 1.135 ns inst22\[2\]~27DUPLICATE 3 COMB LCCOMB_X31_Y12_N6 5 " "Info: 3: + IC(0.245 ns) + CELL(0.272 ns) = 1.135 ns; Loc. = LCCOMB_X31_Y12_N6; Fanout = 5; COMB Node = 'inst22\[2\]~27DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { inst22[2]~85 inst22[2]~27DUPLICATE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.154 ns) 2.903 ns inst71\[2\]~5 4 COMB LCCOMB_X30_Y14_N12 1 " "Info: 4: + IC(1.614 ns) + CELL(0.154 ns) = 2.903 ns; Loc. = LCCOMB_X30_Y14_N12; Fanout = 1; COMB Node = 'inst71\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { inst22[2]~27DUPLICATE inst71[2]~5 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2168 664 712 2200 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.058 ns lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\] 5 REG LCFF_X30_Y14_N13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 3.058 ns; Loc. = LCFF_X30_Y14_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst71[2]~5 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.853 ns ( 27.89 % ) " "Info: Total cell delay = 0.853 ns ( 27.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.205 ns ( 72.11 % ) " "Info: Total interconnect delay = 2.205 ns ( 72.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] inst22[2]~85 inst22[2]~27DUPLICATE inst71[2]~5 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.058 ns" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] {} inst22[2]~85 {} inst22[2]~27DUPLICATE {} inst71[2]~5 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.346ns 0.245ns 1.614ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.180 ns - Smallest " "Info: - Smallest clock skew is -2.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WrE/ReE destination 3.568 ns + Shortest register " "Info: + Shortest clock path from clock \"WrE/ReE\" to destination register is 3.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns WrE/ReE 1 CLK PIN_V9 70 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 70; CLK Node = 'WrE/ReE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrE/ReE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -280 -112 432 "WrE/ReE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.053 ns) 2.147 ns inst76 2 COMB LCCOMB_X26_Y11_N12 8 " "Info: 2: + IC(1.295 ns) + CELL(0.053 ns) = 2.147 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'inst76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { WrE/ReE inst76 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2192 872 936 2240 "inst76" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.618 ns) 3.568 ns lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X30_Y14_N13 1 " "Info: 3: + IC(0.803 ns) + CELL(0.618 ns) = 3.568 ns; Loc. = LCFF_X30_Y14_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 41.20 % ) " "Info: Total cell delay = 1.470 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 58.80 % ) " "Info: Total interconnect delay = 2.098 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.568 ns" { WrE/ReE inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.568 ns" { WrE/ReE {} WrE/ReE~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.295ns 0.803ns } { 0.000ns 0.799ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WrE/ReE source 5.748 ns - Longest register " "Info: - Longest clock path from clock \"WrE/ReE\" to source register is 5.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns WrE/ReE 1 CLK PIN_V9 70 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 70; CLK Node = 'WrE/ReE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrE/ReE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -280 -112 432 "WrE/ReE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.228 ns) 2.513 ns inst106 2 COMB LCCOMB_X29_Y12_N0 1 " "Info: 2: + IC(1.486 ns) + CELL(0.228 ns) = 2.513 ns; Loc. = LCCOMB_X29_Y12_N0; Fanout = 1; COMB Node = 'inst106'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { WrE/ReE inst106 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2992 872 936 3040 "inst106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 4.466 ns inst106~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.953 ns) + CELL(0.000 ns) = 4.466 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst106~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { inst106 inst106~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2992 872 936 3040 "inst106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.748 ns lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X30_Y12_N19 1 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 5.748 ns; Loc. = LCFF_X30_Y12_N19; Fanout = 1; REG Node = 'lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.645 ns ( 28.62 % ) " "Info: Total cell delay = 1.645 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.103 ns ( 71.38 % ) " "Info: Total interconnect delay = 4.103 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.748 ns" { WrE/ReE inst106 inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.748 ns" { WrE/ReE {} WrE/ReE~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.486ns 1.953ns 0.664ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.568 ns" { WrE/ReE inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.568 ns" { WrE/ReE {} WrE/ReE~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.295ns 0.803ns } { 0.000ns 0.799ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.748 ns" { WrE/ReE inst106 inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.748 ns" { WrE/ReE {} WrE/ReE~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.486ns 1.953ns 0.664ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] inst22[2]~85 inst22[2]~27DUPLICATE inst71[2]~5 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.058 ns" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] {} inst22[2]~85 {} inst22[2]~27DUPLICATE {} inst71[2]~5 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.346ns 0.245ns 1.614ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.154ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.568 ns" { WrE/ReE inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.568 ns" { WrE/ReE {} WrE/ReE~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.295ns 0.803ns } { 0.000ns 0.799ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.748 ns" { WrE/ReE inst106 inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.748 ns" { WrE/ReE {} WrE/ReE~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.486ns 1.953ns 0.664ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[13\] register lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\] 446.03 MHz 2.242 ns Internal " "Info: Clock \"Managment\[13\]\" has Internal fmax of 446.03 MHz between source register \"lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 2.242 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.058 ns + Longest register register " "Info: + Longest register to register delay is 2.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X31_Y13_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y13_N5; Fanout = 1; REG Node = 'lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.053 ns) 0.777 ns inst22\[0\]~42 2 COMB LCCOMB_X29_Y12_N16 2 " "Info: 2: + IC(0.724 ns) + CELL(0.053 ns) = 0.777 ns; Loc. = LCCOMB_X29_Y12_N16; Fanout = 2; COMB Node = 'inst22\[0\]~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~42 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 1.041 ns inst22\[0\]~44DUPLICATE 3 COMB LCCOMB_X29_Y12_N30 12 " "Info: 3: + IC(0.211 ns) + CELL(0.053 ns) = 1.041 ns; Loc. = LCCOMB_X29_Y12_N30; Fanout = 12; COMB Node = 'inst22\[0\]~44DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { inst22[0]~42 inst22[0]~44DUPLICATE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.053 ns) 1.903 ns inst89\[0\]~7 4 COMB LCCOMB_X31_Y13_N4 1 " "Info: 4: + IC(0.809 ns) + CELL(0.053 ns) = 1.903 ns; Loc. = LCCOMB_X31_Y13_N4; Fanout = 1; COMB Node = 'inst89\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { inst22[0]~44DUPLICATE inst89[0]~7 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2648 664 712 2680 "inst89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.058 ns lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X31_Y13_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.058 ns; Loc. = LCFF_X31_Y13_N5; Fanout = 1; REG Node = 'lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst89[0]~7 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 15.26 % ) " "Info: Total cell delay = 0.314 ns ( 15.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.744 ns ( 84.74 % ) " "Info: Total interconnect delay = 1.744 ns ( 84.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~42 inst22[0]~44DUPLICATE inst89[0]~7 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.058 ns" { lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] {} inst22[0]~42 {} inst22[0]~44DUPLICATE {} inst89[0]~7 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.724ns 0.211ns 0.809ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[13\] destination 3.213 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[13\]\" to destination register is 3.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns Managment\[13\] 1 CLK PIN_U10 25 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 25; CLK Node = 'Managment\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[13] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.053 ns) 2.089 ns inst94 2 COMB LCCOMB_X27_Y13_N10 8 " "Info: 2: + IC(1.219 ns) + CELL(0.053 ns) = 2.089 ns; Loc. = LCCOMB_X27_Y13_N10; Fanout = 8; COMB Node = 'inst94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Managment[13] inst94 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2672 872 936 2720 "inst94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.618 ns) 3.213 ns lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X31_Y13_N5 1 " "Info: 3: + IC(0.506 ns) + CELL(0.618 ns) = 3.213 ns; Loc. = LCFF_X31_Y13_N5; Fanout = 1; REG Node = 'lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { inst94 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.488 ns ( 46.31 % ) " "Info: Total cell delay = 1.488 ns ( 46.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.725 ns ( 53.69 % ) " "Info: Total interconnect delay = 1.725 ns ( 53.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { Managment[13] inst94 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { Managment[13] {} Managment[13]~combout {} inst94 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.219ns 0.506ns } { 0.000ns 0.817ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[13\] source 3.213 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[13\]\" to source register is 3.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns Managment\[13\] 1 CLK PIN_U10 25 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 25; CLK Node = 'Managment\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[13] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.053 ns) 2.089 ns inst94 2 COMB LCCOMB_X27_Y13_N10 8 " "Info: 2: + IC(1.219 ns) + CELL(0.053 ns) = 2.089 ns; Loc. = LCCOMB_X27_Y13_N10; Fanout = 8; COMB Node = 'inst94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Managment[13] inst94 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2672 872 936 2720 "inst94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.618 ns) 3.213 ns lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X31_Y13_N5 1 " "Info: 3: + IC(0.506 ns) + CELL(0.618 ns) = 3.213 ns; Loc. = LCFF_X31_Y13_N5; Fanout = 1; REG Node = 'lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { inst94 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.488 ns ( 46.31 % ) " "Info: Total cell delay = 1.488 ns ( 46.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.725 ns ( 53.69 % ) " "Info: Total interconnect delay = 1.725 ns ( 53.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { Managment[13] inst94 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { Managment[13] {} Managment[13]~combout {} inst94 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.219ns 0.506ns } { 0.000ns 0.817ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { Managment[13] inst94 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { Managment[13] {} Managment[13]~combout {} inst94 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.219ns 0.506ns } { 0.000ns 0.817ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { Managment[13] {} Managment[13]~combout {} inst94 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.219ns 0.506ns } { 0.000ns 0.817ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~42 inst22[0]~44DUPLICATE inst89[0]~7 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.058 ns" { lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] {} inst22[0]~42 {} inst22[0]~44DUPLICATE {} inst89[0]~7 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.724ns 0.211ns 0.809ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { Managment[13] inst94 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { Managment[13] {} Managment[13]~combout {} inst94 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.219ns 0.506ns } { 0.000ns 0.817ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { Managment[13] {} Managment[13]~combout {} inst94 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.219ns 0.506ns } { 0.000ns 0.817ns 0.053ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Managment\[12\] register register lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"Managment\[12\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.492 ns + Longest register register " "Info: + Longest register to register delay is 1.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X30_Y10_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.053 ns) 0.669 ns inst22\[0\]~33 2 COMB LCCOMB_X30_Y14_N10 21 " "Info: 2: + IC(0.616 ns) + CELL(0.053 ns) = 0.669 ns; Loc. = LCCOMB_X30_Y14_N10; Fanout = 21; COMB Node = 'inst22\[0\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~33 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.053 ns) 1.337 ns inst83\[0\]~7 3 COMB LCCOMB_X30_Y10_N6 1 " "Info: 3: + IC(0.615 ns) + CELL(0.053 ns) = 1.337 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 1; COMB Node = 'inst83\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { inst22[0]~33 inst83[0]~7 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2488 664 712 2520 "inst83" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.492 ns lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X30_Y10_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.492 ns; Loc. = LCFF_X30_Y10_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst83[0]~7 lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.261 ns ( 17.49 % ) " "Info: Total cell delay = 0.261 ns ( 17.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 82.51 % ) " "Info: Total interconnect delay = 1.231 ns ( 82.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~33 inst83[0]~7 lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.492 ns" { lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} inst22[0]~33 {} inst83[0]~7 {} lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.616ns 0.615ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[12\] destination 3.578 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[12\]\" to destination register is 3.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Managment\[12\] 1 CLK PIN_N3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 18; CLK Node = 'Managment\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[12] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.053 ns) 2.129 ns inst88 2 COMB LCCOMB_X26_Y13_N4 8 " "Info: 2: + IC(1.222 ns) + CELL(0.053 ns) = 2.129 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 8; COMB Node = 'inst88'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { Managment[12] inst88 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2512 872 936 2560 "inst88" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.618 ns) 3.578 ns lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X30_Y10_N7 1 " "Info: 3: + IC(0.831 ns) + CELL(0.618 ns) = 3.578 ns; Loc. = LCFF_X30_Y10_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { inst88 lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 42.62 % ) " "Info: Total cell delay = 1.525 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 57.38 % ) " "Info: Total interconnect delay = 2.053 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { Managment[12] inst88 lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { Managment[12] {} Managment[12]~combout {} inst88 {} lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.222ns 0.831ns } { 0.000ns 0.854ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[12\] source 3.578 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[12\]\" to source register is 3.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Managment\[12\] 1 CLK PIN_N3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 18; CLK Node = 'Managment\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[12] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.053 ns) 2.129 ns inst88 2 COMB LCCOMB_X26_Y13_N4 8 " "Info: 2: + IC(1.222 ns) + CELL(0.053 ns) = 2.129 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 8; COMB Node = 'inst88'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { Managment[12] inst88 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2512 872 936 2560 "inst88" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.618 ns) 3.578 ns lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X30_Y10_N7 1 " "Info: 3: + IC(0.831 ns) + CELL(0.618 ns) = 3.578 ns; Loc. = LCFF_X30_Y10_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_13\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { inst88 lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 42.62 % ) " "Info: Total cell delay = 1.525 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 57.38 % ) " "Info: Total interconnect delay = 2.053 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { Managment[12] inst88 lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { Managment[12] {} Managment[12]~combout {} inst88 {} lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.222ns 0.831ns } { 0.000ns 0.854ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { Managment[12] inst88 lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { Managment[12] {} Managment[12]~combout {} inst88 {} lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.222ns 0.831ns } { 0.000ns 0.854ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { Managment[12] {} Managment[12]~combout {} inst88 {} lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.222ns 0.831ns } { 0.000ns 0.854ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~33 inst83[0]~7 lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.492 ns" { lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} inst22[0]~33 {} inst83[0]~7 {} lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.616ns 0.615ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { Managment[12] inst88 lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { Managment[12] {} Managment[12]~combout {} inst88 {} lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.222ns 0.831ns } { 0.000ns 0.854ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { Managment[12] {} Managment[12]~combout {} inst88 {} lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.222ns 0.831ns } { 0.000ns 0.854ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ff5:Register_13|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[15\] register lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\] register lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\] 419.99 MHz 2.381 ns Internal " "Info: Clock \"Managment\[15\]\" has Internal fmax of 419.99 MHz between source register \"lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\]\" and destination register \"lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (period= 2.381 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.197 ns + Longest register register " "Info: + Longest register to register delay is 2.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X30_Y12_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y12_N25; Fanout = 1; REG Node = 'lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.154 ns) 0.693 ns inst22\[3\]~83 2 COMB LCCOMB_X30_Y13_N12 2 " "Info: 2: + IC(0.539 ns) + CELL(0.154 ns) = 0.693 ns; Loc. = LCCOMB_X30_Y13_N12; Fanout = 2; COMB Node = 'inst22\[3\]~83'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] inst22[3]~83 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.154 ns) 1.057 ns inst22\[3\]~23 3 COMB LCCOMB_X30_Y13_N24 11 " "Info: 3: + IC(0.210 ns) + CELL(0.154 ns) = 1.057 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 11; COMB Node = 'inst22\[3\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { inst22[3]~83 inst22[3]~23 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.366 ns) 2.042 ns inst101\[3\]~4 4 COMB LCCOMB_X30_Y12_N24 1 " "Info: 4: + IC(0.619 ns) + CELL(0.366 ns) = 2.042 ns; Loc. = LCCOMB_X30_Y12_N24; Fanout = 1; COMB Node = 'inst101\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { inst22[3]~23 inst101[3]~4 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2968 664 712 3000 "inst101" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.197 ns lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\] 5 REG LCFF_X30_Y12_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.197 ns; Loc. = LCFF_X30_Y12_N25; Fanout = 1; REG Node = 'lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst101[3]~4 lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.829 ns ( 37.73 % ) " "Info: Total cell delay = 0.829 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.368 ns ( 62.27 % ) " "Info: Total interconnect delay = 1.368 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] inst22[3]~83 inst22[3]~23 inst101[3]~4 lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.197 ns" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] {} inst22[3]~83 {} inst22[3]~23 {} inst101[3]~4 {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.539ns 0.210ns 0.619ns 0.000ns } { 0.000ns 0.154ns 0.154ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[15\] destination 5.944 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[15\]\" to destination register is 5.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[15\] 1 CLK PIN_N21 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 18; CLK Node = 'Managment\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[15] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.225 ns) 2.709 ns inst106 2 COMB LCCOMB_X29_Y12_N0 1 " "Info: 2: + IC(1.620 ns) + CELL(0.225 ns) = 2.709 ns; Loc. = LCCOMB_X29_Y12_N0; Fanout = 1; COMB Node = 'inst106'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { Managment[15] inst106 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2992 872 936 3040 "inst106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 4.662 ns inst106~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.953 ns) + CELL(0.000 ns) = 4.662 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst106~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { inst106 inst106~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2992 872 936 3040 "inst106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.944 ns lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X30_Y12_N25 1 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 5.944 ns; Loc. = LCFF_X30_Y12_N25; Fanout = 1; REG Node = 'lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 28.72 % ) " "Info: Total cell delay = 1.707 ns ( 28.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.237 ns ( 71.28 % ) " "Info: Total interconnect delay = 4.237 ns ( 71.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { Managment[15] inst106 inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { Managment[15] {} Managment[15]~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.620ns 1.953ns 0.664ns } { 0.000ns 0.864ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[15\] source 5.944 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[15\]\" to source register is 5.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[15\] 1 CLK PIN_N21 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 18; CLK Node = 'Managment\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[15] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.225 ns) 2.709 ns inst106 2 COMB LCCOMB_X29_Y12_N0 1 " "Info: 2: + IC(1.620 ns) + CELL(0.225 ns) = 2.709 ns; Loc. = LCCOMB_X29_Y12_N0; Fanout = 1; COMB Node = 'inst106'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { Managment[15] inst106 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2992 872 936 3040 "inst106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 4.662 ns inst106~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.953 ns) + CELL(0.000 ns) = 4.662 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst106~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { inst106 inst106~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2992 872 936 3040 "inst106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.944 ns lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X30_Y12_N25 1 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 5.944 ns; Loc. = LCFF_X30_Y12_N25; Fanout = 1; REG Node = 'lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 28.72 % ) " "Info: Total cell delay = 1.707 ns ( 28.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.237 ns ( 71.28 % ) " "Info: Total interconnect delay = 4.237 ns ( 71.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { Managment[15] inst106 inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { Managment[15] {} Managment[15]~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.620ns 1.953ns 0.664ns } { 0.000ns 0.864ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { Managment[15] inst106 inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { Managment[15] {} Managment[15]~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.620ns 1.953ns 0.664ns } { 0.000ns 0.864ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { Managment[15] {} Managment[15]~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.620ns 1.953ns 0.664ns } { 0.000ns 0.864ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] inst22[3]~83 inst22[3]~23 inst101[3]~4 lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.197 ns" { lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] {} inst22[3]~83 {} inst22[3]~23 {} inst101[3]~4 {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.539ns 0.210ns 0.619ns 0.000ns } { 0.000ns 0.154ns 0.154ns 0.366ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { Managment[15] inst106 inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { Managment[15] {} Managment[15]~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.620ns 1.953ns 0.664ns } { 0.000ns 0.864ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { Managment[15] {} Managment[15]~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.620ns 1.953ns 0.664ns } { 0.000ns 0.864ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[14\] register lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\] register lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\] 348.19 MHz 2.872 ns Internal " "Info: Clock \"Managment\[14\]\" has Internal fmax of 348.19 MHz between source register \"lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 2.872 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.688 ns + Longest register register " "Info: + Longest register to register delay is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X29_Y13_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N27; Fanout = 1; REG Node = 'lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.272 ns) 0.817 ns inst22\[6\]~77 2 COMB LCCOMB_X25_Y13_N22 2 " "Info: 2: + IC(0.545 ns) + CELL(0.272 ns) = 0.817 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'inst22\[6\]~77'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~77 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.053 ns) 1.612 ns inst22\[6\]~11DUPLICATE 3 COMB LCCOMB_X27_Y11_N2 13 " "Info: 3: + IC(0.742 ns) + CELL(0.053 ns) = 1.612 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 13; COMB Node = 'inst22\[6\]~11DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { inst22[6]~77 inst22[6]~11DUPLICATE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.053 ns) 2.533 ns inst95\[6\]~1 4 COMB LCCOMB_X29_Y13_N26 1 " "Info: 4: + IC(0.868 ns) + CELL(0.053 ns) = 2.533 ns; Loc. = LCCOMB_X29_Y13_N26; Fanout = 1; COMB Node = 'inst95\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { inst22[6]~11DUPLICATE inst95[6]~1 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2808 664 712 2840 "inst95" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.688 ns lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X29_Y13_N27 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.688 ns; Loc. = LCFF_X29_Y13_N27; Fanout = 1; REG Node = 'lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst95[6]~1 lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 19.83 % ) " "Info: Total cell delay = 0.533 ns ( 19.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 80.17 % ) " "Info: Total interconnect delay = 2.155 ns ( 80.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~77 inst22[6]~11DUPLICATE inst95[6]~1 lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~77 {} inst22[6]~11DUPLICATE {} inst95[6]~1 {} lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.545ns 0.742ns 0.868ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[14\] destination 5.395 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[14\]\" to destination register is 5.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Managment\[14\] 1 CLK PIN_R2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 18; CLK Node = 'Managment\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[14] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.225 ns) 2.343 ns inst100 2 COMB LCCOMB_X29_Y12_N18 1 " "Info: 2: + IC(1.288 ns) + CELL(0.225 ns) = 2.343 ns; Loc. = LCCOMB_X29_Y12_N18; Fanout = 1; COMB Node = 'inst100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { Managment[14] inst100 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2832 872 936 2880 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.000 ns) 4.114 ns inst100~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.771 ns) + CELL(0.000 ns) = 4.114 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst100~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { inst100 inst100~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2832 872 936 2880 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.395 ns lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X29_Y13_N27 1 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.395 ns; Loc. = LCFF_X29_Y13_N27; Fanout = 1; REG Node = 'lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst100~clkctrl lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.673 ns ( 31.01 % ) " "Info: Total cell delay = 1.673 ns ( 31.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.722 ns ( 68.99 % ) " "Info: Total interconnect delay = 3.722 ns ( 68.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.395 ns" { Managment[14] inst100 inst100~clkctrl lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { Managment[14] {} Managment[14]~combout {} inst100 {} inst100~clkctrl {} lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.288ns 1.771ns 0.663ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[14\] source 5.395 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[14\]\" to source register is 5.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Managment\[14\] 1 CLK PIN_R2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 18; CLK Node = 'Managment\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[14] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.225 ns) 2.343 ns inst100 2 COMB LCCOMB_X29_Y12_N18 1 " "Info: 2: + IC(1.288 ns) + CELL(0.225 ns) = 2.343 ns; Loc. = LCCOMB_X29_Y12_N18; Fanout = 1; COMB Node = 'inst100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { Managment[14] inst100 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2832 872 936 2880 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.000 ns) 4.114 ns inst100~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.771 ns) + CELL(0.000 ns) = 4.114 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst100~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { inst100 inst100~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2832 872 936 2880 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.395 ns lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X29_Y13_N27 1 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.395 ns; Loc. = LCFF_X29_Y13_N27; Fanout = 1; REG Node = 'lpm_ff5:Register_15\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst100~clkctrl lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.673 ns ( 31.01 % ) " "Info: Total cell delay = 1.673 ns ( 31.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.722 ns ( 68.99 % ) " "Info: Total interconnect delay = 3.722 ns ( 68.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.395 ns" { Managment[14] inst100 inst100~clkctrl lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { Managment[14] {} Managment[14]~combout {} inst100 {} inst100~clkctrl {} lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.288ns 1.771ns 0.663ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.395 ns" { Managment[14] inst100 inst100~clkctrl lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { Managment[14] {} Managment[14]~combout {} inst100 {} inst100~clkctrl {} lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.288ns 1.771ns 0.663ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { Managment[14] {} Managment[14]~combout {} inst100 {} inst100~clkctrl {} lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.288ns 1.771ns 0.663ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~77 inst22[6]~11DUPLICATE inst95[6]~1 lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~77 {} inst22[6]~11DUPLICATE {} inst95[6]~1 {} lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.545ns 0.742ns 0.868ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.395 ns" { Managment[14] inst100 inst100~clkctrl lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { Managment[14] {} Managment[14]~combout {} inst100 {} inst100~clkctrl {} lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.288ns 1.771ns 0.663ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { Managment[14] {} Managment[14]~combout {} inst100 {} inst100~clkctrl {} lpm_ff5:Register_15|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.288ns 1.771ns 0.663ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[16\] register lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\] register lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\] 404.04 MHz 2.475 ns Internal " "Info: Clock \"Managment\[16\]\" has Internal fmax of 404.04 MHz between source register \"lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\]\" and destination register \"lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (period= 2.475 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.291 ns + Longest register register " "Info: + Longest register to register delay is 2.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X25_Y13_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N15; Fanout = 1; REG Node = 'lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.272 ns) 0.515 ns inst22\[5\]~79 2 COMB LCCOMB_X25_Y13_N24 2 " "Info: 2: + IC(0.243 ns) + CELL(0.272 ns) = 0.515 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 2; COMB Node = 'inst22\[5\]~79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] inst22[5]~79 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.154 ns) 1.238 ns inst22\[5\]~15DUPLICATE 3 COMB LCCOMB_X26_Y11_N2 16 " "Info: 3: + IC(0.569 ns) + CELL(0.154 ns) = 1.238 ns; Loc. = LCCOMB_X26_Y11_N2; Fanout = 16; COMB Node = 'inst22\[5\]~15DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { inst22[5]~79 inst22[5]~15DUPLICATE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.053 ns) 2.136 ns inst107\[5\]~2 4 COMB LCCOMB_X25_Y13_N14 1 " "Info: 4: + IC(0.845 ns) + CELL(0.053 ns) = 2.136 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 1; COMB Node = 'inst107\[5\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { inst22[5]~15DUPLICATE inst107[5]~2 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3128 664 712 3160 "inst107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.291 ns lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\] 5 REG LCFF_X25_Y13_N15 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.291 ns; Loc. = LCFF_X25_Y13_N15; Fanout = 1; REG Node = 'lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst107[5]~2 lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.634 ns ( 27.67 % ) " "Info: Total cell delay = 0.634 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.657 ns ( 72.33 % ) " "Info: Total interconnect delay = 1.657 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] inst22[5]~79 inst22[5]~15DUPLICATE inst107[5]~2 lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.291 ns" { lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] {} inst22[5]~79 {} inst22[5]~15DUPLICATE {} inst107[5]~2 {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.243ns 0.569ns 0.845ns 0.000ns } { 0.000ns 0.272ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[16\] destination 5.234 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[16\]\" to destination register is 5.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[16\] 1 CLK PIN_M2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 18; CLK Node = 'Managment\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[16] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.053 ns) 2.066 ns inst112 2 COMB LCCOMB_X29_Y12_N20 1 " "Info: 2: + IC(1.149 ns) + CELL(0.053 ns) = 2.066 ns; Loc. = LCCOMB_X29_Y12_N20; Fanout = 1; COMB Node = 'inst112'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { Managment[16] inst112 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3152 872 936 3200 "inst112" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.000 ns) 3.941 ns inst112~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.875 ns) + CELL(0.000 ns) = 3.941 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst112~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { inst112 inst112~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3152 872 936 3200 "inst112" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 5.234 ns lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X25_Y13_N15 1 " "Info: 4: + IC(0.675 ns) + CELL(0.618 ns) = 5.234 ns; Loc. = LCFF_X25_Y13_N15; Fanout = 1; REG Node = 'lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst112~clkctrl lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 29.33 % ) " "Info: Total cell delay = 1.535 ns ( 29.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.699 ns ( 70.67 % ) " "Info: Total interconnect delay = 3.699 ns ( 70.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { Managment[16] inst112 inst112~clkctrl lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.234 ns" { Managment[16] {} Managment[16]~combout {} inst112 {} inst112~clkctrl {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.149ns 1.875ns 0.675ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[16\] source 5.234 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[16\]\" to source register is 5.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[16\] 1 CLK PIN_M2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 18; CLK Node = 'Managment\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[16] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.053 ns) 2.066 ns inst112 2 COMB LCCOMB_X29_Y12_N20 1 " "Info: 2: + IC(1.149 ns) + CELL(0.053 ns) = 2.066 ns; Loc. = LCCOMB_X29_Y12_N20; Fanout = 1; COMB Node = 'inst112'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { Managment[16] inst112 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3152 872 936 3200 "inst112" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.000 ns) 3.941 ns inst112~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.875 ns) + CELL(0.000 ns) = 3.941 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst112~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { inst112 inst112~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3152 872 936 3200 "inst112" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 5.234 ns lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X25_Y13_N15 1 " "Info: 4: + IC(0.675 ns) + CELL(0.618 ns) = 5.234 ns; Loc. = LCFF_X25_Y13_N15; Fanout = 1; REG Node = 'lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst112~clkctrl lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 29.33 % ) " "Info: Total cell delay = 1.535 ns ( 29.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.699 ns ( 70.67 % ) " "Info: Total interconnect delay = 3.699 ns ( 70.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { Managment[16] inst112 inst112~clkctrl lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.234 ns" { Managment[16] {} Managment[16]~combout {} inst112 {} inst112~clkctrl {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.149ns 1.875ns 0.675ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { Managment[16] inst112 inst112~clkctrl lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.234 ns" { Managment[16] {} Managment[16]~combout {} inst112 {} inst112~clkctrl {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.149ns 1.875ns 0.675ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.234 ns" { Managment[16] {} Managment[16]~combout {} inst112 {} inst112~clkctrl {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.149ns 1.875ns 0.675ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] inst22[5]~79 inst22[5]~15DUPLICATE inst107[5]~2 lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.291 ns" { lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] {} inst22[5]~79 {} inst22[5]~15DUPLICATE {} inst107[5]~2 {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.243ns 0.569ns 0.845ns 0.000ns } { 0.000ns 0.272ns 0.154ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { Managment[16] inst112 inst112~clkctrl lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.234 ns" { Managment[16] {} Managment[16]~combout {} inst112 {} inst112~clkctrl {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.149ns 1.875ns 0.675ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.234 ns" { Managment[16] {} Managment[16]~combout {} inst112 {} inst112~clkctrl {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.149ns 1.875ns 0.675ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[19\] register lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\] register lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\] 364.7 MHz 2.742 ns Internal " "Info: Clock \"Managment\[19\]\" has Internal fmax of 364.7 MHz between source register \"lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 2.742 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.558 ns + Longest register register " "Info: + Longest register to register delay is 2.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X29_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.228 ns) 1.029 ns inst22\[6\]~53 2 COMB LCCOMB_X27_Y13_N6 2 " "Info: 2: + IC(0.801 ns) + CELL(0.228 ns) = 1.029 ns; Loc. = LCCOMB_X27_Y13_N6; Fanout = 2; COMB Node = 'inst22\[6\]~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~53 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.154 ns) 1.793 ns inst22\[6\]~11 3 COMB LCCOMB_X27_Y11_N0 8 " "Info: 3: + IC(0.610 ns) + CELL(0.154 ns) = 1.793 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 8; COMB Node = 'inst22\[6\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { inst22[6]~53 inst22[6]~11 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.053 ns) 2.403 ns inst125\[6\]~1 4 COMB LCCOMB_X29_Y11_N16 1 " "Info: 4: + IC(0.557 ns) + CELL(0.053 ns) = 2.403 ns; Loc. = LCCOMB_X29_Y11_N16; Fanout = 1; COMB Node = 'inst125\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { inst22[6]~11 inst125[6]~1 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3608 664 712 3640 "inst125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.558 ns lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X29_Y11_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.558 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst125[6]~1 lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.590 ns ( 23.06 % ) " "Info: Total cell delay = 0.590 ns ( 23.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.968 ns ( 76.94 % ) " "Info: Total interconnect delay = 1.968 ns ( 76.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~53 inst22[6]~11 inst125[6]~1 lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.558 ns" { lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~53 {} inst22[6]~11 {} inst125[6]~1 {} lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.801ns 0.610ns 0.557ns 0.000ns } { 0.000ns 0.228ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[19\] destination 5.119 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[19\]\" to destination register is 5.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[19\] 1 CLK PIN_AA8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 18; CLK Node = 'Managment\[19\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[19] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.346 ns) 2.515 ns inst130 2 COMB LCCOMB_X25_Y12_N28 1 " "Info: 2: + IC(1.312 ns) + CELL(0.346 ns) = 2.515 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'inst130'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { Managment[19] inst130 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3632 872 936 3680 "inst130" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.000 ns) 3.841 ns inst130~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.326 ns) + CELL(0.000 ns) = 3.841 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst130~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst130 inst130~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3632 872 936 3680 "inst130" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 5.119 ns lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X29_Y11_N17 1 " "Info: 4: + IC(0.660 ns) + CELL(0.618 ns) = 5.119 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { inst130~clkctrl lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns ( 35.57 % ) " "Info: Total cell delay = 1.821 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.298 ns ( 64.43 % ) " "Info: Total interconnect delay = 3.298 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { Managment[19] inst130 inst130~clkctrl lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { Managment[19] {} Managment[19]~combout {} inst130 {} inst130~clkctrl {} lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.312ns 1.326ns 0.660ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[19\] source 5.119 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[19\]\" to source register is 5.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[19\] 1 CLK PIN_AA8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 18; CLK Node = 'Managment\[19\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[19] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.346 ns) 2.515 ns inst130 2 COMB LCCOMB_X25_Y12_N28 1 " "Info: 2: + IC(1.312 ns) + CELL(0.346 ns) = 2.515 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'inst130'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { Managment[19] inst130 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3632 872 936 3680 "inst130" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.000 ns) 3.841 ns inst130~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.326 ns) + CELL(0.000 ns) = 3.841 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst130~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { inst130 inst130~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3632 872 936 3680 "inst130" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 5.119 ns lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X29_Y11_N17 1 " "Info: 4: + IC(0.660 ns) + CELL(0.618 ns) = 5.119 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_20\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { inst130~clkctrl lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns ( 35.57 % ) " "Info: Total cell delay = 1.821 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.298 ns ( 64.43 % ) " "Info: Total interconnect delay = 3.298 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { Managment[19] inst130 inst130~clkctrl lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { Managment[19] {} Managment[19]~combout {} inst130 {} inst130~clkctrl {} lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.312ns 1.326ns 0.660ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { Managment[19] inst130 inst130~clkctrl lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { Managment[19] {} Managment[19]~combout {} inst130 {} inst130~clkctrl {} lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.312ns 1.326ns 0.660ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { Managment[19] {} Managment[19]~combout {} inst130 {} inst130~clkctrl {} lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.312ns 1.326ns 0.660ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~53 inst22[6]~11 inst125[6]~1 lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.558 ns" { lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~53 {} inst22[6]~11 {} inst125[6]~1 {} lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.801ns 0.610ns 0.557ns 0.000ns } { 0.000ns 0.228ns 0.154ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { Managment[19] inst130 inst130~clkctrl lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { Managment[19] {} Managment[19]~combout {} inst130 {} inst130~clkctrl {} lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.312ns 1.326ns 0.660ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.119 ns" { Managment[19] {} Managment[19]~combout {} inst130 {} inst130~clkctrl {} lpm_ff5:Register_20|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.312ns 1.326ns 0.660ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[2\] register lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] register lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] 404.53 MHz 2.472 ns Internal " "Info: Clock \"Managment\[2\]\" has Internal fmax of 404.53 MHz between source register \"lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 2.472 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.288 ns + Longest register register " "Info: + Longest register to register delay is 2.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X31_Y13_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y13_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.053 ns) 0.538 ns inst22\[6\]~53 2 COMB LCCOMB_X27_Y13_N6 2 " "Info: 2: + IC(0.485 ns) + CELL(0.053 ns) = 0.538 ns; Loc. = LCCOMB_X27_Y13_N6; Fanout = 2; COMB Node = 'inst22\[6\]~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~53 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.154 ns) 1.302 ns inst22\[6\]~11 3 COMB LCCOMB_X27_Y11_N0 8 " "Info: 3: + IC(0.610 ns) + CELL(0.154 ns) = 1.302 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 8; COMB Node = 'inst22\[6\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { inst22[6]~53 inst22[6]~11 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.053 ns) 2.133 ns inst12\[6\]~1 4 COMB LCCOMB_X31_Y13_N2 1 " "Info: 4: + IC(0.778 ns) + CELL(0.053 ns) = 2.133 ns; Loc. = LCCOMB_X31_Y13_N2; Fanout = 1; COMB Node = 'inst12\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { inst22[6]~11 inst12[6]~1 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 888 664 712 920 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.288 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X31_Y13_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.288 ns; Loc. = LCFF_X31_Y13_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst12[6]~1 lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns ( 18.14 % ) " "Info: Total cell delay = 0.415 ns ( 18.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.873 ns ( 81.86 % ) " "Info: Total interconnect delay = 1.873 ns ( 81.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~53 inst22[6]~11 inst12[6]~1 lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~53 {} inst22[6]~11 {} inst12[6]~1 {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.485ns 0.610ns 0.778ns 0.000ns } { 0.000ns 0.053ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[2\] destination 5.226 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[2\]\" to destination register is 5.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[2\] 1 CLK PIN_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 18; CLK Node = 'Managment\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[2] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.053 ns) 2.210 ns inst36 2 COMB LCCOMB_X25_Y12_N22 1 " "Info: 2: + IC(1.293 ns) + CELL(0.053 ns) = 2.210 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 1; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { Managment[2] inst36 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 864 928 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.000 ns) 3.940 ns inst36~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.730 ns) + CELL(0.000 ns) = 3.940 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 864 928 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 5.226 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X31_Y13_N3 1 " "Info: 4: + IC(0.668 ns) + CELL(0.618 ns) = 5.226 ns; Loc. = LCFF_X31_Y13_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 29.37 % ) " "Info: Total cell delay = 1.535 ns ( 29.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 70.63 % ) " "Info: Total interconnect delay = 3.691 ns ( 70.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.226 ns" { Managment[2] inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.226 ns" { Managment[2] {} Managment[2]~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.293ns 1.730ns 0.668ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[2\] source 5.226 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[2\]\" to source register is 5.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[2\] 1 CLK PIN_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 18; CLK Node = 'Managment\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[2] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.053 ns) 2.210 ns inst36 2 COMB LCCOMB_X25_Y12_N22 1 " "Info: 2: + IC(1.293 ns) + CELL(0.053 ns) = 2.210 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 1; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { Managment[2] inst36 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 864 928 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.000 ns) 3.940 ns inst36~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.730 ns) + CELL(0.000 ns) = 3.940 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 864 928 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 5.226 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X31_Y13_N3 1 " "Info: 4: + IC(0.668 ns) + CELL(0.618 ns) = 5.226 ns; Loc. = LCFF_X31_Y13_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 29.37 % ) " "Info: Total cell delay = 1.535 ns ( 29.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 70.63 % ) " "Info: Total interconnect delay = 3.691 ns ( 70.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.226 ns" { Managment[2] inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.226 ns" { Managment[2] {} Managment[2]~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.293ns 1.730ns 0.668ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.226 ns" { Managment[2] inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.226 ns" { Managment[2] {} Managment[2]~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.293ns 1.730ns 0.668ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.226 ns" { Managment[2] {} Managment[2]~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.293ns 1.730ns 0.668ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~53 inst22[6]~11 inst12[6]~1 lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~53 {} inst22[6]~11 {} inst12[6]~1 {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.485ns 0.610ns 0.778ns 0.000ns } { 0.000ns 0.053ns 0.154ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.226 ns" { Managment[2] inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.226 ns" { Managment[2] {} Managment[2]~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.293ns 1.730ns 0.668ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.226 ns" { Managment[2] {} Managment[2]~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.293ns 1.730ns 0.668ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[18\] register lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\] register lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\] 400.0 MHz 2.5 ns Internal " "Info: Clock \"Managment\[18\]\" has Internal fmax of 400.0 MHz between source register \"lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 2.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.316 ns + Longest register register " "Info: + Longest register to register delay is 2.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X26_Y12_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N25; Fanout = 1; REG Node = 'lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.272 ns) 0.621 ns inst22\[6\]~52 2 COMB LCCOMB_X27_Y12_N26 2 " "Info: 2: + IC(0.349 ns) + CELL(0.272 ns) = 0.621 ns; Loc. = LCCOMB_X27_Y12_N26; Fanout = 2; COMB Node = 'inst22\[6\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~52 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.272 ns) 1.462 ns inst22\[6\]~11DUPLICATE 3 COMB LCCOMB_X27_Y11_N2 13 " "Info: 3: + IC(0.569 ns) + CELL(0.272 ns) = 1.462 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 13; COMB Node = 'inst22\[6\]~11DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { inst22[6]~52 inst22[6]~11DUPLICATE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.053 ns) 2.161 ns inst119\[6\]~1 4 COMB LCCOMB_X26_Y12_N24 1 " "Info: 4: + IC(0.646 ns) + CELL(0.053 ns) = 2.161 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 1; COMB Node = 'inst119\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { inst22[6]~11DUPLICATE inst119[6]~1 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3448 664 712 3480 "inst119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.316 ns lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X26_Y12_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.316 ns; Loc. = LCFF_X26_Y12_N25; Fanout = 1; REG Node = 'lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst119[6]~1 lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.752 ns ( 32.47 % ) " "Info: Total cell delay = 0.752 ns ( 32.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.564 ns ( 67.53 % ) " "Info: Total interconnect delay = 1.564 ns ( 67.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~52 inst22[6]~11DUPLICATE inst119[6]~1 lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.316 ns" { lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~52 {} inst22[6]~11DUPLICATE {} inst119[6]~1 {} lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.349ns 0.569ns 0.646ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[18\] destination 5.678 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[18\]\" to destination register is 5.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[18\] 1 CLK PIN_B8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 18; CLK Node = 'Managment\[18\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[18] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.228 ns) 2.441 ns inst124 2 COMB LCCOMB_X26_Y12_N8 1 " "Info: 2: + IC(1.356 ns) + CELL(0.228 ns) = 2.441 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 1; COMB Node = 'inst124'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { Managment[18] inst124 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3472 872 936 3520 "inst124" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.000 ns) 4.388 ns inst124~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.947 ns) + CELL(0.000 ns) = 4.388 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst124~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { inst124 inst124~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3472 872 936 3520 "inst124" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.678 ns lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X26_Y12_N25 1 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 5.678 ns; Loc. = LCFF_X26_Y12_N25; Fanout = 1; REG Node = 'lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst124~clkctrl lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 29.99 % ) " "Info: Total cell delay = 1.703 ns ( 29.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.975 ns ( 70.01 % ) " "Info: Total interconnect delay = 3.975 ns ( 70.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.678 ns" { Managment[18] inst124 inst124~clkctrl lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.678 ns" { Managment[18] {} Managment[18]~combout {} inst124 {} inst124~clkctrl {} lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.356ns 1.947ns 0.672ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[18\] source 5.678 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[18\]\" to source register is 5.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[18\] 1 CLK PIN_B8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 18; CLK Node = 'Managment\[18\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[18] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.228 ns) 2.441 ns inst124 2 COMB LCCOMB_X26_Y12_N8 1 " "Info: 2: + IC(1.356 ns) + CELL(0.228 ns) = 2.441 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 1; COMB Node = 'inst124'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { Managment[18] inst124 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3472 872 936 3520 "inst124" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.000 ns) 4.388 ns inst124~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.947 ns) + CELL(0.000 ns) = 4.388 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst124~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { inst124 inst124~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3472 872 936 3520 "inst124" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.678 ns lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X26_Y12_N25 1 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 5.678 ns; Loc. = LCFF_X26_Y12_N25; Fanout = 1; REG Node = 'lpm_ff5:Register_19\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst124~clkctrl lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 29.99 % ) " "Info: Total cell delay = 1.703 ns ( 29.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.975 ns ( 70.01 % ) " "Info: Total interconnect delay = 3.975 ns ( 70.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.678 ns" { Managment[18] inst124 inst124~clkctrl lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.678 ns" { Managment[18] {} Managment[18]~combout {} inst124 {} inst124~clkctrl {} lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.356ns 1.947ns 0.672ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.678 ns" { Managment[18] inst124 inst124~clkctrl lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.678 ns" { Managment[18] {} Managment[18]~combout {} inst124 {} inst124~clkctrl {} lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.356ns 1.947ns 0.672ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.678 ns" { Managment[18] {} Managment[18]~combout {} inst124 {} inst124~clkctrl {} lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.356ns 1.947ns 0.672ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~52 inst22[6]~11DUPLICATE inst119[6]~1 lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.316 ns" { lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~52 {} inst22[6]~11DUPLICATE {} inst119[6]~1 {} lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.349ns 0.569ns 0.646ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.678 ns" { Managment[18] inst124 inst124~clkctrl lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.678 ns" { Managment[18] {} Managment[18]~combout {} inst124 {} inst124~clkctrl {} lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.356ns 1.947ns 0.672ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.678 ns" { Managment[18] {} Managment[18]~combout {} inst124 {} inst124~clkctrl {} lpm_ff5:Register_19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.356ns 1.947ns 0.672ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[17\] register lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\] register lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\] 428.45 MHz 2.334 ns Internal " "Info: Clock \"Managment\[17\]\" has Internal fmax of 428.45 MHz between source register \"lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 2.334 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.150 ns + Longest register register " "Info: + Longest register to register delay is 2.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X26_Y12_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N19; Fanout = 1; REG Node = 'lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.154 ns) 0.455 ns inst22\[6\]~52 2 COMB LCCOMB_X27_Y12_N26 2 " "Info: 2: + IC(0.301 ns) + CELL(0.154 ns) = 0.455 ns; Loc. = LCCOMB_X27_Y12_N26; Fanout = 2; COMB Node = 'inst22\[6\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~52 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.272 ns) 1.296 ns inst22\[6\]~11DUPLICATE 3 COMB LCCOMB_X27_Y11_N2 13 " "Info: 3: + IC(0.569 ns) + CELL(0.272 ns) = 1.296 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 13; COMB Node = 'inst22\[6\]~11DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { inst22[6]~52 inst22[6]~11DUPLICATE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.053 ns) 1.995 ns inst113\[6\]~1 4 COMB LCCOMB_X26_Y12_N18 1 " "Info: 4: + IC(0.646 ns) + CELL(0.053 ns) = 1.995 ns; Loc. = LCCOMB_X26_Y12_N18; Fanout = 1; COMB Node = 'inst113\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { inst22[6]~11DUPLICATE inst113[6]~1 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3288 664 712 3320 "inst113" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.150 ns lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X26_Y12_N19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.150 ns; Loc. = LCFF_X26_Y12_N19; Fanout = 1; REG Node = 'lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst113[6]~1 lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.634 ns ( 29.49 % ) " "Info: Total cell delay = 0.634 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.516 ns ( 70.51 % ) " "Info: Total interconnect delay = 1.516 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~52 inst22[6]~11DUPLICATE inst113[6]~1 lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.150 ns" { lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~52 {} inst22[6]~11DUPLICATE {} inst113[6]~1 {} lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.301ns 0.569ns 0.646ns 0.000ns } { 0.000ns 0.154ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[17\] destination 5.409 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[17\]\" to destination register is 5.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[17\] 1 CLK PIN_A8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 18; CLK Node = 'Managment\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[17] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.228 ns) 2.403 ns inst118 2 COMB LCCOMB_X26_Y12_N22 1 " "Info: 2: + IC(1.318 ns) + CELL(0.228 ns) = 2.403 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 1; COMB Node = 'inst118'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { Managment[17] inst118 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3312 872 936 3360 "inst118" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.000 ns) 4.120 ns inst118~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(1.717 ns) + CELL(0.000 ns) = 4.120 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'inst118~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { inst118 inst118~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3312 872 936 3360 "inst118" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 5.409 ns lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X26_Y12_N19 1 " "Info: 4: + IC(0.671 ns) + CELL(0.618 ns) = 5.409 ns; Loc. = LCFF_X26_Y12_N19; Fanout = 1; REG Node = 'lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { inst118~clkctrl lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 31.48 % ) " "Info: Total cell delay = 1.703 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.706 ns ( 68.52 % ) " "Info: Total interconnect delay = 3.706 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { Managment[17] inst118 inst118~clkctrl lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { Managment[17] {} Managment[17]~combout {} inst118 {} inst118~clkctrl {} lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.318ns 1.717ns 0.671ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[17\] source 5.409 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[17\]\" to source register is 5.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[17\] 1 CLK PIN_A8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 18; CLK Node = 'Managment\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[17] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.228 ns) 2.403 ns inst118 2 COMB LCCOMB_X26_Y12_N22 1 " "Info: 2: + IC(1.318 ns) + CELL(0.228 ns) = 2.403 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 1; COMB Node = 'inst118'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { Managment[17] inst118 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3312 872 936 3360 "inst118" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.000 ns) 4.120 ns inst118~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(1.717 ns) + CELL(0.000 ns) = 4.120 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'inst118~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { inst118 inst118~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3312 872 936 3360 "inst118" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 5.409 ns lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X26_Y12_N19 1 " "Info: 4: + IC(0.671 ns) + CELL(0.618 ns) = 5.409 ns; Loc. = LCFF_X26_Y12_N19; Fanout = 1; REG Node = 'lpm_ff5:Register_18\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { inst118~clkctrl lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 31.48 % ) " "Info: Total cell delay = 1.703 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.706 ns ( 68.52 % ) " "Info: Total interconnect delay = 3.706 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { Managment[17] inst118 inst118~clkctrl lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { Managment[17] {} Managment[17]~combout {} inst118 {} inst118~clkctrl {} lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.318ns 1.717ns 0.671ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { Managment[17] inst118 inst118~clkctrl lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { Managment[17] {} Managment[17]~combout {} inst118 {} inst118~clkctrl {} lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.318ns 1.717ns 0.671ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { Managment[17] {} Managment[17]~combout {} inst118 {} inst118~clkctrl {} lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.318ns 1.717ns 0.671ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~52 inst22[6]~11DUPLICATE inst113[6]~1 lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.150 ns" { lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~52 {} inst22[6]~11DUPLICATE {} inst113[6]~1 {} lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.301ns 0.569ns 0.646ns 0.000ns } { 0.000ns 0.154ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { Managment[17] inst118 inst118~clkctrl lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { Managment[17] {} Managment[17]~combout {} inst118 {} inst118~clkctrl {} lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.318ns 1.717ns 0.671ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { Managment[17] {} Managment[17]~combout {} inst118 {} inst118~clkctrl {} lpm_ff5:Register_18|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.318ns 1.717ns 0.671ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[0\] register lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\] register lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\] 481.7 MHz 2.076 ns Internal " "Info: Clock \"Managment\[0\]\" has Internal fmax of 481.7 MHz between source register \"lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 2.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.892 ns + Longest register register " "Info: + Longest register to register delay is 1.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X27_Y12_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N31; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 0.251 ns inst22\[6\]~52 2 COMB LCCOMB_X27_Y12_N26 2 " "Info: 2: + IC(0.198 ns) + CELL(0.053 ns) = 0.251 ns; Loc. = LCCOMB_X27_Y12_N26; Fanout = 2; COMB Node = 'inst22\[6\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~52 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.272 ns) 1.092 ns inst22\[6\]~11DUPLICATE 3 COMB LCCOMB_X27_Y11_N2 13 " "Info: 3: + IC(0.569 ns) + CELL(0.272 ns) = 1.092 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 13; COMB Node = 'inst22\[6\]~11DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { inst22[6]~52 inst22[6]~11DUPLICATE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.053 ns) 1.737 ns inst\[6\]~2 4 COMB LCCOMB_X27_Y12_N30 1 " "Info: 4: + IC(0.592 ns) + CELL(0.053 ns) = 1.737 ns; Loc. = LCCOMB_X27_Y12_N30; Fanout = 1; COMB Node = 'inst\[6\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { inst22[6]~11DUPLICATE inst[6]~2 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 576 664 712 608 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.892 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X27_Y12_N31 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.892 ns; Loc. = LCFF_X27_Y12_N31; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst[6]~2 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 28.17 % ) " "Info: Total cell delay = 0.533 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.359 ns ( 71.83 % ) " "Info: Total interconnect delay = 1.359 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~52 inst22[6]~11DUPLICATE inst[6]~2 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.892 ns" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~52 {} inst22[6]~11DUPLICATE {} inst[6]~2 {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.198ns 0.569ns 0.592ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[0\] destination 5.407 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[0\]\" to destination register is 5.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[0\] 1 CLK PIN_AB7 17 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 17; CLK Node = 'Managment\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[0] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.225 ns) 2.383 ns inst34 2 COMB LCCOMB_X27_Y12_N2 1 " "Info: 2: + IC(1.301 ns) + CELL(0.225 ns) = 2.383 ns; Loc. = LCCOMB_X27_Y12_N2; Fanout = 1; COMB Node = 'inst34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { Managment[0] inst34 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 864 928 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.000 ns) 4.114 ns inst34~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.731 ns) + CELL(0.000 ns) = 4.114 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 864 928 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 5.407 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X27_Y12_N31 1 " "Info: 4: + IC(0.675 ns) + CELL(0.618 ns) = 5.407 ns; Loc. = LCFF_X27_Y12_N31; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 31.44 % ) " "Info: Total cell delay = 1.700 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.707 ns ( 68.56 % ) " "Info: Total interconnect delay = 3.707 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.407 ns" { Managment[0] inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.407 ns" { Managment[0] {} Managment[0]~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.301ns 1.731ns 0.675ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[0\] source 5.407 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[0\]\" to source register is 5.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[0\] 1 CLK PIN_AB7 17 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 17; CLK Node = 'Managment\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[0] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.225 ns) 2.383 ns inst34 2 COMB LCCOMB_X27_Y12_N2 1 " "Info: 2: + IC(1.301 ns) + CELL(0.225 ns) = 2.383 ns; Loc. = LCCOMB_X27_Y12_N2; Fanout = 1; COMB Node = 'inst34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { Managment[0] inst34 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 864 928 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.000 ns) 4.114 ns inst34~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.731 ns) + CELL(0.000 ns) = 4.114 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 864 928 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 5.407 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X27_Y12_N31 1 " "Info: 4: + IC(0.675 ns) + CELL(0.618 ns) = 5.407 ns; Loc. = LCFF_X27_Y12_N31; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 31.44 % ) " "Info: Total cell delay = 1.700 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.707 ns ( 68.56 % ) " "Info: Total interconnect delay = 3.707 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.407 ns" { Managment[0] inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.407 ns" { Managment[0] {} Managment[0]~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.301ns 1.731ns 0.675ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.407 ns" { Managment[0] inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.407 ns" { Managment[0] {} Managment[0]~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.301ns 1.731ns 0.675ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.407 ns" { Managment[0] {} Managment[0]~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.301ns 1.731ns 0.675ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~52 inst22[6]~11DUPLICATE inst[6]~2 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.892 ns" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~52 {} inst22[6]~11DUPLICATE {} inst[6]~2 {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.198ns 0.569ns 0.592ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.407 ns" { Managment[0] inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.407 ns" { Managment[0] {} Managment[0]~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.301ns 1.731ns 0.675ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.407 ns" { Managment[0] {} Managment[0]~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.301ns 1.731ns 0.675ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[7\] register lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\] 396.51 MHz 2.522 ns Internal " "Info: Clock \"Managment\[7\]\" has Internal fmax of 396.51 MHz between source register \"lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 2.522 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.338 ns + Longest register register " "Info: + Longest register to register delay is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X29_Y13_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N21; Fanout = 1; REG Node = 'lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.228 ns) 0.840 ns inst22\[0\]~35 2 COMB LCCOMB_X30_Y11_N8 1 " "Info: 2: + IC(0.612 ns) + CELL(0.228 ns) = 0.840 ns; Loc. = LCCOMB_X30_Y11_N8; Fanout = 1; COMB Node = 'inst22\[0\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~35 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.366 ns) 1.470 ns inst22\[0\]~39 3 COMB LCCOMB_X30_Y11_N24 21 " "Info: 3: + IC(0.264 ns) + CELL(0.366 ns) = 1.470 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 21; COMB Node = 'inst22\[0\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { inst22[0]~35 inst22[0]~39 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.053 ns) 2.183 ns inst53\[0\]~7 4 COMB LCCOMB_X29_Y13_N20 1 " "Info: 4: + IC(0.660 ns) + CELL(0.053 ns) = 2.183 ns; Loc. = LCCOMB_X29_Y13_N20; Fanout = 1; COMB Node = 'inst53\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { inst22[0]~39 inst53[0]~7 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1688 664 712 1720 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.338 ns lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X29_Y13_N21 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.338 ns; Loc. = LCFF_X29_Y13_N21; Fanout = 1; REG Node = 'lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst53[0]~7 lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.802 ns ( 34.30 % ) " "Info: Total cell delay = 0.802 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 65.70 % ) " "Info: Total interconnect delay = 1.536 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~35 inst22[0]~39 inst53[0]~7 lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] {} inst22[0]~35 {} inst22[0]~39 {} inst53[0]~7 {} lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.612ns 0.264ns 0.660ns 0.000ns } { 0.000ns 0.228ns 0.366ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[7\] destination 5.311 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[7\]\" to destination register is 5.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[7\] 1 CLK PIN_B7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B7; Fanout = 18; CLK Node = 'Managment\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[7] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.228 ns) 2.472 ns inst58 2 COMB LCCOMB_X29_Y13_N22 1 " "Info: 2: + IC(1.387 ns) + CELL(0.228 ns) = 2.472 ns; Loc. = LCCOMB_X29_Y13_N22; Fanout = 1; COMB Node = 'inst58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { Managment[7] inst58 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1712 872 936 1760 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.000 ns) 4.003 ns inst58~clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(1.531 ns) + CELL(0.000 ns) = 4.003 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'inst58~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { inst58 inst58~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1712 872 936 1760 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.618 ns) 5.311 ns lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X29_Y13_N21 1 " "Info: 4: + IC(0.690 ns) + CELL(0.618 ns) = 5.311 ns; Loc. = LCFF_X29_Y13_N21; Fanout = 1; REG Node = 'lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { inst58~clkctrl lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 32.07 % ) " "Info: Total cell delay = 1.703 ns ( 32.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.608 ns ( 67.93 % ) " "Info: Total interconnect delay = 3.608 ns ( 67.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { Managment[7] inst58 inst58~clkctrl lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { Managment[7] {} Managment[7]~combout {} inst58 {} inst58~clkctrl {} lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.387ns 1.531ns 0.690ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[7\] source 5.311 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[7\]\" to source register is 5.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[7\] 1 CLK PIN_B7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B7; Fanout = 18; CLK Node = 'Managment\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[7] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.228 ns) 2.472 ns inst58 2 COMB LCCOMB_X29_Y13_N22 1 " "Info: 2: + IC(1.387 ns) + CELL(0.228 ns) = 2.472 ns; Loc. = LCCOMB_X29_Y13_N22; Fanout = 1; COMB Node = 'inst58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { Managment[7] inst58 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1712 872 936 1760 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.000 ns) 4.003 ns inst58~clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(1.531 ns) + CELL(0.000 ns) = 4.003 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'inst58~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { inst58 inst58~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1712 872 936 1760 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.618 ns) 5.311 ns lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X29_Y13_N21 1 " "Info: 4: + IC(0.690 ns) + CELL(0.618 ns) = 5.311 ns; Loc. = LCFF_X29_Y13_N21; Fanout = 1; REG Node = 'lpm_ff5:Register_8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { inst58~clkctrl lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 32.07 % ) " "Info: Total cell delay = 1.703 ns ( 32.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.608 ns ( 67.93 % ) " "Info: Total interconnect delay = 3.608 ns ( 67.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { Managment[7] inst58 inst58~clkctrl lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { Managment[7] {} Managment[7]~combout {} inst58 {} inst58~clkctrl {} lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.387ns 1.531ns 0.690ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { Managment[7] inst58 inst58~clkctrl lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { Managment[7] {} Managment[7]~combout {} inst58 {} inst58~clkctrl {} lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.387ns 1.531ns 0.690ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { Managment[7] {} Managment[7]~combout {} inst58 {} inst58~clkctrl {} lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.387ns 1.531ns 0.690ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~35 inst22[0]~39 inst53[0]~7 lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] {} inst22[0]~35 {} inst22[0]~39 {} inst53[0]~7 {} lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.612ns 0.264ns 0.660ns 0.000ns } { 0.000ns 0.228ns 0.366ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { Managment[7] inst58 inst58~clkctrl lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { Managment[7] {} Managment[7]~combout {} inst58 {} inst58~clkctrl {} lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.387ns 1.531ns 0.690ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { Managment[7] {} Managment[7]~combout {} inst58 {} inst58~clkctrl {} lpm_ff5:Register_8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.387ns 1.531ns 0.690ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[10\] register lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\] 360.49 MHz 2.774 ns Internal " "Info: Clock \"Managment\[10\]\" has Internal fmax of 360.49 MHz between source register \"lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 2.774 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.590 ns + Longest register register " "Info: + Longest register to register delay is 2.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X30_Y14_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y14_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.053 ns) 0.863 ns inst22\[0\]~34 2 COMB LCCOMB_X29_Y13_N14 1 " "Info: 2: + IC(0.810 ns) + CELL(0.053 ns) = 0.863 ns; Loc. = LCCOMB_X29_Y13_N14; Fanout = 1; COMB Node = 'inst22\[0\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~34 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.225 ns) 1.693 ns inst22\[0\]~39 3 COMB LCCOMB_X30_Y11_N24 21 " "Info: 3: + IC(0.605 ns) + CELL(0.225 ns) = 1.693 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 21; COMB Node = 'inst22\[0\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst22[0]~34 inst22[0]~39 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.053 ns) 2.435 ns inst71\[0\]~7 4 COMB LCCOMB_X30_Y14_N6 1 " "Info: 4: + IC(0.689 ns) + CELL(0.053 ns) = 2.435 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 1; COMB Node = 'inst71\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { inst22[0]~39 inst71[0]~7 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2168 664 712 2200 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.590 ns lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X30_Y14_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.590 ns; Loc. = LCFF_X30_Y14_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst71[0]~7 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.486 ns ( 18.76 % ) " "Info: Total cell delay = 0.486 ns ( 18.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 81.24 % ) " "Info: Total interconnect delay = 2.104 ns ( 81.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~34 inst22[0]~39 inst71[0]~7 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.590 ns" { lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] {} inst22[0]~34 {} inst22[0]~39 {} inst71[0]~7 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.810ns 0.605ns 0.689ns 0.000ns } { 0.000ns 0.053ns 0.225ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[10\] destination 4.111 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[10\]\" to destination register is 4.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[10\] 1 CLK PIN_N22 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 18; CLK Node = 'Managment\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[10] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.225 ns) 2.690 ns inst76 2 COMB LCCOMB_X26_Y11_N12 8 " "Info: 2: + IC(1.601 ns) + CELL(0.225 ns) = 2.690 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'inst76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { Managment[10] inst76 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2192 872 936 2240 "inst76" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.618 ns) 4.111 ns lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X30_Y14_N7 1 " "Info: 3: + IC(0.803 ns) + CELL(0.618 ns) = 4.111 ns; Loc. = LCFF_X30_Y14_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 41.52 % ) " "Info: Total cell delay = 1.707 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.404 ns ( 58.48 % ) " "Info: Total interconnect delay = 2.404 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.111 ns" { Managment[10] inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.111 ns" { Managment[10] {} Managment[10]~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.601ns 0.803ns } { 0.000ns 0.864ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[10\] source 4.111 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[10\]\" to source register is 4.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[10\] 1 CLK PIN_N22 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 18; CLK Node = 'Managment\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[10] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.225 ns) 2.690 ns inst76 2 COMB LCCOMB_X26_Y11_N12 8 " "Info: 2: + IC(1.601 ns) + CELL(0.225 ns) = 2.690 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'inst76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { Managment[10] inst76 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2192 872 936 2240 "inst76" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.618 ns) 4.111 ns lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X30_Y14_N7 1 " "Info: 3: + IC(0.803 ns) + CELL(0.618 ns) = 4.111 ns; Loc. = LCFF_X30_Y14_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 41.52 % ) " "Info: Total cell delay = 1.707 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.404 ns ( 58.48 % ) " "Info: Total interconnect delay = 2.404 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.111 ns" { Managment[10] inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.111 ns" { Managment[10] {} Managment[10]~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.601ns 0.803ns } { 0.000ns 0.864ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.111 ns" { Managment[10] inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.111 ns" { Managment[10] {} Managment[10]~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.601ns 0.803ns } { 0.000ns 0.864ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.111 ns" { Managment[10] {} Managment[10]~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.601ns 0.803ns } { 0.000ns 0.864ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~34 inst22[0]~39 inst71[0]~7 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.590 ns" { lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] {} inst22[0]~34 {} inst22[0]~39 {} inst71[0]~7 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.810ns 0.605ns 0.689ns 0.000ns } { 0.000ns 0.053ns 0.225ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.111 ns" { Managment[10] inst76 lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.111 ns" { Managment[10] {} Managment[10]~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.601ns 0.803ns } { 0.000ns 0.864ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.111 ns" { Managment[10] {} Managment[10]~combout {} inst76 {} lpm_ff5:Register_11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.601ns 0.803ns } { 0.000ns 0.864ns 0.225ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[9\] register lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\] 374.81 MHz 2.668 ns Internal " "Info: Clock \"Managment\[9\]\" has Internal fmax of 374.81 MHz between source register \"lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 2.668 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.484 ns + Longest register register " "Info: + Longest register to register delay is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X30_Y10_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 1; REG Node = 'lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.228 ns) 0.864 ns inst22\[0\]~34 2 COMB LCCOMB_X29_Y13_N14 1 " "Info: 2: + IC(0.636 ns) + CELL(0.228 ns) = 0.864 ns; Loc. = LCCOMB_X29_Y13_N14; Fanout = 1; COMB Node = 'inst22\[0\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~34 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.225 ns) 1.694 ns inst22\[0\]~39 3 COMB LCCOMB_X30_Y11_N24 21 " "Info: 3: + IC(0.605 ns) + CELL(0.225 ns) = 1.694 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 21; COMB Node = 'inst22\[0\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst22[0]~34 inst22[0]~39 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.053 ns) 2.329 ns inst65\[0\]~7 4 COMB LCCOMB_X30_Y10_N8 1 " "Info: 4: + IC(0.582 ns) + CELL(0.053 ns) = 2.329 ns; Loc. = LCCOMB_X30_Y10_N8; Fanout = 1; COMB Node = 'inst65\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { inst22[0]~39 inst65[0]~7 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2008 664 712 2040 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.484 ns lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X30_Y10_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.484 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 1; REG Node = 'lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst65[0]~7 lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 26.61 % ) " "Info: Total cell delay = 0.661 ns ( 26.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 73.39 % ) " "Info: Total interconnect delay = 1.823 ns ( 73.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~34 inst22[0]~39 inst65[0]~7 lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] {} inst22[0]~34 {} inst22[0]~39 {} inst65[0]~7 {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.636ns 0.605ns 0.582ns 0.000ns } { 0.000ns 0.228ns 0.225ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[9\] destination 5.553 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[9\]\" to destination register is 5.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Managment\[9\] 1 CLK PIN_Y7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 18; CLK Node = 'Managment\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[9] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.225 ns) 2.341 ns inst70 2 COMB LCCOMB_X29_Y13_N12 1 " "Info: 2: + IC(1.269 ns) + CELL(0.225 ns) = 2.341 ns; Loc. = LCCOMB_X29_Y13_N12; Fanout = 1; COMB Node = 'inst70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Managment[9] inst70 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2032 872 936 2080 "inst70" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.000 ns) 4.276 ns inst70~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.935 ns) + CELL(0.000 ns) = 4.276 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'inst70~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { inst70 inst70~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2032 872 936 2080 "inst70" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 5.553 ns lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X30_Y10_N9 1 " "Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.553 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 1; REG Node = 'lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { inst70~clkctrl lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 30.43 % ) " "Info: Total cell delay = 1.690 ns ( 30.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.863 ns ( 69.57 % ) " "Info: Total interconnect delay = 3.863 ns ( 69.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { Managment[9] inst70 inst70~clkctrl lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { Managment[9] {} Managment[9]~combout {} inst70 {} inst70~clkctrl {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.269ns 1.935ns 0.659ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[9\] source 5.553 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[9\]\" to source register is 5.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Managment\[9\] 1 CLK PIN_Y7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 18; CLK Node = 'Managment\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[9] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.225 ns) 2.341 ns inst70 2 COMB LCCOMB_X29_Y13_N12 1 " "Info: 2: + IC(1.269 ns) + CELL(0.225 ns) = 2.341 ns; Loc. = LCCOMB_X29_Y13_N12; Fanout = 1; COMB Node = 'inst70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Managment[9] inst70 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2032 872 936 2080 "inst70" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.000 ns) 4.276 ns inst70~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.935 ns) + CELL(0.000 ns) = 4.276 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'inst70~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { inst70 inst70~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2032 872 936 2080 "inst70" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 5.553 ns lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X30_Y10_N9 1 " "Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.553 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 1; REG Node = 'lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { inst70~clkctrl lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 30.43 % ) " "Info: Total cell delay = 1.690 ns ( 30.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.863 ns ( 69.57 % ) " "Info: Total interconnect delay = 3.863 ns ( 69.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { Managment[9] inst70 inst70~clkctrl lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { Managment[9] {} Managment[9]~combout {} inst70 {} inst70~clkctrl {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.269ns 1.935ns 0.659ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { Managment[9] inst70 inst70~clkctrl lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { Managment[9] {} Managment[9]~combout {} inst70 {} inst70~clkctrl {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.269ns 1.935ns 0.659ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { Managment[9] {} Managment[9]~combout {} inst70 {} inst70~clkctrl {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.269ns 1.935ns 0.659ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] inst22[0]~34 inst22[0]~39 inst65[0]~7 lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] {} inst22[0]~34 {} inst22[0]~39 {} inst65[0]~7 {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.636ns 0.605ns 0.582ns 0.000ns } { 0.000ns 0.228ns 0.225ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { Managment[9] inst70 inst70~clkctrl lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { Managment[9] {} Managment[9]~combout {} inst70 {} inst70~clkctrl {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.269ns 1.935ns 0.659ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.553 ns" { Managment[9] {} Managment[9]~combout {} inst70 {} inst70~clkctrl {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.269ns 1.935ns 0.659ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[3\] register lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\] register lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\] 346.26 MHz 2.888 ns Internal " "Info: Clock \"Managment\[3\]\" has Internal fmax of 346.26 MHz between source register \"lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 2.888 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.704 ns + Longest register register " "Info: + Longest register to register delay is 2.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X26_Y14_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y14_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.272 ns) 1.135 ns inst22\[6\]~76 2 COMB LCCOMB_X27_Y11_N12 2 " "Info: 2: + IC(0.863 ns) + CELL(0.272 ns) = 1.135 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 2; COMB Node = 'inst22\[6\]~76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~76 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.272 ns) 1.657 ns inst22\[6\]~10 3 COMB LCCOMB_X27_Y11_N16 16 " "Info: 3: + IC(0.250 ns) + CELL(0.272 ns) = 1.657 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 16; COMB Node = 'inst22\[6\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { inst22[6]~76 inst22[6]~10 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.053 ns) 2.549 ns inst15\[6\]~1 4 COMB LCCOMB_X26_Y14_N6 1 " "Info: 4: + IC(0.839 ns) + CELL(0.053 ns) = 2.549 ns; Loc. = LCCOMB_X26_Y14_N6; Fanout = 1; COMB Node = 'inst15\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { inst22[6]~10 inst15[6]~1 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1048 664 712 1080 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.704 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X26_Y14_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.704 ns; Loc. = LCFF_X26_Y14_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst15[6]~1 lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.752 ns ( 27.81 % ) " "Info: Total cell delay = 0.752 ns ( 27.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.952 ns ( 72.19 % ) " "Info: Total interconnect delay = 1.952 ns ( 72.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~76 inst22[6]~10 inst15[6]~1 lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.704 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~76 {} inst22[6]~10 {} inst15[6]~1 {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.863ns 0.250ns 0.839ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[3\] destination 5.098 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[3\]\" to destination register is 5.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns Managment\[3\] 1 CLK PIN_P6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 18; CLK Node = 'Managment\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[3] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.225 ns) 2.206 ns inst37 2 COMB LCCOMB_X29_Y11_N20 1 " "Info: 2: + IC(1.181 ns) + CELL(0.225 ns) = 2.206 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { Managment[3] inst37 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 872 936 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.000 ns) 3.811 ns inst37~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(1.605 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 872 936 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 5.098 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X26_Y14_N7 1 " "Info: 4: + IC(0.669 ns) + CELL(0.618 ns) = 5.098 ns; Loc. = LCFF_X26_Y14_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 32.23 % ) " "Info: Total cell delay = 1.643 ns ( 32.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.455 ns ( 67.77 % ) " "Info: Total interconnect delay = 3.455 ns ( 67.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { Managment[3] inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { Managment[3] {} Managment[3]~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.181ns 1.605ns 0.669ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[3\] source 5.098 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[3\]\" to source register is 5.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns Managment\[3\] 1 CLK PIN_P6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 18; CLK Node = 'Managment\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[3] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.225 ns) 2.206 ns inst37 2 COMB LCCOMB_X29_Y11_N20 1 " "Info: 2: + IC(1.181 ns) + CELL(0.225 ns) = 2.206 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { Managment[3] inst37 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 872 936 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.000 ns) 3.811 ns inst37~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(1.605 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 872 936 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 5.098 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X26_Y14_N7 1 " "Info: 4: + IC(0.669 ns) + CELL(0.618 ns) = 5.098 ns; Loc. = LCFF_X26_Y14_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 32.23 % ) " "Info: Total cell delay = 1.643 ns ( 32.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.455 ns ( 67.77 % ) " "Info: Total interconnect delay = 3.455 ns ( 67.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { Managment[3] inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { Managment[3] {} Managment[3]~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.181ns 1.605ns 0.669ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { Managment[3] inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { Managment[3] {} Managment[3]~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.181ns 1.605ns 0.669ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { Managment[3] {} Managment[3]~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.181ns 1.605ns 0.669ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~76 inst22[6]~10 inst15[6]~1 lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.704 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~76 {} inst22[6]~10 {} inst15[6]~1 {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.863ns 0.250ns 0.839ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { Managment[3] inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { Managment[3] {} Managment[3]~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.181ns 1.605ns 0.669ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { Managment[3] {} Managment[3]~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.181ns 1.605ns 0.669ns } { 0.000ns 0.800ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[4\] register lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\] register lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\] 343.17 MHz 2.914 ns Internal " "Info: Clock \"Managment\[4\]\" has Internal fmax of 343.17 MHz between source register \"lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination register \"lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (period= 2.914 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.730 ns + Longest register register " "Info: + Longest register to register delay is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X29_Y11_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N23; Fanout = 1; REG Node = 'lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.053 ns) 0.597 ns inst22\[4\]~80 2 COMB LCCOMB_X25_Y11_N6 2 " "Info: 2: + IC(0.544 ns) + CELL(0.053 ns) = 0.597 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 2; COMB Node = 'inst22\[4\]~80'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~80 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.272 ns) 1.685 ns inst22\[4\]~18 3 COMB LCCOMB_X27_Y13_N16 14 " "Info: 3: + IC(0.816 ns) + CELL(0.272 ns) = 1.685 ns; Loc. = LCCOMB_X27_Y13_N16; Fanout = 14; COMB Node = 'inst22\[4\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { inst22[4]~80 inst22[4]~18 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.053 ns) 2.575 ns inst18\[4\]~3 4 COMB LCCOMB_X29_Y11_N22 1 " "Info: 4: + IC(0.837 ns) + CELL(0.053 ns) = 2.575 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 1; COMB Node = 'inst18\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { inst22[4]~18 inst18[4]~3 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1208 664 712 1240 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.730 ns lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\] 5 REG LCFF_X29_Y11_N23 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.730 ns; Loc. = LCFF_X29_Y11_N23; Fanout = 1; REG Node = 'lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst18[4]~3 lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 19.52 % ) " "Info: Total cell delay = 0.533 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.197 ns ( 80.48 % ) " "Info: Total interconnect delay = 2.197 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~80 inst22[4]~18 inst18[4]~3 lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~80 {} inst22[4]~18 {} inst18[4]~3 {} lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.544ns 0.816ns 0.837ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[4\] destination 5.424 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[4\]\" to destination register is 5.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[4\] 1 CLK PIN_C7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C7; Fanout = 18; CLK Node = 'Managment\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[4] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.225 ns) 2.497 ns inst40 2 COMB LCCOMB_X29_Y11_N26 1 " "Info: 2: + IC(1.415 ns) + CELL(0.225 ns) = 2.497 ns; Loc. = LCCOMB_X29_Y11_N26; Fanout = 1; COMB Node = 'inst40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { Managment[4] inst40 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1232 872 936 1280 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.000 ns) 4.143 ns inst40~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.646 ns) + CELL(0.000 ns) = 4.143 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst40~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst40 inst40~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1232 872 936 1280 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.424 ns lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X29_Y11_N23 1 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.424 ns; Loc. = LCFF_X29_Y11_N23; Fanout = 1; REG Node = 'lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst40~clkctrl lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 31.34 % ) " "Info: Total cell delay = 1.700 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.724 ns ( 68.66 % ) " "Info: Total interconnect delay = 3.724 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { Managment[4] inst40 inst40~clkctrl lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { Managment[4] {} Managment[4]~combout {} inst40 {} inst40~clkctrl {} lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.415ns 1.646ns 0.663ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[4\] source 5.424 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[4\]\" to source register is 5.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[4\] 1 CLK PIN_C7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C7; Fanout = 18; CLK Node = 'Managment\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[4] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.225 ns) 2.497 ns inst40 2 COMB LCCOMB_X29_Y11_N26 1 " "Info: 2: + IC(1.415 ns) + CELL(0.225 ns) = 2.497 ns; Loc. = LCCOMB_X29_Y11_N26; Fanout = 1; COMB Node = 'inst40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { Managment[4] inst40 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1232 872 936 1280 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.000 ns) 4.143 ns inst40~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.646 ns) + CELL(0.000 ns) = 4.143 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst40~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst40 inst40~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1232 872 936 1280 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.424 ns lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X29_Y11_N23 1 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.424 ns; Loc. = LCFF_X29_Y11_N23; Fanout = 1; REG Node = 'lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst40~clkctrl lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 31.34 % ) " "Info: Total cell delay = 1.700 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.724 ns ( 68.66 % ) " "Info: Total interconnect delay = 3.724 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { Managment[4] inst40 inst40~clkctrl lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { Managment[4] {} Managment[4]~combout {} inst40 {} inst40~clkctrl {} lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.415ns 1.646ns 0.663ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { Managment[4] inst40 inst40~clkctrl lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { Managment[4] {} Managment[4]~combout {} inst40 {} inst40~clkctrl {} lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.415ns 1.646ns 0.663ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { Managment[4] {} Managment[4]~combout {} inst40 {} inst40~clkctrl {} lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.415ns 1.646ns 0.663ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~80 inst22[4]~18 inst18[4]~3 lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~80 {} inst22[4]~18 {} inst18[4]~3 {} lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.544ns 0.816ns 0.837ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { Managment[4] inst40 inst40~clkctrl lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { Managment[4] {} Managment[4]~combout {} inst40 {} inst40~clkctrl {} lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.415ns 1.646ns 0.663ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { Managment[4] {} Managment[4]~combout {} inst40 {} inst40~clkctrl {} lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.415ns 1.646ns 0.663ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[1\] register lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] register lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] 354.36 MHz 2.822 ns Internal " "Info: Clock \"Managment\[1\]\" has Internal fmax of 354.36 MHz between source register \"lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination register \"lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (period= 2.822 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.638 ns + Longest register register " "Info: + Longest register to register delay is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X25_Y11_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.272 ns) 0.536 ns inst22\[4\]~80 2 COMB LCCOMB_X25_Y11_N6 2 " "Info: 2: + IC(0.264 ns) + CELL(0.272 ns) = 0.536 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 2; COMB Node = 'inst22\[4\]~80'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~80 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.272 ns) 1.624 ns inst22\[4\]~18 3 COMB LCCOMB_X27_Y13_N16 14 " "Info: 3: + IC(0.816 ns) + CELL(0.272 ns) = 1.624 ns; Loc. = LCCOMB_X27_Y13_N16; Fanout = 14; COMB Node = 'inst22\[4\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { inst22[4]~80 inst22[4]~18 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.053 ns) 2.483 ns inst9\[4\]~3 4 COMB LCCOMB_X25_Y11_N2 1 " "Info: 4: + IC(0.806 ns) + CELL(0.053 ns) = 2.483 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 1; COMB Node = 'inst9\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { inst22[4]~18 inst9[4]~3 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 728 664 712 760 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.638 ns lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] 5 REG LCFF_X25_Y11_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.638 ns; Loc. = LCFF_X25_Y11_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst9[4]~3 lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.752 ns ( 28.51 % ) " "Info: Total cell delay = 0.752 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.886 ns ( 71.49 % ) " "Info: Total interconnect delay = 1.886 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~80 inst22[4]~18 inst9[4]~3 lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~80 {} inst22[4]~18 {} inst9[4]~3 {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.264ns 0.816ns 0.806ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[1\] destination 5.262 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[1\]\" to destination register is 5.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[1\] 1 CLK PIN_AA6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 18; CLK Node = 'Managment\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[1] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.225 ns) 2.357 ns inst35 2 COMB LCCOMB_X30_Y14_N16 1 " "Info: 2: + IC(1.275 ns) + CELL(0.225 ns) = 2.357 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 1; COMB Node = 'inst35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Managment[1] inst35 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 872 936 800 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.000 ns) 3.948 ns inst35~clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(1.591 ns) + CELL(0.000 ns) = 3.948 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst35~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { inst35 inst35~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 872 936 800 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.618 ns) 5.262 ns lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X25_Y11_N3 1 " "Info: 4: + IC(0.696 ns) + CELL(0.618 ns) = 5.262 ns; Loc. = LCFF_X25_Y11_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 32.31 % ) " "Info: Total cell delay = 1.700 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.562 ns ( 67.69 % ) " "Info: Total interconnect delay = 3.562 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { Managment[1] inst35 inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.275ns 1.591ns 0.696ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[1\] source 5.262 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[1\]\" to source register is 5.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[1\] 1 CLK PIN_AA6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 18; CLK Node = 'Managment\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[1] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.225 ns) 2.357 ns inst35 2 COMB LCCOMB_X30_Y14_N16 1 " "Info: 2: + IC(1.275 ns) + CELL(0.225 ns) = 2.357 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 1; COMB Node = 'inst35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Managment[1] inst35 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 872 936 800 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.000 ns) 3.948 ns inst35~clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(1.591 ns) + CELL(0.000 ns) = 3.948 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst35~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { inst35 inst35~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 872 936 800 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.618 ns) 5.262 ns lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X25_Y11_N3 1 " "Info: 4: + IC(0.696 ns) + CELL(0.618 ns) = 5.262 ns; Loc. = LCFF_X25_Y11_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 32.31 % ) " "Info: Total cell delay = 1.700 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.562 ns ( 67.69 % ) " "Info: Total interconnect delay = 3.562 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { Managment[1] inst35 inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.275ns 1.591ns 0.696ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { Managment[1] inst35 inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.275ns 1.591ns 0.696ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.275ns 1.591ns 0.696ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~80 inst22[4]~18 inst9[4]~3 lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~80 {} inst22[4]~18 {} inst9[4]~3 {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.264ns 0.816ns 0.806ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { Managment[1] inst35 inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.275ns 1.591ns 0.696ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.275ns 1.591ns 0.696ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[6\] register lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\] register lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\] 363.11 MHz 2.754 ns Internal " "Info: Clock \"Managment\[6\]\" has Internal fmax of 363.11 MHz between source register \"lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination register \"lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (period= 2.754 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X31_Y11_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y11_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.272 ns) 0.611 ns inst22\[4\]~58 2 COMB LCCOMB_X30_Y11_N2 2 " "Info: 2: + IC(0.339 ns) + CELL(0.272 ns) = 0.611 ns; Loc. = LCCOMB_X30_Y11_N2; Fanout = 2; COMB Node = 'inst22\[4\]~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~58 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.154 ns) 1.576 ns inst22\[4\]~18 3 COMB LCCOMB_X27_Y13_N16 14 " "Info: 3: + IC(0.811 ns) + CELL(0.154 ns) = 1.576 ns; Loc. = LCCOMB_X27_Y13_N16; Fanout = 14; COMB Node = 'inst22\[4\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { inst22[4]~58 inst22[4]~18 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.053 ns) 2.415 ns inst47\[4\]~3 4 COMB LCCOMB_X31_Y11_N6 1 " "Info: 4: + IC(0.786 ns) + CELL(0.053 ns) = 2.415 ns; Loc. = LCCOMB_X31_Y11_N6; Fanout = 1; COMB Node = 'inst47\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { inst22[4]~18 inst47[4]~3 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1528 664 712 1560 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.570 ns lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\] 5 REG LCFF_X31_Y11_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.570 ns; Loc. = LCFF_X31_Y11_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst47[4]~3 lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.634 ns ( 24.67 % ) " "Info: Total cell delay = 0.634 ns ( 24.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.936 ns ( 75.33 % ) " "Info: Total interconnect delay = 1.936 ns ( 75.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~58 inst22[4]~18 inst47[4]~3 lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~58 {} inst22[4]~18 {} inst47[4]~3 {} lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.339ns 0.811ns 0.786ns 0.000ns } { 0.000ns 0.272ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[6\] destination 4.841 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[6\]\" to destination register is 4.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Managment\[6\] 1 CLK PIN_P3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 18; CLK Node = 'Managment\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[6] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.053 ns) 1.965 ns inst52 2 COMB LCCOMB_X30_Y11_N28 1 " "Info: 2: + IC(1.092 ns) + CELL(0.053 ns) = 1.965 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 1; COMB Node = 'inst52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { Managment[6] inst52 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1552 872 936 1600 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.000 ns) 3.531 ns inst52~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(1.566 ns) + CELL(0.000 ns) = 3.531 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst52~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst52 inst52~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1552 872 936 1600 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.618 ns) 4.841 ns lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X31_Y11_N7 1 " "Info: 4: + IC(0.692 ns) + CELL(0.618 ns) = 4.841 ns; Loc. = LCFF_X31_Y11_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst52~clkctrl lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 30.80 % ) " "Info: Total cell delay = 1.491 ns ( 30.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.350 ns ( 69.20 % ) " "Info: Total interconnect delay = 3.350 ns ( 69.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.841 ns" { Managment[6] inst52 inst52~clkctrl lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.841 ns" { Managment[6] {} Managment[6]~combout {} inst52 {} inst52~clkctrl {} lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.092ns 1.566ns 0.692ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[6\] source 4.841 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[6\]\" to source register is 4.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Managment\[6\] 1 CLK PIN_P3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 18; CLK Node = 'Managment\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[6] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.053 ns) 1.965 ns inst52 2 COMB LCCOMB_X30_Y11_N28 1 " "Info: 2: + IC(1.092 ns) + CELL(0.053 ns) = 1.965 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 1; COMB Node = 'inst52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { Managment[6] inst52 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1552 872 936 1600 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.000 ns) 3.531 ns inst52~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(1.566 ns) + CELL(0.000 ns) = 3.531 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst52~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst52 inst52~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1552 872 936 1600 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.618 ns) 4.841 ns lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X31_Y11_N7 1 " "Info: 4: + IC(0.692 ns) + CELL(0.618 ns) = 4.841 ns; Loc. = LCFF_X31_Y11_N7; Fanout = 1; REG Node = 'lpm_ff5:Register_7\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inst52~clkctrl lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 30.80 % ) " "Info: Total cell delay = 1.491 ns ( 30.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.350 ns ( 69.20 % ) " "Info: Total interconnect delay = 3.350 ns ( 69.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.841 ns" { Managment[6] inst52 inst52~clkctrl lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.841 ns" { Managment[6] {} Managment[6]~combout {} inst52 {} inst52~clkctrl {} lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.092ns 1.566ns 0.692ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.841 ns" { Managment[6] inst52 inst52~clkctrl lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.841 ns" { Managment[6] {} Managment[6]~combout {} inst52 {} inst52~clkctrl {} lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.092ns 1.566ns 0.692ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.841 ns" { Managment[6] {} Managment[6]~combout {} inst52 {} inst52~clkctrl {} lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.092ns 1.566ns 0.692ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~58 inst22[4]~18 inst47[4]~3 lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~58 {} inst22[4]~18 {} inst47[4]~3 {} lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.339ns 0.811ns 0.786ns 0.000ns } { 0.000ns 0.272ns 0.154ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.841 ns" { Managment[6] inst52 inst52~clkctrl lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.841 ns" { Managment[6] {} Managment[6]~combout {} inst52 {} inst52~clkctrl {} lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.092ns 1.566ns 0.692ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.841 ns" { Managment[6] {} Managment[6]~combout {} inst52 {} inst52~clkctrl {} lpm_ff5:Register_7|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.092ns 1.566ns 0.692ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[8\] register lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\] register lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\] 390.32 MHz 2.562 ns Internal " "Info: Clock \"Managment\[8\]\" has Internal fmax of 390.32 MHz between source register \"lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination register \"lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (period= 2.562 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.378 ns + Longest register register " "Info: + Longest register to register delay is 2.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X30_Y11_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y11_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.154 ns) 0.365 ns inst22\[4\]~58 2 COMB LCCOMB_X30_Y11_N2 2 " "Info: 2: + IC(0.211 ns) + CELL(0.154 ns) = 0.365 ns; Loc. = LCCOMB_X30_Y11_N2; Fanout = 2; COMB Node = 'inst22\[4\]~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.365 ns" { lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~58 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.154 ns) 1.330 ns inst22\[4\]~18 3 COMB LCCOMB_X27_Y13_N16 14 " "Info: 3: + IC(0.811 ns) + CELL(0.154 ns) = 1.330 ns; Loc. = LCCOMB_X27_Y13_N16; Fanout = 14; COMB Node = 'inst22\[4\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { inst22[4]~58 inst22[4]~18 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.053 ns) 2.223 ns inst59\[4\]~3 4 COMB LCCOMB_X30_Y11_N12 1 " "Info: 4: + IC(0.840 ns) + CELL(0.053 ns) = 2.223 ns; Loc. = LCCOMB_X30_Y11_N12; Fanout = 1; COMB Node = 'inst59\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { inst22[4]~18 inst59[4]~3 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1848 664 712 1880 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.378 ns lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\] 5 REG LCFF_X30_Y11_N13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.378 ns; Loc. = LCFF_X30_Y11_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst59[4]~3 lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.516 ns ( 21.70 % ) " "Info: Total cell delay = 0.516 ns ( 21.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.862 ns ( 78.30 % ) " "Info: Total interconnect delay = 1.862 ns ( 78.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~58 inst22[4]~18 inst59[4]~3 lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.378 ns" { lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~58 {} inst22[4]~18 {} inst59[4]~3 {} lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.211ns 0.811ns 0.840ns 0.000ns } { 0.000ns 0.154ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[8\] destination 5.291 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[8\]\" to destination register is 5.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[8\] 1 CLK PIN_N2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 18; CLK Node = 'Managment\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[8] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.053 ns) 1.966 ns inst64 2 COMB LCCOMB_X30_Y11_N20 1 " "Info: 2: + IC(1.049 ns) + CELL(0.053 ns) = 1.966 ns; Loc. = LCCOMB_X30_Y11_N20; Fanout = 1; COMB Node = 'inst64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { Managment[8] inst64 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1872 872 936 1920 "inst64" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.000 ns) 4.019 ns inst64~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(2.053 ns) + CELL(0.000 ns) = 4.019 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst64~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { inst64 inst64~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1872 872 936 1920 "inst64" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 5.291 ns lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X30_Y11_N13 1 " "Info: 4: + IC(0.654 ns) + CELL(0.618 ns) = 5.291 ns; Loc. = LCFF_X30_Y11_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst64~clkctrl lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 29.01 % ) " "Info: Total cell delay = 1.535 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.756 ns ( 70.99 % ) " "Info: Total interconnect delay = 3.756 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.291 ns" { Managment[8] inst64 inst64~clkctrl lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.291 ns" { Managment[8] {} Managment[8]~combout {} inst64 {} inst64~clkctrl {} lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.049ns 2.053ns 0.654ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[8\] source 5.291 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[8\]\" to source register is 5.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[8\] 1 CLK PIN_N2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 18; CLK Node = 'Managment\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[8] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.053 ns) 1.966 ns inst64 2 COMB LCCOMB_X30_Y11_N20 1 " "Info: 2: + IC(1.049 ns) + CELL(0.053 ns) = 1.966 ns; Loc. = LCCOMB_X30_Y11_N20; Fanout = 1; COMB Node = 'inst64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { Managment[8] inst64 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1872 872 936 1920 "inst64" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.000 ns) 4.019 ns inst64~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(2.053 ns) + CELL(0.000 ns) = 4.019 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst64~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { inst64 inst64~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1872 872 936 1920 "inst64" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 5.291 ns lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X30_Y11_N13 1 " "Info: 4: + IC(0.654 ns) + CELL(0.618 ns) = 5.291 ns; Loc. = LCFF_X30_Y11_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_9\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inst64~clkctrl lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 29.01 % ) " "Info: Total cell delay = 1.535 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.756 ns ( 70.99 % ) " "Info: Total interconnect delay = 3.756 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.291 ns" { Managment[8] inst64 inst64~clkctrl lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.291 ns" { Managment[8] {} Managment[8]~combout {} inst64 {} inst64~clkctrl {} lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.049ns 2.053ns 0.654ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.291 ns" { Managment[8] inst64 inst64~clkctrl lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.291 ns" { Managment[8] {} Managment[8]~combout {} inst64 {} inst64~clkctrl {} lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.049ns 2.053ns 0.654ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.291 ns" { Managment[8] {} Managment[8]~combout {} inst64 {} inst64~clkctrl {} lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.049ns 2.053ns 0.654ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~58 inst22[4]~18 inst59[4]~3 lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.378 ns" { lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~58 {} inst22[4]~18 {} inst59[4]~3 {} lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.211ns 0.811ns 0.840ns 0.000ns } { 0.000ns 0.154ns 0.154ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.291 ns" { Managment[8] inst64 inst64~clkctrl lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.291 ns" { Managment[8] {} Managment[8]~combout {} inst64 {} inst64~clkctrl {} lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.049ns 2.053ns 0.654ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.291 ns" { Managment[8] {} Managment[8]~combout {} inst64 {} inst64~clkctrl {} lpm_ff5:Register_9|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.049ns 2.053ns 0.654ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Managment\[5\] register lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\] register lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\] 406.67 MHz 2.459 ns Internal " "Info: Clock \"Managment\[5\]\" has Internal fmax of 406.67 MHz between source register \"lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination register \"lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (period= 2.459 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.275 ns + Longest register register " "Info: + Longest register to register delay is 2.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X30_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y11_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 0.270 ns inst22\[4\]~58 2 COMB LCCOMB_X30_Y11_N2 2 " "Info: 2: + IC(0.217 ns) + CELL(0.053 ns) = 0.270 ns; Loc. = LCCOMB_X30_Y11_N2; Fanout = 2; COMB Node = 'inst22\[4\]~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~58 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.154 ns) 1.235 ns inst22\[4\]~18 3 COMB LCCOMB_X27_Y13_N16 14 " "Info: 3: + IC(0.811 ns) + CELL(0.154 ns) = 1.235 ns; Loc. = LCCOMB_X27_Y13_N16; Fanout = 14; COMB Node = 'inst22\[4\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { inst22[4]~58 inst22[4]~18 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.053 ns) 2.120 ns inst41\[4\]~3 4 COMB LCCOMB_X30_Y11_N16 1 " "Info: 4: + IC(0.832 ns) + CELL(0.053 ns) = 2.120 ns; Loc. = LCCOMB_X30_Y11_N16; Fanout = 1; COMB Node = 'inst41\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { inst22[4]~18 inst41[4]~3 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1368 664 712 1400 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.275 ns lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\] 5 REG LCFF_X30_Y11_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.275 ns; Loc. = LCFF_X30_Y11_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst41[4]~3 lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns ( 18.24 % ) " "Info: Total cell delay = 0.415 ns ( 18.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 81.76 % ) " "Info: Total interconnect delay = 1.860 ns ( 81.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~58 inst22[4]~18 inst41[4]~3 lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.275 ns" { lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~58 {} inst22[4]~18 {} inst41[4]~3 {} lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.217ns 0.811ns 0.832ns 0.000ns } { 0.000ns 0.053ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[5\] destination 4.892 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[5\]\" to destination register is 4.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns Managment\[5\] 1 CLK PIN_W9 18 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 18; CLK Node = 'Managment\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[5] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.225 ns) 2.171 ns inst46 2 COMB LCCOMB_X27_Y11_N28 1 " "Info: 2: + IC(1.147 ns) + CELL(0.225 ns) = 2.171 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'inst46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { Managment[5] inst46 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1392 872 936 1440 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 3.585 ns inst46~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(1.414 ns) + CELL(0.000 ns) = 3.585 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'inst46~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { inst46 inst46~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1392 872 936 1440 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.618 ns) 4.892 ns lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X30_Y11_N17 1 " "Info: 4: + IC(0.689 ns) + CELL(0.618 ns) = 4.892 ns; Loc. = LCFF_X30_Y11_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst46~clkctrl lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 33.57 % ) " "Info: Total cell delay = 1.642 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.250 ns ( 66.43 % ) " "Info: Total interconnect delay = 3.250 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { Managment[5] inst46 inst46~clkctrl lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { Managment[5] {} Managment[5]~combout {} inst46 {} inst46~clkctrl {} lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.147ns 1.414ns 0.689ns } { 0.000ns 0.799ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[5\] source 4.892 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[5\]\" to source register is 4.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns Managment\[5\] 1 CLK PIN_W9 18 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 18; CLK Node = 'Managment\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[5] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.225 ns) 2.171 ns inst46 2 COMB LCCOMB_X27_Y11_N28 1 " "Info: 2: + IC(1.147 ns) + CELL(0.225 ns) = 2.171 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'inst46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { Managment[5] inst46 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1392 872 936 1440 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 3.585 ns inst46~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(1.414 ns) + CELL(0.000 ns) = 3.585 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'inst46~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { inst46 inst46~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1392 872 936 1440 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.618 ns) 4.892 ns lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X30_Y11_N17 1 " "Info: 4: + IC(0.689 ns) + CELL(0.618 ns) = 4.892 ns; Loc. = LCFF_X30_Y11_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_6\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst46~clkctrl lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 33.57 % ) " "Info: Total cell delay = 1.642 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.250 ns ( 66.43 % ) " "Info: Total interconnect delay = 3.250 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { Managment[5] inst46 inst46~clkctrl lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { Managment[5] {} Managment[5]~combout {} inst46 {} inst46~clkctrl {} lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.147ns 1.414ns 0.689ns } { 0.000ns 0.799ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { Managment[5] inst46 inst46~clkctrl lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { Managment[5] {} Managment[5]~combout {} inst46 {} inst46~clkctrl {} lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.147ns 1.414ns 0.689ns } { 0.000ns 0.799ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { Managment[5] {} Managment[5]~combout {} inst46 {} inst46~clkctrl {} lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.147ns 1.414ns 0.689ns } { 0.000ns 0.799ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~58 inst22[4]~18 inst41[4]~3 lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.275 ns" { lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~58 {} inst22[4]~18 {} inst41[4]~3 {} lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.217ns 0.811ns 0.832ns 0.000ns } { 0.000ns 0.053ns 0.154ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { Managment[5] inst46 inst46~clkctrl lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { Managment[5] {} Managment[5]~combout {} inst46 {} inst46~clkctrl {} lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.147ns 1.414ns 0.689ns } { 0.000ns 0.799ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { Managment[5] {} Managment[5]~combout {} inst46 {} inst46~clkctrl {} lpm_ff5:Register_6|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.147ns 1.414ns 0.689ns } { 0.000ns 0.799ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 94 " "Warning: Circuit may not operate. Detected 94 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\] lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[7\] CLK 826 ps " "Info: Found hold time violation between source  pin or register \"lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\]\" and destination pin or register \"lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[7\]\" for clock \"CLK\" (Hold time is 826 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.943 ns + Largest " "Info: + Largest clock skew is 1.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.390 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N4 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 20; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 456 -280 -112 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.225 ns) 2.222 ns inst112 2 COMB LCCOMB_X29_Y12_N20 1 " "Info: 2: + IC(1.143 ns) + CELL(0.225 ns) = 2.222 ns; Loc. = LCCOMB_X29_Y12_N20; Fanout = 1; COMB Node = 'inst112'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { CLK inst112 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3152 872 936 3200 "inst112" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.000 ns) 4.097 ns inst112~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.875 ns) + CELL(0.000 ns) = 4.097 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst112~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { inst112 inst112~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3152 872 936 3200 "inst112" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 5.390 ns lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X25_Y13_N5 1 " "Info: 4: + IC(0.675 ns) + CELL(0.618 ns) = 5.390 ns; Loc. = LCFF_X25_Y13_N5; Fanout = 1; REG Node = 'lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst112~clkctrl lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 31.48 % ) " "Info: Total cell delay = 1.697 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.693 ns ( 68.52 % ) " "Info: Total interconnect delay = 3.693 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { CLK inst112 inst112~clkctrl lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { CLK {} CLK~combout {} inst112 {} inst112~clkctrl {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.143ns 1.875ns 0.675ns } { 0.000ns 0.854ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.447 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N4 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 20; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 456 -280 -112 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.225 ns) 2.334 ns inst82 2 COMB LCCOMB_X26_Y13_N12 8 " "Info: 2: + IC(1.255 ns) + CELL(0.225 ns) = 2.334 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 8; COMB Node = 'inst82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { CLK inst82 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2352 872 936 2400 "inst82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.618 ns) 3.447 ns lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X26_Y13_N11 1 " "Info: 3: + IC(0.495 ns) + CELL(0.618 ns) = 3.447 ns; Loc. = LCFF_X26_Y13_N11; Fanout = 1; REG Node = 'lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 49.23 % ) " "Info: Total cell delay = 1.697 ns ( 49.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.750 ns ( 50.77 % ) " "Info: Total interconnect delay = 1.750 ns ( 50.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { CLK inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.447 ns" { CLK {} CLK~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.255ns 0.495ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { CLK inst112 inst112~clkctrl lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { CLK {} CLK~combout {} inst112 {} inst112~clkctrl {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.143ns 1.875ns 0.675ns } { 0.000ns 0.854ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { CLK inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.447 ns" { CLK {} CLK~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.255ns 0.495ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.172 ns - Shortest register register " "Info: - Shortest register to register delay is 1.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X26_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N11; Fanout = 1; REG Node = 'lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 0.258 ns inst22\[7\]~0 2 COMB LCCOMB_X26_Y13_N14 21 " "Info: 2: + IC(0.205 ns) + CELL(0.053 ns) = 0.258 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 21; COMB Node = 'inst22\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] inst22[7]~0 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 1.017 ns inst107\[7\]~0 3 COMB LCCOMB_X25_Y13_N4 1 " "Info: 3: + IC(0.534 ns) + CELL(0.225 ns) = 1.017 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 1; COMB Node = 'inst107\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { inst22[7]~0 inst107[7]~0 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3128 664 712 3160 "inst107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.172 ns lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X25_Y13_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.172 ns; Loc. = LCFF_X25_Y13_N5; Fanout = 1; REG Node = 'lpm_ff5:Register_17\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst107[7]~0 lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.433 ns ( 36.95 % ) " "Info: Total cell delay = 0.433 ns ( 36.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.739 ns ( 63.05 % ) " "Info: Total interconnect delay = 0.739 ns ( 63.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] inst22[7]~0 inst107[7]~0 lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.172 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] {} inst22[7]~0 {} inst107[7]~0 {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.205ns 0.534ns 0.000ns } { 0.000ns 0.053ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { CLK inst112 inst112~clkctrl lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { CLK {} CLK~combout {} inst112 {} inst112~clkctrl {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.143ns 1.875ns 0.675ns } { 0.000ns 0.854ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { CLK inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.447 ns" { CLK {} CLK~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.255ns 0.495ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] inst22[7]~0 inst107[7]~0 lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.172 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] {} inst22[7]~0 {} inst107[7]~0 {} lpm_ff5:Register_17|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.205ns 0.534ns 0.000ns } { 0.000ns 0.053ns 0.225ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "WrE/ReE 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"WrE/ReE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\] lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[7\] WrE/ReE 1.217 ns " "Info: Found hold time violation between source  pin or register \"lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\]\" and destination pin or register \"lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[7\]\" for clock \"WrE/ReE\" (Hold time is 1.217 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.335 ns + Largest " "Info: + Largest clock skew is 2.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WrE/ReE destination 5.755 ns + Longest register " "Info: + Longest clock path from clock \"WrE/ReE\" to destination register is 5.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns WrE/ReE 1 CLK PIN_V9 70 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 70; CLK Node = 'WrE/ReE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrE/ReE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -280 -112 432 "WrE/ReE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.228 ns) 2.513 ns inst106 2 COMB LCCOMB_X29_Y12_N0 1 " "Info: 2: + IC(1.486 ns) + CELL(0.228 ns) = 2.513 ns; Loc. = LCCOMB_X29_Y12_N0; Fanout = 1; COMB Node = 'inst106'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { WrE/ReE inst106 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2992 872 936 3040 "inst106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 4.466 ns inst106~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.953 ns) + CELL(0.000 ns) = 4.466 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst106~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { inst106 inst106~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2992 872 936 3040 "inst106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 5.755 ns lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X25_Y13_N3 1 " "Info: 4: + IC(0.671 ns) + CELL(0.618 ns) = 5.755 ns; Loc. = LCFF_X25_Y13_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.645 ns ( 28.58 % ) " "Info: Total cell delay = 1.645 ns ( 28.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.110 ns ( 71.42 % ) " "Info: Total interconnect delay = 4.110 ns ( 71.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.755 ns" { WrE/ReE inst106 inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.755 ns" { WrE/ReE {} WrE/ReE~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.486ns 1.953ns 0.671ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WrE/ReE source 3.420 ns - Shortest register " "Info: - Shortest clock path from clock \"WrE/ReE\" to source register is 3.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns WrE/ReE 1 CLK PIN_V9 70 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 70; CLK Node = 'WrE/ReE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrE/ReE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -280 -112 432 "WrE/ReE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.228 ns) 2.307 ns inst82 2 COMB LCCOMB_X26_Y13_N12 8 " "Info: 2: + IC(1.280 ns) + CELL(0.228 ns) = 2.307 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 8; COMB Node = 'inst82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { WrE/ReE inst82 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2352 872 936 2400 "inst82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.618 ns) 3.420 ns lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X26_Y13_N11 1 " "Info: 3: + IC(0.495 ns) + CELL(0.618 ns) = 3.420 ns; Loc. = LCFF_X26_Y13_N11; Fanout = 1; REG Node = 'lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.645 ns ( 48.10 % ) " "Info: Total cell delay = 1.645 ns ( 48.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.775 ns ( 51.90 % ) " "Info: Total interconnect delay = 1.775 ns ( 51.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { WrE/ReE inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { WrE/ReE {} WrE/ReE~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.280ns 0.495ns } { 0.000ns 0.799ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.755 ns" { WrE/ReE inst106 inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.755 ns" { WrE/ReE {} WrE/ReE~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.486ns 1.953ns 0.671ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { WrE/ReE inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { WrE/ReE {} WrE/ReE~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.280ns 0.495ns } { 0.000ns 0.799ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.173 ns - Shortest register register " "Info: - Shortest register to register delay is 1.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X26_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N11; Fanout = 1; REG Node = 'lpm_ff5:Register_12\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 0.258 ns inst22\[7\]~0 2 COMB LCCOMB_X26_Y13_N14 21 " "Info: 2: + IC(0.205 ns) + CELL(0.053 ns) = 0.258 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 21; COMB Node = 'inst22\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] inst22[7]~0 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.225 ns) 1.018 ns inst101\[7\]~0 3 COMB LCCOMB_X25_Y13_N2 1 " "Info: 3: + IC(0.535 ns) + CELL(0.225 ns) = 1.018 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 1; COMB Node = 'inst101\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { inst22[7]~0 inst101[7]~0 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2968 664 712 3000 "inst101" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.173 ns lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X25_Y13_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.173 ns; Loc. = LCFF_X25_Y13_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_16\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst101[7]~0 lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.433 ns ( 36.91 % ) " "Info: Total cell delay = 0.433 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.740 ns ( 63.09 % ) " "Info: Total interconnect delay = 0.740 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] inst22[7]~0 inst101[7]~0 lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.173 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] {} inst22[7]~0 {} inst101[7]~0 {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.205ns 0.535ns 0.000ns } { 0.000ns 0.053ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.755 ns" { WrE/ReE inst106 inst106~clkctrl lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.755 ns" { WrE/ReE {} WrE/ReE~combout {} inst106 {} inst106~clkctrl {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.486ns 1.953ns 0.671ns } { 0.000ns 0.799ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { WrE/ReE inst82 lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { WrE/ReE {} WrE/ReE~combout {} inst82 {} lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.280ns 0.495ns } { 0.000ns 0.799ns 0.228ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] inst22[7]~0 inst101[7]~0 lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.173 ns" { lpm_ff5:Register_12|lpm_ff:lpm_ff_component|dffs[7] {} inst22[7]~0 {} inst101[7]~0 {} lpm_ff5:Register_16|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.205ns 0.535ns 0.000ns } { 0.000ns 0.053ns 0.225ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[3\] Managment\[4\] Managment\[13\] 5.398 ns register " "Info: tsu for register \"lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"Managment\[4\]\", clock pin = \"Managment\[13\]\") is 5.398 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.545 ns + Longest pin register " "Info: + Longest pin to register delay is 8.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[4\] 1 CLK PIN_C7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C7; Fanout = 18; CLK Node = 'Managment\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[4] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.364 ns) + CELL(0.272 ns) 6.493 ns inst22\[7\]~6 2 COMB LCCOMB_X27_Y10_N12 2 " "Info: 2: + IC(5.364 ns) + CELL(0.272 ns) = 6.493 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 2; COMB Node = 'inst22\[7\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { Managment[4] inst22[7]~6 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.228 ns) 6.965 ns inst\[0\]~0 3 COMB LCCOMB_X27_Y10_N28 160 " "Info: 3: + IC(0.244 ns) + CELL(0.228 ns) = 6.965 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 160; COMB Node = 'inst\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst22[7]~6 inst[0]~0 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 576 664 712 608 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.346 ns) 8.390 ns inst89\[3\]~4 4 COMB LCCOMB_X27_Y13_N8 1 " "Info: 4: + IC(1.079 ns) + CELL(0.346 ns) = 8.390 ns; Loc. = LCCOMB_X27_Y13_N8; Fanout = 1; COMB Node = 'inst89\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { inst[0]~0 inst89[3]~4 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2648 664 712 2680 "inst89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.545 ns lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[3\] 5 REG LCFF_X27_Y13_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 8.545 ns; Loc. = LCFF_X27_Y13_N9; Fanout = 2; REG Node = 'lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst89[3]~4 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.858 ns ( 21.74 % ) " "Info: Total cell delay = 1.858 ns ( 21.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 78.26 % ) " "Info: Total interconnect delay = 6.687 ns ( 78.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.545 ns" { Managment[4] inst22[7]~6 inst[0]~0 inst89[3]~4 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.545 ns" { Managment[4] {} Managment[4]~combout {} inst22[7]~6 {} inst[0]~0 {} inst89[3]~4 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.364ns 0.244ns 1.079ns 0.000ns } { 0.000ns 0.857ns 0.272ns 0.228ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[13\] destination 3.237 ns - Shortest register " "Info: - Shortest clock path from clock \"Managment\[13\]\" to destination register is 3.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns Managment\[13\] 1 CLK PIN_U10 25 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 25; CLK Node = 'Managment\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[13] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.053 ns) 2.089 ns inst94 2 COMB LCCOMB_X27_Y13_N10 8 " "Info: 2: + IC(1.219 ns) + CELL(0.053 ns) = 2.089 ns; Loc. = LCCOMB_X27_Y13_N10; Fanout = 8; COMB Node = 'inst94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Managment[13] inst94 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2672 872 936 2720 "inst94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.618 ns) 3.237 ns lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X27_Y13_N9 2 " "Info: 3: + IC(0.530 ns) + CELL(0.618 ns) = 3.237 ns; Loc. = LCFF_X27_Y13_N9; Fanout = 2; REG Node = 'lpm_ff5:Register_14\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { inst94 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.488 ns ( 45.97 % ) " "Info: Total cell delay = 1.488 ns ( 45.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.749 ns ( 54.03 % ) " "Info: Total interconnect delay = 1.749 ns ( 54.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { Managment[13] inst94 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.237 ns" { Managment[13] {} Managment[13]~combout {} inst94 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.219ns 0.530ns } { 0.000ns 0.817ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.545 ns" { Managment[4] inst22[7]~6 inst[0]~0 inst89[3]~4 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.545 ns" { Managment[4] {} Managment[4]~combout {} inst22[7]~6 {} inst[0]~0 {} inst89[3]~4 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.364ns 0.244ns 1.079ns 0.000ns } { 0.000ns 0.857ns 0.272ns 0.228ns 0.346ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { Managment[13] inst94 lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.237 ns" { Managment[13] {} Managment[13]~combout {} inst94 {} lpm_ff5:Register_14|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.219ns 0.530ns } { 0.000ns 0.817ns 0.053ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Managment\[4\] DataOUT\[1\] lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[1\] 13.065 ns register " "Info: tco from clock \"Managment\[4\]\" to destination pin \"DataOUT\[1\]\" through register \"lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 13.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[4\] source 5.424 ns + Longest register " "Info: + Longest clock path from clock \"Managment\[4\]\" to source register is 5.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Managment\[4\] 1 CLK PIN_C7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C7; Fanout = 18; CLK Node = 'Managment\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[4] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.225 ns) 2.497 ns inst40 2 COMB LCCOMB_X29_Y11_N26 1 " "Info: 2: + IC(1.415 ns) + CELL(0.225 ns) = 2.497 ns; Loc. = LCCOMB_X29_Y11_N26; Fanout = 1; COMB Node = 'inst40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { Managment[4] inst40 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1232 872 936 1280 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.000 ns) 4.143 ns inst40~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.646 ns) + CELL(0.000 ns) = 4.143 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst40~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst40 inst40~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1232 872 936 1280 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.424 ns lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X29_Y11_N9 1 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.424 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 1; REG Node = 'lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst40~clkctrl lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 31.34 % ) " "Info: Total cell delay = 1.700 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.724 ns ( 68.66 % ) " "Info: Total interconnect delay = 3.724 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { Managment[4] inst40 inst40~clkctrl lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { Managment[4] {} Managment[4]~combout {} inst40 {} inst40~clkctrl {} lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.415ns 1.646ns 0.663ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.547 ns + Longest register pin " "Info: + Longest register to pin delay is 7.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X29_Y11_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 1; REG Node = 'lpm_ff5:Register_5\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.272 ns) 0.820 ns inst22\[1\]~86 2 COMB LCCOMB_X25_Y11_N30 2 " "Info: 2: + IC(0.548 ns) + CELL(0.272 ns) = 0.820 ns; Loc. = LCCOMB_X25_Y11_N30; Fanout = 2; COMB Node = 'inst22\[1\]~86'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~86 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.154 ns) 1.753 ns inst22\[1\]~30DUPLICATE 3 COMB LCCOMB_X30_Y12_N6 14 " "Info: 3: + IC(0.779 ns) + CELL(0.154 ns) = 1.753 ns; Loc. = LCCOMB_X30_Y12_N6; Fanout = 14; COMB Node = 'inst22\[1\]~30DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { inst22[1]~86 inst22[1]~30DUPLICATE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.225 ns) 3.682 ns inst22\[1\]~32 4 COMB LCCOMB_X30_Y14_N8 1 " "Info: 4: + IC(1.704 ns) + CELL(0.225 ns) = 3.682 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 1; COMB Node = 'inst22\[1\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { inst22[1]~30DUPLICATE inst22[1]~32 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(1.952 ns) 7.547 ns DataOUT\[1\] 5 PIN PIN_U6 0 " "Info: 5: + IC(1.913 ns) + CELL(1.952 ns) = 7.547 ns; Loc. = PIN_U6; Fanout = 0; PIN Node = 'DataOUT\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.865 ns" { inst22[1]~32 DataOUT[1] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3776 960 1136 3792 "DataOUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.603 ns ( 34.49 % ) " "Info: Total cell delay = 2.603 ns ( 34.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.944 ns ( 65.51 % ) " "Info: Total interconnect delay = 4.944 ns ( 65.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~86 inst22[1]~30DUPLICATE inst22[1]~32 DataOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] {} inst22[1]~86 {} inst22[1]~30DUPLICATE {} inst22[1]~32 {} DataOUT[1] {} } { 0.000ns 0.548ns 0.779ns 1.704ns 1.913ns } { 0.000ns 0.272ns 0.154ns 0.225ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { Managment[4] inst40 inst40~clkctrl lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { Managment[4] {} Managment[4]~combout {} inst40 {} inst40~clkctrl {} lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.415ns 1.646ns 0.663ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~86 inst22[1]~30DUPLICATE inst22[1]~32 DataOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { lpm_ff5:Register_5|lpm_ff:lpm_ff_component|dffs[1] {} inst22[1]~86 {} inst22[1]~30DUPLICATE {} inst22[1]~32 {} DataOUT[1] {} } { 0.000ns 0.548ns 0.779ns 1.704ns 1.913ns } { 0.000ns 0.272ns 0.154ns 0.225ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Managment\[5\] DataOUT\[1\] 13.162 ns Longest " "Info: Longest tpd from source pin \"Managment\[5\]\" to destination pin \"DataOUT\[1\]\" is 13.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns Managment\[5\] 1 CLK PIN_W9 18 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 18; CLK Node = 'Managment\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[5] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.704 ns) + CELL(0.357 ns) 6.860 ns inst22\[1\]~70 2 COMB LCCOMB_X30_Y12_N14 2 " "Info: 2: + IC(5.704 ns) + CELL(0.357 ns) = 6.860 ns; Loc. = LCCOMB_X30_Y12_N14; Fanout = 2; COMB Node = 'inst22\[1\]~70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.061 ns" { Managment[5] inst22[1]~70 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 7.368 ns inst22\[1\]~30DUPLICATE 3 COMB LCCOMB_X30_Y12_N6 14 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 7.368 ns; Loc. = LCCOMB_X30_Y12_N6; Fanout = 14; COMB Node = 'inst22\[1\]~30DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { inst22[1]~70 inst22[1]~30DUPLICATE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.225 ns) 9.297 ns inst22\[1\]~32 4 COMB LCCOMB_X30_Y14_N8 1 " "Info: 4: + IC(1.704 ns) + CELL(0.225 ns) = 9.297 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 1; COMB Node = 'inst22\[1\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { inst22[1]~30DUPLICATE inst22[1]~32 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(1.952 ns) 13.162 ns DataOUT\[1\] 5 PIN PIN_U6 0 " "Info: 5: + IC(1.913 ns) + CELL(1.952 ns) = 13.162 ns; Loc. = PIN_U6; Fanout = 0; PIN Node = 'DataOUT\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.865 ns" { inst22[1]~32 DataOUT[1] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 3776 960 1136 3792 "DataOUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.605 ns ( 27.39 % ) " "Info: Total cell delay = 3.605 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.557 ns ( 72.61 % ) " "Info: Total interconnect delay = 9.557 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.162 ns" { Managment[5] inst22[1]~70 inst22[1]~30DUPLICATE inst22[1]~32 DataOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.162 ns" { Managment[5] {} Managment[5]~combout {} inst22[1]~70 {} inst22[1]~30DUPLICATE {} inst22[1]~32 {} DataOUT[1] {} } { 0.000ns 0.000ns 5.704ns 0.236ns 1.704ns 1.913ns } { 0.000ns 0.799ns 0.357ns 0.272ns 0.225ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[6\] Managment\[10\] Managment\[9\] 2.128 ns register " "Info: th for register \"lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"Managment\[10\]\", clock pin = \"Managment\[9\]\") is 2.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[9\] destination 5.564 ns + Longest register " "Info: + Longest clock path from clock \"Managment\[9\]\" to destination register is 5.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Managment\[9\] 1 CLK PIN_Y7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 18; CLK Node = 'Managment\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[9] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.225 ns) 2.341 ns inst70 2 COMB LCCOMB_X29_Y13_N12 1 " "Info: 2: + IC(1.269 ns) + CELL(0.225 ns) = 2.341 ns; Loc. = LCCOMB_X29_Y13_N12; Fanout = 1; COMB Node = 'inst70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Managment[9] inst70 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2032 872 936 2080 "inst70" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.000 ns) 4.276 ns inst70~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.935 ns) + CELL(0.000 ns) = 4.276 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'inst70~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { inst70 inst70~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2032 872 936 2080 "inst70" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 5.564 ns lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X27_Y11_N31 1 " "Info: 4: + IC(0.670 ns) + CELL(0.618 ns) = 5.564 ns; Loc. = LCFF_X27_Y11_N31; Fanout = 1; REG Node = 'lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { inst70~clkctrl lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 30.37 % ) " "Info: Total cell delay = 1.690 ns ( 30.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.874 ns ( 69.63 % ) " "Info: Total interconnect delay = 3.874 ns ( 69.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.564 ns" { Managment[9] inst70 inst70~clkctrl lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.564 ns" { Managment[9] {} Managment[9]~combout {} inst70 {} inst70~clkctrl {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.269ns 1.935ns 0.670ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.585 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[10\] 1 CLK PIN_N22 18 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 18; CLK Node = 'Managment\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[10] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -288 -104 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.744 ns) + CELL(0.272 ns) 2.880 ns inst22\[6\]~51 2 COMB LCCOMB_X27_Y11_N26 2 " "Info: 2: + IC(1.744 ns) + CELL(0.272 ns) = 2.880 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; COMB Node = 'inst22\[6\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { Managment[10] inst22[6]~51 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 3.141 ns inst22\[6\]~10 3 COMB LCCOMB_X27_Y11_N16 16 " "Info: 3: + IC(0.208 ns) + CELL(0.053 ns) = 3.141 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 16; COMB Node = 'inst22\[6\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { inst22[6]~51 inst22[6]~10 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 3.430 ns inst65\[6\]~1 4 COMB LCCOMB_X27_Y11_N30 1 " "Info: 4: + IC(0.236 ns) + CELL(0.053 ns) = 3.430 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 1; COMB Node = 'inst65\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { inst22[6]~10 inst65[6]~1 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 2008 664 712 2040 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.585 ns lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X27_Y11_N31 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 3.585 ns; Loc. = LCFF_X27_Y11_N31; Fanout = 1; REG Node = 'lpm_ff5:Register_10\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst65[6]~1 lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 38.97 % ) " "Info: Total cell delay = 1.397 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.188 ns ( 61.03 % ) " "Info: Total interconnect delay = 2.188 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.585 ns" { Managment[10] inst22[6]~51 inst22[6]~10 inst65[6]~1 lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.585 ns" { Managment[10] {} Managment[10]~combout {} inst22[6]~51 {} inst22[6]~10 {} inst65[6]~1 {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.744ns 0.208ns 0.236ns 0.000ns } { 0.000ns 0.864ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.564 ns" { Managment[9] inst70 inst70~clkctrl lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.564 ns" { Managment[9] {} Managment[9]~combout {} inst70 {} inst70~clkctrl {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.269ns 1.935ns 0.670ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.585 ns" { Managment[10] inst22[6]~51 inst22[6]~10 inst65[6]~1 lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.585 ns" { Managment[10] {} Managment[10]~combout {} inst22[6]~51 {} inst22[6]~10 {} inst65[6]~1 {} lpm_ff5:Register_10|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.744ns 0.208ns 0.236ns 0.000ns } { 0.000ns 0.864ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 23:29:33 2012 " "Info: Processing ended: Wed May 09 23:29:33 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
