$date
	Sat Nov 22 17:41:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flip_flop_D_p_tb $end
$var wire 1 ! q $end
$var parameter 32 " DELAY $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
1%
1$
0#
0!
$end
#5000
1#
#10000
x!
0#
0%
#15000
1!
1#
#20000
0#
#25000
1#
#30000
0!
0#
0$
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
