{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586554617887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586554617894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 17:36:57 2020 " "Processing started: Fri Apr 10 17:36:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586554617894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554617894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft_atan2_v2 -c fft_atan2_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft_atan2_v2 -c fft_atan2_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554617894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586554619581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586554619581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/fft_burst_16x1024_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/fft_burst_16x1024_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Burst_16x1024_v1 " "Found entity 1: FFT_Burst_16x1024_v1" {  } { { "FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft_burst_16x1024_v1) " "Found design unit 1: auk_dspip_text_pkg (fft_burst_16x1024_v1)" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630630 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft_burst_16x1024_v1) " "Found design unit 1: auk_dspip_math_pkg (fft_burst_16x1024_v1)" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft_burst_16x1024_v1) " "Found design unit 1: auk_dspip_lib_pkg (fft_burst_16x1024_v1)" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630748 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630841 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630848 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630854 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630859 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630865 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630963 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554630963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554630963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631055 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554631055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631171 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631171 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631171 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631171 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631171 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554631171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631270 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554631270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft_burst_16x1024_v1) " "Found design unit 1: auk_fft_pkg (fft_burst_16x1024_v1)" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554631375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554631464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/counter_module.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554631557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (fft_burst_16x1024_v1) " "Found design unit 1: fft_pack (fft_burst_16x1024_v1)" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631778 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554631778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631858 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554631858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631955 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554631955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554631955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632044 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554632044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632130 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554632130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632220 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554632220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632305 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554632305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632400 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554632400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632501 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554632501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632614 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554632614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632700 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554632700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632840 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554632840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632941 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554632941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554632941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633067 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554633067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633156 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554633156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633253 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554633253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633404 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554633404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633489 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554633489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633583 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554633583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633678 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554633678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633788 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554633788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633899 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554633899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554633899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634033 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554634033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634128 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554634128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634228 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554634228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634328 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554634328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634430 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554634430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634517 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554634517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634616 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554634616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634980 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554634980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554634980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635070 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554635070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635162 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554635162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635312 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554635312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635462 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554635462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635563 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554635563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635659 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554635659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635909 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554635909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554635909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636064 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554636064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636163 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554636163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636260 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554636260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636354 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554636354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636480 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554636480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636603 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554636603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636720 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554636720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636822 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554636822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636918 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554636918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554636918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554637034 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554637034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554637034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554637120 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554637120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554637120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554637378 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554637378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554637378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554637596 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554637596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554637596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554637818 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554637818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554637818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554638058 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554638058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554638058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554638319 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554638319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554638319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554638518 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554638518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554638518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554638731 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554638731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554638731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554638955 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554638955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554638955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639043 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554639043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639129 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554639129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639228 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554639228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639309 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554639309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639429 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554639429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639584 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554639584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639711 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554639711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639849 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554639849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554639849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640026 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640118 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640211 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640302 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640404 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640499 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640597 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640784 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640874 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/fft_burst_16x1024_v1_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/fft_burst_16x1024_v1_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Burst_16x1024_v1_fft_ii_0 " "Found entity 1: FFT_Burst_16x1024_v1_fft_ii_0" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_atan2_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_atan2_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_atan2_v2-rtl " "Found design unit 1: fft_atan2_v2-rtl" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640977 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft_atan2_v2 " "Found entity 1: fft_atan2_v2" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_reader_v2/rom_reader_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_reader_v2/rom_reader_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_READER_V2-rtl " "Found design unit 1: ROM_READER_V2-rtl" {  } { { "ROM_READER_V2/ROM_READER_V2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/ROM_READER_V2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640981 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_READER_V2 " "Found entity 1: ROM_READER_V2" {  } { { "ROM_READER_V2/ROM_READER_V2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/ROM_READER_V2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_rawdata/rom_rawdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_rawdata/rom_rawdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_rawdata-SYN " "Found design unit 1: rom_rawdata-SYN" {  } { { "ROM_RAWDATA/ROM_RAWDATA.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_RAWDATA " "Found entity 1: ROM_RAWDATA" {  } { { "ROM_RAWDATA/ROM_RAWDATA.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_250m/pll_50_to_250m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_to_250m/pll_50_to_250m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50_TO_250M " "Found entity 1: PLL_50_TO_250M" {  } { { "PLL_50_TO_250M/PLL_50_TO_250M.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/PLL_50_TO_250M/PLL_50_TO_250M.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554640997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554640997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_250m/pll_50_to_250m/pll_50_to_250m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_to_250m/pll_50_to_250m/pll_50_to_250m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50_TO_250M_0002 " "Found entity 1: PLL_50_TO_250M_0002" {  } { { "PLL_50_TO_250M/PLL_50_TO_250M/PLL_50_TO_250M_0002.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/PLL_50_TO_250M/PLL_50_TO_250M/PLL_50_TO_250M_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554641007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554641007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft_atan2_v2 " "Elaborating entity \"fft_atan2_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586554641942 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rad fft_atan2_v2.vhd(27) " "VHDL Signal Declaration warning at fft_atan2_v2.vhd(27): used implicit default value for signal \"rad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586554641943 "|fft_atan2_v2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_READER_V2 ROM_READER_V2:inst1 " "Elaborating entity \"ROM_READER_V2\" for hierarchy \"ROM_READER_V2:inst1\"" {  } { { "fft_atan2_v2.vhd" "inst1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554641977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_RAWDATA ROM_RAWDATA:inst2 " "Elaborating entity \"ROM_RAWDATA\" for hierarchy \"ROM_RAWDATA:inst2\"" {  } { { "fft_atan2_v2.vhd" "inst2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554642004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_RAWDATA:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_RAWDATA:inst2\|altsyncram:altsyncram_component\"" {  } { { "ROM_RAWDATA/ROM_RAWDATA.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554642189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_RAWDATA:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_RAWDATA:inst2\|altsyncram:altsyncram_component\"" {  } { { "ROM_RAWDATA/ROM_RAWDATA.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554642214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_RAWDATA:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_RAWDATA:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./rawdata.hex " "Parameter \"init_file\" = \"./rawdata.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586554642214 ""}  } { { "ROM_RAWDATA/ROM_RAWDATA.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586554642214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lf24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lf24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lf24 " "Found entity 1: altsyncram_lf24" {  } { { "db/altsyncram_lf24.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_lf24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554642304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554642304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lf24 ROM_RAWDATA:inst2\|altsyncram:altsyncram_component\|altsyncram_lf24:auto_generated " "Elaborating entity \"altsyncram_lf24\" for hierarchy \"ROM_RAWDATA:inst2\|altsyncram:altsyncram_component\|altsyncram_lf24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554642313 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_reg1bit.vhd 2 1 " "Using design file shift_reg1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg1bit-rtl " "Found design unit 1: shift_reg1bit-rtl" {  } { { "shift_reg1bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/shift_reg1bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554642543 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg1bit " "Found entity 1: shift_reg1bit" {  } { { "shift_reg1bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/shift_reg1bit.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554642543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1586554642543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg1bit shift_reg1bit:inst3 " "Elaborating entity \"shift_reg1bit\" for hierarchy \"shift_reg1bit:inst3\"" {  } { { "fft_atan2_v2.vhd" "inst3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554642549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_Burst_16x1024_v1 FFT_Burst_16x1024_v1:inst6 " "Elaborating entity \"FFT_Burst_16x1024_v1\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\"" {  } { { "fft_atan2_v2.vhd" "inst6" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554642589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_Burst_16x1024_v1_fft_ii_0 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0 " "Elaborating entity \"FFT_Burst_16x1024_v1_fft_ii_0\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" "fft_ii_0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554642613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_si_se_so_bb FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst " "Elaborating entity \"asj_fft_si_se_so_bb\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" "asj_fft_si_se_so_bb_inst" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554642679 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586554642798 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586554642798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "auk_dsp_atlantic_sink_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554642962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554643279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8dp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8dp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8dp1 " "Found entity 1: scfifo_8dp1" {  } { { "db/scfifo_8dp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/scfifo_8dp1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554643379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554643379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8dp1 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated " "Elaborating entity \"scfifo_8dp1\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554643385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sme1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sme1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sme1 " "Found entity 1: a_dpfifo_sme1" {  } { { "db/a_dpfifo_sme1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_sme1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554643437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554643437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sme1 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo " "Elaborating entity \"a_dpfifo_sme1\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\"" {  } { { "db/scfifo_8dp1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/scfifo_8dp1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554643447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jp1 " "Found entity 1: altsyncram_3jp1" {  } { { "db/altsyncram_3jp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_3jp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554643533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554643533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jp1 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|altsyncram_3jp1:FIFOram " "Elaborating entity \"altsyncram_3jp1\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|altsyncram_3jp1:FIFOram\"" {  } { { "db/a_dpfifo_sme1.tdf" "FIFOram" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_sme1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554643546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vo8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vo8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vo8 " "Found entity 1: cmpr_vo8" {  } { { "db/cmpr_vo8.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cmpr_vo8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554643640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554643640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vo8 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|cmpr_vo8:almost_full_comparer " "Elaborating entity \"cmpr_vo8\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|cmpr_vo8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sme1.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_sme1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554643653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vo8 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|cmpr_vo8:two_comparison " "Elaborating entity \"cmpr_vo8\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|cmpr_vo8:two_comparison\"" {  } { { "db/a_dpfifo_sme1.tdf" "two_comparison" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_sme1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554643689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ckb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ckb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ckb " "Found entity 1: cntr_ckb" {  } { { "db/cntr_ckb.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_ckb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554643767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554643767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ckb FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|cntr_ckb:rd_ptr_msb " "Elaborating entity \"cntr_ckb\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|cntr_ckb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sme1.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_sme1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554643780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pk7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pk7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pk7 " "Found entity 1: cntr_pk7" {  } { { "db/cntr_pk7.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_pk7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554643862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554643862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pk7 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|cntr_pk7:usedw_counter " "Elaborating entity \"cntr_pk7\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|cntr_pk7:usedw_counter\"" {  } { { "db/a_dpfifo_sme1.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_sme1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554643876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dkb " "Found entity 1: cntr_dkb" {  } { { "db/cntr_dkb.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_dkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554643958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554643958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dkb FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|cntr_dkb:wr_ptr " "Elaborating entity \"cntr_dkb\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_8dp1:auto_generated\|a_dpfifo_sme1:dpfifo\|cntr_dkb:wr_ptr\"" {  } { { "db/a_dpfifo_sme1.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_sme1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554643971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "auk_dsp_atlantic_source_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "auk_dsp_interface_controller_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_m_k_counter:ctrl " "Elaborating entity \"asj_fft_m_k_counter\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_m_k_counter:ctrl\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ctrl" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit_rst:delay_swd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit_rst:delay_swd\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "delay_swd" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrengen:sel_we " "Elaborating entity \"asj_fft_wrengen\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrengen:sel_we\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "sel_we" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_in_write_sgl:writer " "Elaborating entity \"asj_fft_in_write_sgl\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_in_write_sgl:writer\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "writer" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_in_write_sgl:writer\|asj_fft_tdl_bit_rst:\\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_in_write_sgl:writer\|asj_fft_tdl_bit_rst:\\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" "\\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit:delay_sel_anb " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit:delay_sel_anb\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "delay_sel_anb" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_burst_ctrl FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_burst_ctrl:ccc " "Elaborating entity \"asj_fft_burst_ctrl\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_burst_ctrl:ccc\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ccc" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A " "Elaborating entity \"asj_fft_4dp_ram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "\\gen_M4K_input_stage:dat_A" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" "\\gen_rams:0:dat_A" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554644990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" "\\gen_M4K:ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554645094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554645177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0b04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0b04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0b04 " "Found entity 1: altsyncram_0b04" {  } { { "db/altsyncram_0b04.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_0b04.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554645296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554645296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0b04 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0b04:auto_generated " "Elaborating entity \"altsyncram_0b04\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0b04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554645302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dataadgen:rd_adgen " "Elaborating entity \"asj_fft_dataadgen\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dataadgen:rd_adgen\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "rd_adgen" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554647016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_rd\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ram_cxb_rd" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554647122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrswgen:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrswgen:get_wr_swtiches\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "get_wr_swtiches" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554647239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ram_cxb_wr" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554647352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_data:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_data:ram_cxb_wr_data\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ram_cxb_wr_data" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554647449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ram_cxb_bfp_data" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554647570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft " "Elaborating entity \"asj_fft_dft_bfp\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "bfpdft" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554647685 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586554647745 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586554647745 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586554647745 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586554647745 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586554647745 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586554647745 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586554647745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554647862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554648053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7kj " "Found entity 1: add_sub_7kj" {  } { { "db/add_sub_7kj.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/add_sub_7kj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554648153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554648153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7kj FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_7kj:auto_generated " "Elaborating entity \"add_sub_7kj\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_7kj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554648162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_tdl_bit:\\gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_tdl_bit:\\gen_disc:delay_next_pass\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:delay_next_pass" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554648919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect " "Elaborating entity \"asj_fft_bfp_o\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:bfp_detect" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554648987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_b:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_b:delay_next_pass\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_b:delay_next_pass" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554649102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_i:\\gen_disc:bfp_scale " "Elaborating entity \"asj_fft_bfp_i\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_i:\\gen_disc:bfp_scale\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:bfp_scale" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554649215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_cmult_cpx2 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1 " "Elaborating entity \"apn_fft_cmult_cpx2\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_da2:cm1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554649333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_cpx FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_cpx:\\gen_infr_4cpx:calc_mult_4cpx " "Elaborating entity \"apn_fft_mult_cpx\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_cpx:\\gen_infr_4cpx:calc_mult_4cpx\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "\\gen_infr_4cpx:calc_mult_4cpx" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554649448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "u0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554649564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554649619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3kj " "Found entity 1: add_sub_3kj" {  } { { "db/add_sub_3kj.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/add_sub_3kj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554649728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554649728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3kj FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_3kj:auto_generated " "Elaborating entity \"add_sub_3kj\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_3kj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554649736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "real_delay" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554649946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit:delay_blk_done\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "delay_blk_done" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554650809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_bfp_ctrl:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_bfp_ctrl:bfpc\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "bfpc" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554650869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_twadgen:twid_factors " "Elaborating entity \"asj_fft_twadgen\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_twadgen:twid_factors\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "twid_factors" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554651023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom " "Elaborating entity \"asj_fft_3dp_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "twrom" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554651123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_1n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554651236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554651340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554651415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t154.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t154.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t154 " "Found entity 1: altsyncram_t154" {  } { { "db/altsyncram_t154.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_t154.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554651532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554651532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t154 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_t154:auto_generated " "Elaborating entity \"altsyncram_t154\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_t154:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554651538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_2n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554651832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554651890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554651941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u154.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u154.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u154 " "Found entity 1: altsyncram_u154" {  } { { "db/altsyncram_u154.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_u154.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554652054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554652054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u154 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u154:auto_generated " "Elaborating entity \"altsyncram_u154\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u154:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554652060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_3n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554652366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554652420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554652455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v154.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v154.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v154 " "Found entity 1: altsyncram_v154" {  } { { "db/altsyncram_v154.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_v154.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554652572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554652572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v154 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v154:auto_generated " "Elaborating entity \"altsyncram_v154\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v154:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554652579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_1n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554652882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554652935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554652969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o154.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o154.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o154 " "Found entity 1: altsyncram_o154" {  } { { "db/altsyncram_o154.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_o154.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554653079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554653079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o154 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_o154:auto_generated " "Elaborating entity \"altsyncram_o154\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_o154:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554653087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_2n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554653403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554653461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554653498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p154.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p154.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p154 " "Found entity 1: altsyncram_p154" {  } { { "db/altsyncram_p154.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_p154.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554653614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554653614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p154 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_p154:auto_generated " "Elaborating entity \"altsyncram_p154\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_p154:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554653622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_3n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554653924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554653981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554654018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q154.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q154.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q154 " "Found entity 1: altsyncram_q154" {  } { { "db/altsyncram_q154.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_q154.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586554654130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554654130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q154 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_q154:auto_generated " "Elaborating entity \"altsyncram_q154\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_q154:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554654138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554654447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" "delay_en" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554654557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" "\\gen_M4K:delay_swd" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554654620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "\\gen_radix_4_last_pass:lpp" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554654812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_burst_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_burst_val:delay_val\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" "\\gen_burst_val:delay_val" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586554654947 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst7 cordic_atan2_v2 " "Node instance \"inst7\" instantiates undefined entity \"cordic_atan2_v2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fft_atan2_v2.vhd" "inst7" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 261 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1586554655276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586554658839 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 10 17:37:38 2020 " "Processing ended: Fri Apr 10 17:37:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586554658839 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586554658839 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586554658839 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586554658839 ""}
