-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Sat Nov 13 22:47:00 EST 2021                        

Solution Settings: fir.v20
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          69      34         35            0  0          
    Design Total:                      69      34         35            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         31          23 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1          19 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           4 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           3 
    mgc_mux1hot(16,3)                     14.122     0.000     14.122 1.485          0           1 
    mgc_mux1hot(16,4)                     20.898     0.000     20.898 1.687          0           7 
    mgc_mux1hot(30,14)                   166.227     0.000    166.227 2.568          0           1 
    mgc_mux1hot(30,3)                     26.479     0.000     26.479 1.485          0           1 
    mgc_mux1hot(30,7)                     77.296     0.000     77.296 2.081          0           1 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           7 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           2 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           3 
    mgc_or(1,7)                            1.379     0.000      1.379 1.487          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          33 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           4 
    mgc_reg_pos(496,0,0,1,1,1,1)           0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      6796.982    19.000    907.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:    837.0          10790.0          6797.0        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:            837.0 (100%)   10790.0 (100%)   6797.0 (100%) 
      MUX:                 0.0            441.3   (4%)    508.7   (7%) 
      FUNC:              837.0 (100%)   10345.0  (96%)   6281.0  (92%) 
      LOGIC:               0.0              3.7   (0%)      7.3   (0%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0              0.0             0.0        
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0              0.0             0.0        
                                                                       
    
  Register-to-Variable Mappings
    Register                              Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    reg(MAC:io_read(coeffs:rsc.@)).ftd#16        496         Y           Y      reg(MAC:io_read(coeffs:rsc.@)).ftd#16                 
    MAC-11:mul.itm                                30                            MAC-11:mul.itm                                        
                                                                                MAC-13:mul.itm                                        
                                                                                MAC-15:mul.itm                                        
                                                                                MAC-17:mul.itm                                        
                                                                                MAC-19:mul.itm                                        
                                                                                MAC-1:mul.itm                                         
                                                                                MAC-21:mul.itm                                        
                                                                                MAC-23:mul.itm                                        
                                                                                MAC-25:mul.itm                                        
                                                                                MAC-27:mul.itm                                        
                                                                                MAC-29:mul.itm                                        
                                                                                MAC-3:mul.itm                                         
                                                                                MAC-5:mul.itm                                         
                                                                                MAC-7:mul.itm                                         
                                                                                MAC-9:mul.itm                                         
                                                                                MAC:acc#3.itm                                         
                                                                                MAC-32:mul.itm                                        
                                                                                MAC:acc#10.itm                                        
                                                                                MAC:acc#12.itm                                        
                                                                                MAC:acc#14.itm                                        
                                                                                MAC:acc#16.itm                                        
                                                                                MAC:acc#4.itm                                         
                                                                                MAC:acc#6.itm                                         
                                                                                MAC:acc#8.itm                                         
                                                                                MAC:acc.itm                                           
    MAC:acc#11.itm                                30         Y           Y      MAC:acc#11.itm                                        
                                                                                MAC:acc#13.itm                                        
                                                                                MAC:acc#15.itm                                        
                                                                                MAC:acc#17.itm                                        
                                                                                MAC:acc#19.itm                                        
                                                                                MAC:acc#21.itm                                        
                                                                                MAC:acc#5.itm                                         
                                                                                MAC:acc#9.itm                                         
    MAC:acc#18.itm                                30         Y           Y      MAC:acc#18.itm                                        
    MAC:acc#23.itm                                30         Y           Y      MAC:acc#23.itm                                        
                                                                                MAC:acc#25.itm                                        
                                                                                MAC:acc#27.itm                                        
                                                                                MAC:acc#7.itm                                         
    MAC:acc#29.itm                                30         Y           Y      MAC:acc#29.itm                                        
                                                                                MAC:acc#31.itm                                        
    MAC:asn#89.itm                                16         Y           Y      MAC:asn#89.itm                                        
                                                                                regs(1).sva                                           
    MAC:asn#90.itm                                16         Y           Y      MAC:asn#90.itm                                        
                                                                                asn.ncse.sva                                          
    out1:rsci.idat                                16         Y           Y      out1:rsci.idat                                        
    reg(MAC:asn#62).cse                           16         Y           Y      reg(MAC:asn#62).cse                                   
    reg(MAC:asn#63).cse                           16         Y           Y      reg(MAC:asn#63).cse                                   
    reg(MAC:asn#64).cse                           16         Y           Y      reg(MAC:asn#64).cse                                   
    reg(MAC:asn#65).cse                           16         Y           Y      reg(MAC:asn#65).cse                                   
    reg(MAC:asn#66).cse                           16         Y           Y      reg(MAC:asn#66).cse                                   
    reg(MAC:asn#67).cse                           16         Y           Y      reg(MAC:asn#67).cse                                   
    reg(MAC:asn#68).cse                           16         Y           Y      reg(MAC:asn#68).cse                                   
    reg(MAC:asn#69).cse                           16         Y           Y      reg(MAC:asn#69).cse                                   
    reg(MAC:asn#70).cse                           16         Y           Y      reg(MAC:asn#70).cse                                   
    reg(MAC:asn#71).cse                           16         Y           Y      reg(MAC:asn#71).cse                                   
    reg(MAC:asn#72).cse                           16         Y           Y      reg(MAC:asn#72).cse                                   
    reg(MAC:asn#73).cse                           16         Y           Y      reg(MAC:asn#73).cse                                   
    reg(MAC:asn#74).cse                           16         Y           Y      reg(MAC:asn#74).cse                                   
    reg(MAC:asn#75).cse                           16         Y           Y      reg(MAC:asn#75).cse                                   
    reg(MAC:asn#76).cse                           16         Y           Y      reg(MAC:asn#76).cse                                   
    reg(MAC:asn#77).cse                           16         Y           Y      reg(MAC:asn#77).cse                                   
    reg(MAC:asn#78).cse                           16         Y           Y      reg(MAC:asn#78).cse                                   
    reg(MAC:asn#79).cse                           16         Y           Y      reg(MAC:asn#79).cse                                   
    reg(MAC:asn#80).cse                           16         Y           Y      reg(MAC:asn#80).cse                                   
    reg(MAC:asn#81).cse                           16         Y           Y      reg(MAC:asn#81).cse                                   
    reg(MAC:asn#82).cse                           16         Y           Y      reg(MAC:asn#82).cse                                   
    reg(MAC:asn#83).cse                           16         Y           Y      reg(MAC:asn#83).cse                                   
    reg(MAC:asn#84).cse                           16         Y           Y      reg(MAC:asn#84).cse                                   
    reg(MAC:asn#85).cse                           16         Y           Y      reg(MAC:asn#85).cse                                   
    reg(MAC:asn#86).cse                           16         Y           Y      reg(MAC:asn#86).cse                                   
    reg(MAC:asn#87).cse                           16         Y           Y      reg(MAC:asn#87).cse                                   
    reg(MAC:asn#88).cse                           16         Y           Y      reg(MAC:asn#88).cse                                   
    regs(0).sva                                   16         Y           Y      regs(0).sva                                           
    regs(2).sva                                   16         Y           Y      regs(2).sva                                           
    regs(30).sva                                  16         Y           Y      regs(30).sva                                          
    out1:rsc.triosy:obj.ld                         1                            out1:rsc.triosy:obj.ld                                
    reg(in1:rsc.triosy:obj.ld).cse                 1                            reg(in1:rsc.triosy:obj.ld).cse                        
                                                                                                                                      
    Total:                                      1176           1144        1144 (Total Gating Ratio: 0.97, CG Opt Gating Ratio: 0.97) 
    
  Timing Report
    Critical Path
      Max Delay:  10.442184000000001
      Slack:      -0.442184000000001
      
      Path                                 Startpoint                      Endpoint                 Delay   Slack   
      ------------------------------------ ------------------------------- ------------------------ ------- -------
      1                                    fir:core/reg(MAC:acc#11)        fir:core/reg(MAC:acc#23) 10.4422 -0.4422 
                                                                                                                    
        Instance                           Component                                                Delta   Delay   
        --------                           ---------                                                -----   -----   
        fir:core/reg(MAC:acc#11)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC:acc#11.itm                                                                     0.0000  0.0000  
        fir:core/MAC:acc#25                mgc_addc_30_0_30_0_30                                    2.5484  2.5484  
        fir:core/MAC:acc#25.itm:mx0w5                                                               0.0000  2.5484  
        fir:core/MAC:mux#3                 mgc_mux_30_1_2                                           1.3121  3.8605  
        fir:core/MAC:mux#3.itm                                                                      0.0000  3.8605  
        fir:core/MAC-32:acc#1:rg           mgc_addc_30_0_30_0_30                                    2.5484  6.4090  
        fir:core/z.out                                                                              0.0000  6.4090  
        fir:core/MAC:acc#27                mgc_addc_30_0_30_0_30                                    2.5484  8.9574  
        fir:core/MAC:acc#27.itm                                                                     0.0000  8.9574  
        fir:core/MAC:mux1h#2               mgc_mux1hot_30_3                                         1.4848  10.4422 
        fir:core/MAC:mux1h#2.itm                                                                    0.0000  10.4422 
        fir:core/reg(MAC:acc#23)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.4422 
                                                                                                                    
      2                                    fir:core/reg(MAC-11:mul)        fir:core/reg(MAC:acc#23) 10.4422 -0.4422 
                                                                                                                    
        Instance                           Component                                                Delta   Delay   
        --------                           ---------                                                -----   -----   
        fir:core/reg(MAC-11:mul)           mgc_reg_pos_30_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC-11:mul.itm                                                                     0.0000  0.0000  
        fir:core/MAC:acc#25                mgc_addc_30_0_30_0_30                                    2.5484  2.5484  
        fir:core/MAC:acc#25.itm:mx0w5                                                               0.0000  2.5484  
        fir:core/MAC:mux#3                 mgc_mux_30_1_2                                           1.3121  3.8605  
        fir:core/MAC:mux#3.itm                                                                      0.0000  3.8605  
        fir:core/MAC-32:acc#1:rg           mgc_addc_30_0_30_0_30                                    2.5484  6.4090  
        fir:core/z.out                                                                              0.0000  6.4090  
        fir:core/MAC:acc#27                mgc_addc_30_0_30_0_30                                    2.5484  8.9574  
        fir:core/MAC:acc#27.itm                                                                     0.0000  8.9574  
        fir:core/MAC:mux1h#2               mgc_mux1hot_30_3                                         1.4848  10.4422 
        fir:core/MAC:mux1h#2.itm                                                                    0.0000  10.4422 
        fir:core/reg(MAC:acc#23)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.4422 
                                                                                                                    
      3                                    fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:acc#23) 10.4295 -0.4295 
                                                                                                                    
        Instance                           Component                                                Delta   Delay   
        --------                           ---------                                                -----   -----   
        fir:core/fir:core_core:fsm:inst    fir:core_core:fsm                                        0.0000  0.0000  
        fir:core/fsm_output                                                                         0.0000  0.0000  
        fir:core/slc(fsm_output)(18)#1                                                              0.0000  0.0000  
        fir:core/slc(fsm_output)(18)#1.itm                                                          0.0000  0.0000  
        fir:core/MAC:or#4                  mgc_or_1_2                                               1.2679  1.2679  
        fir:core/MAC:or#4.cse                                                                       0.0000  1.2679  
        fir:core/MAC:or#9                  mgc_or_1_2                                               1.2679  2.5358  
        fir:core/MAC:or#9.itm                                                                       0.0000  2.5358  
        fir:core/MAC:mux                   mgc_mux_30_1_2                                           1.3121  3.8479  
        fir:core/MAC:mux.itm                                                                        0.0000  3.8479  
        fir:core/MAC-32:acc#1:rg           mgc_addc_30_0_30_0_30                                    2.5484  6.3963  
        fir:core/z.out                                                                              0.0000  6.3963  
        fir:core/MAC:acc#27                mgc_addc_30_0_30_0_30                                    2.5484  8.9448  
        fir:core/MAC:acc#27.itm                                                                     0.0000  8.9448  
        fir:core/MAC:mux1h#2               mgc_mux1hot_30_3                                         1.4848  10.4295 
        fir:core/MAC:mux1h#2.itm                                                                    0.0000  10.4295 
        fir:core/reg(MAC:acc#23)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.4295 
                                                                                                                    
      4                                    fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:acc#23) 10.4295 -0.4295 
                                                                                                                    
        Instance                           Component                                                Delta   Delay   
        --------                           ---------                                                -----   -----   
        fir:core/fir:core_core:fsm:inst    fir:core_core:fsm                                        0.0000  0.0000  
        fir:core/fsm_output                                                                         0.0000  0.0000  
        fir:core/slc(fsm_output)(10)#1                                                              0.0000  0.0000  
        fir:core/slc(fsm_output)(10)#1.itm                                                          0.0000  0.0000  
        fir:core/MAC:or#4                  mgc_or_1_2                                               1.2679  1.2679  
        fir:core/MAC:or#4.cse                                                                       0.0000  1.2679  
        fir:core/MAC:or#9                  mgc_or_1_2                                               1.2679  2.5358  
        fir:core/MAC:or#9.itm                                                                       0.0000  2.5358  
        fir:core/MAC:mux                   mgc_mux_30_1_2                                           1.3121  3.8479  
        fir:core/MAC:mux.itm                                                                        0.0000  3.8479  
        fir:core/MAC-32:acc#1:rg           mgc_addc_30_0_30_0_30                                    2.5484  6.3963  
        fir:core/z.out                                                                              0.0000  6.3963  
        fir:core/MAC:acc#27                mgc_addc_30_0_30_0_30                                    2.5484  8.9448  
        fir:core/MAC:acc#27.itm                                                                     0.0000  8.9448  
        fir:core/MAC:mux1h#2               mgc_mux1hot_30_3                                         1.4848  10.4295 
        fir:core/MAC:mux1h#2.itm                                                                    0.0000  10.4295 
        fir:core/reg(MAC:acc#23)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.4295 
                                                                                                                    
      5                                    fir:core/reg(MAC:acc#11)        fir:core/reg(MAC:acc#29) 10.2695 -0.2695 
                                                                                                                    
        Instance                           Component                                                Delta   Delay   
        --------                           ---------                                                -----   -----   
        fir:core/reg(MAC:acc#11)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC:acc#11.itm                                                                     0.0000  0.0000  
        fir:core/MAC:acc#25                mgc_addc_30_0_30_0_30                                    2.5484  2.5484  
        fir:core/MAC:acc#25.itm:mx0w5                                                               0.0000  2.5484  
        fir:core/MAC:mux#3                 mgc_mux_30_1_2                                           1.3121  3.8605  
        fir:core/MAC:mux#3.itm                                                                      0.0000  3.8605  
        fir:core/MAC-32:acc#1:rg           mgc_addc_30_0_30_0_30                                    2.5484  6.4090  
        fir:core/z.out                                                                              0.0000  6.4090  
        fir:core/MAC:acc#31                mgc_addc_30_0_30_0_30                                    2.5484  8.9574  
        fir:core/MAC:acc#31.itm                                                                     0.0000  8.9574  
        fir:core/MAC:MAC:mux               mgc_mux_30_1_2                                           1.3121  10.2695 
        fir:core/MAC:MAC:mux.itm                                                                    0.0000  10.2695 
        fir:core/reg(MAC:acc#29)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.2695 
                                                                                                                    
      6                                    fir:core/reg(MAC-11:mul)        fir:core/reg(MAC:acc#29) 10.2695 -0.2695 
                                                                                                                    
        Instance                           Component                                                Delta   Delay   
        --------                           ---------                                                -----   -----   
        fir:core/reg(MAC-11:mul)           mgc_reg_pos_30_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC-11:mul.itm                                                                     0.0000  0.0000  
        fir:core/MAC:acc#25                mgc_addc_30_0_30_0_30                                    2.5484  2.5484  
        fir:core/MAC:acc#25.itm:mx0w5                                                               0.0000  2.5484  
        fir:core/MAC:mux#3                 mgc_mux_30_1_2                                           1.3121  3.8605  
        fir:core/MAC:mux#3.itm                                                                      0.0000  3.8605  
        fir:core/MAC-32:acc#1:rg           mgc_addc_30_0_30_0_30                                    2.5484  6.4090  
        fir:core/z.out                                                                              0.0000  6.4090  
        fir:core/MAC:acc#31                mgc_addc_30_0_30_0_30                                    2.5484  8.9574  
        fir:core/MAC:acc#31.itm                                                                     0.0000  8.9574  
        fir:core/MAC:MAC:mux               mgc_mux_30_1_2                                           1.3121  10.2695 
        fir:core/MAC:MAC:mux.itm                                                                    0.0000  10.2695 
        fir:core/reg(MAC:acc#29)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.2695 
                                                                                                                    
      7                                    fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:acc#29) 10.2569 -0.2569 
                                                                                                                    
        Instance                           Component                                                Delta   Delay   
        --------                           ---------                                                -----   -----   
        fir:core/fir:core_core:fsm:inst    fir:core_core:fsm                                        0.0000  0.0000  
        fir:core/fsm_output                                                                         0.0000  0.0000  
        fir:core/slc(fsm_output)(18)#1                                                              0.0000  0.0000  
        fir:core/slc(fsm_output)(18)#1.itm                                                          0.0000  0.0000  
        fir:core/MAC:or#4                  mgc_or_1_2                                               1.2679  1.2679  
        fir:core/MAC:or#4.cse                                                                       0.0000  1.2679  
        fir:core/MAC:or#9                  mgc_or_1_2                                               1.2679  2.5358  
        fir:core/MAC:or#9.itm                                                                       0.0000  2.5358  
        fir:core/MAC:mux                   mgc_mux_30_1_2                                           1.3121  3.8479  
        fir:core/MAC:mux.itm                                                                        0.0000  3.8479  
        fir:core/MAC-32:acc#1:rg           mgc_addc_30_0_30_0_30                                    2.5484  6.3963  
        fir:core/z.out                                                                              0.0000  6.3963  
        fir:core/MAC:acc#31                mgc_addc_30_0_30_0_30                                    2.5484  8.9448  
        fir:core/MAC:acc#31.itm                                                                     0.0000  8.9448  
        fir:core/MAC:MAC:mux               mgc_mux_30_1_2                                           1.3121  10.2569 
        fir:core/MAC:MAC:mux.itm                                                                    0.0000  10.2569 
        fir:core/reg(MAC:acc#29)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.2569 
                                                                                                                    
      8                                    fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:acc#29) 10.2569 -0.2569 
                                                                                                                    
        Instance                           Component                                                Delta   Delay   
        --------                           ---------                                                -----   -----   
        fir:core/fir:core_core:fsm:inst    fir:core_core:fsm                                        0.0000  0.0000  
        fir:core/fsm_output                                                                         0.0000  0.0000  
        fir:core/slc(fsm_output)(10)#1                                                              0.0000  0.0000  
        fir:core/slc(fsm_output)(10)#1.itm                                                          0.0000  0.0000  
        fir:core/MAC:or#4                  mgc_or_1_2                                               1.2679  1.2679  
        fir:core/MAC:or#4.cse                                                                       0.0000  1.2679  
        fir:core/MAC:or#9                  mgc_or_1_2                                               1.2679  2.5358  
        fir:core/MAC:or#9.itm                                                                       0.0000  2.5358  
        fir:core/MAC:mux                   mgc_mux_30_1_2                                           1.3121  3.8479  
        fir:core/MAC:mux.itm                                                                        0.0000  3.8479  
        fir:core/MAC-32:acc#1:rg           mgc_addc_30_0_30_0_30                                    2.5484  6.3963  
        fir:core/z.out                                                                              0.0000  6.3963  
        fir:core/MAC:acc#31                mgc_addc_30_0_30_0_30                                    2.5484  8.9448  
        fir:core/MAC:acc#31.itm                                                                     0.0000  8.9448  
        fir:core/MAC:MAC:mux               mgc_mux_30_1_2                                           1.3121  10.2569 
        fir:core/MAC:MAC:mux.itm                                                                    0.0000  10.2569 
        fir:core/reg(MAC:acc#29)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  10.2569 
                                                                                                                    
      9                                    fir:core/reg(MAC-11:mul)        fir:core/MAC:mux1h.itm   10.2138 -0.2138 
                                                                                                                    
        Instance                           Component                                                Delta   Delay   
        --------                           ---------                                                -----   -----   
        fir:core/reg(MAC-11:mul)           mgc_reg_pos_30_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC-11:mul.itm                                                                     0.0000  0.0000  
        fir:core/MAC:acc#26                mgc_addc_30_0_30_0_30                                    2.5484  2.5484  
        fir:core/MAC:acc#26.itm                                                                     0.0000  2.5484  
        fir:core/MAC:acc#30                mgc_addc_30_0_30_0_30                                    2.5484  5.0969  
        fir:core/MAC:acc#30.itm                                                                     0.0000  5.0969  
        fir:core/MAC:acc                   mgc_addc_30_0_30_0_30                                    2.5484  7.6453  
        fir:core/MAC:acc.itm                                                                        0.0000  7.6453  
        fir:core/MAC:mux1h                 mgc_mux1hot_30_14                                        2.5685  10.2138 
        fir:core/MAC:mux1h.itm                                                                      0.0000  10.2138 
                                                                                                                    
      10                                   fir:core/reg(MAC:acc#18)        fir:core/MAC:mux1h.itm   10.2138 -0.2138 
                                                                                                                    
        Instance                           Component                                                Delta   Delay   
        --------                           ---------                                                -----   -----   
        fir:core/reg(MAC:acc#18)           mgc_reg_pos_30_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC:acc#18.itm                                                                     0.0000  0.0000  
        fir:core/MAC:acc#26                mgc_addc_30_0_30_0_30                                    2.5484  2.5484  
        fir:core/MAC:acc#26.itm                                                                     0.0000  2.5484  
        fir:core/MAC:acc#30                mgc_addc_30_0_30_0_30                                    2.5484  5.0969  
        fir:core/MAC:acc#30.itm                                                                     0.0000  5.0969  
        fir:core/MAC:acc                   mgc_addc_30_0_30_0_30                                    2.5484  7.6453  
        fir:core/MAC:acc.itm                                                                        0.0000  7.6453  
        fir:core/MAC:mux1h                 mgc_mux1hot_30_14                                        2.5685  10.2138 
        fir:core/MAC:mux1h.itm                                                                      0.0000  10.2138 
                                                                                                                    
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                   Port                                   Slack (Delay) Messages                
      ------------------------------------------ ------------------------------------ ------- ------- -----------------------
      fir:core/reg(out1:rsci.idat)               MAC:slc(z.out)(29-14).itm             3.5910  6.4090                         
      fir:core/reg(MAC:asn#88)                   reg(MAC:asn#87).cse                   1.1444  8.8556                         
      fir:core/reg(MAC:asn#87)                   reg(MAC:asn#86).cse                   0.2831  9.7169                         
      fir:core/reg(MAC:asn#86)                   reg(MAC:asn#85).cse                   1.1444  8.8556                         
      fir:core/reg(MAC:asn#85)                   reg(MAC:asn#84).cse                   0.7707  9.2293                         
      fir:core/reg(MAC:asn#84)                   reg(MAC:asn#83).cse                   1.1444  8.8556                         
      fir:core/reg(MAC:asn#83)                   reg(MAC:asn#82).cse                   0.2831  9.7169                         
      fir:core/reg(MAC:asn#82)                   reg(MAC:asn#81).cse                   1.1444  8.8556                         
      fir:core/reg(MAC:asn#81)                   reg(MAC:asn#80).cse                   0.0547  9.9453                         
      fir:core/reg(MAC:asn#80)                   reg(MAC:asn#79).cse                   1.1444  8.8556                         
      fir:core/reg(MAC:asn#79)                   reg(MAC:asn#78).cse                   0.2831  9.7169                         
      fir:core/reg(MAC:asn#78)                   reg(MAC:asn#77).cse                   1.1444  8.8556                         
      fir:core/reg(MAC:asn#77)                   reg(MAC:asn#76).cse                   0.7707  9.2293                         
      fir:core/reg(MAC:asn#76)                   reg(MAC:asn#75).cse                   1.1444  8.8556                         
      fir:core/reg(MAC:asn#75)                   reg(MAC:asn#74).cse                   0.2831  9.7169                         
      fir:core/reg(MAC:asn#74)                   reg(MAC:asn#73).cse                   1.1444  8.8556                         
      fir:core/reg(MAC:asn#73)                   reg(MAC:asn#72).cse                   0.7707  9.2293                         
      fir:core/reg(MAC:asn#72)                   reg(MAC:asn#71).cse                   1.1444  8.8556                         
      fir:core/reg(MAC:asn#71)                   reg(MAC:asn#70).cse                   0.2831  9.7169                         
      fir:core/reg(MAC:asn#70)                   reg(MAC:asn#69).cse                   1.1444  8.8556                         
      fir:core/reg(MAC:asn#69)                   reg(MAC:asn#68).cse                   0.7707  9.2293                         
      fir:core/reg(MAC:asn#68)                   reg(MAC:asn#67).cse                   1.3467  8.6533                         
      fir:core/reg(MAC:asn#67)                   reg(MAC:asn#66).cse                   0.2831  9.7169                         
      fir:core/reg(MAC:asn#66)                   reg(MAC:asn#65).cse                   1.3467  8.6533                         
      fir:core/reg(MAC:asn#65)                   reg(MAC:asn#64).cse                   0.7707  9.2293                         
      fir:core/reg(MAC:asn#64)                   reg(MAC:asn#63).cse                   0.0547  9.9453                         
      fir:core/reg(MAC:asn#63)                   reg(MAC:asn#62).cse                   0.2831  9.7169                         
      fir:core/reg(MAC:asn#62)                   regs(2).sva                           1.1444  8.8556                         
      fir:core/reg(regs(2))                      MAC:asn#89.itm                        0.7707  9.2293                         
      fir:core/reg(regs(0))                      MAC:asn#90.itm                        1.3467  8.6533                         
      fir:core/reg(MAC:asn#89)                   regs:regs:mux.itm                     8.6879  1.3121                         
      fir:core/reg(out1:rsc.triosy:obj.ld)       slc(fsm_output)(33).itm              10.0000  0.0000                         
      fir:core/reg(in1:rsc.triosy:obj.ld)        slc(fsm_output)(0)#3.itm             10.0000  0.0000                         
      fir:core/reg(MAC:asn#90)                   in1:in1:mux.itm                       8.6879  1.3121                         
      fir:core/reg(regs(30))                     reg(MAC:asn#88).cse                   0.2831  9.7169                         
      fir:core/reg(MAC-11:mul)                   MAC:mux1h.itm                        -0.2138 10.2138 (clock period exceeded) 
      fir:core/reg(MAC:acc#18)                   MAC:acc#18.itm#2                      1.1644  8.8356                         
      fir:core/reg(MAC:acc#11)                   MAC:mux1h#1.itm                       0.7707  9.2293                         
      fir:core/reg(MAC:acc#23)                   MAC:mux1h#2.itm                      -0.4422 10.4422 (clock period exceeded) 
      fir:core/reg(MAC:acc#29)                   MAC:MAC:mux.itm                      -0.2695 10.2695 (clock period exceeded) 
      fir:core/reg(MAC:io_read(coeffs:rsc.@))#16 coeffs:slc(coeffs:rsci.d)(495-0).itm 10.0000  0.0000                         
      fir                                        coeffs:rsc.triosy.lz                 10.0000  0.0000                         
      fir                                        in1:rsc.triosy.lz                    10.0000  0.0000                         
      fir                                        out1:rsc.dat                         10.0000  0.0000                         
      fir                                        out1:rsc.triosy.lz                   10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   30    23 
    mul                          
    -                   30    19 
    mux                          
    -                   30     3 
    -                   16     4 
    mux1h                        
    -                   30     3 
    -                   16     8 
    or                           
    -                    1    13 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                  496     1 
    -                   30     5 
    -                   16    33 
    -                    1     2 
    write_port                   
    -                    0     1 
    
  End of Report
