
Code_carte_pneumatique.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086e0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08008868  08008868  00018868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088a8  080088a8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080088a8  080088a8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080088a8  080088a8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088a8  080088a8  000188a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088ac  080088ac  000188ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080088b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          0000059c  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200005a8  200005a8  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000178d7  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ba7  00000000  00000000  00037913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001380  00000000  00000000  0003a4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001278  00000000  00000000  0003b840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d076  00000000  00000000  0003cab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018739  00000000  00000000  00059b2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b0166  00000000  00000000  00072267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001223cd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000549c  00000000  00000000  00122420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008850 	.word	0x08008850

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08008850 	.word	0x08008850

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	; 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	; 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2f>:
 8000794:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000798:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800079c:	bf24      	itt	cs
 800079e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007a2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007a6:	d90d      	bls.n	80007c4 <__aeabi_d2f+0x30>
 80007a8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007ac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007b0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007b4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007b8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007bc:	bf08      	it	eq
 80007be:	f020 0001 	biceq.w	r0, r0, #1
 80007c2:	4770      	bx	lr
 80007c4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007c8:	d121      	bne.n	800080e <__aeabi_d2f+0x7a>
 80007ca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007ce:	bfbc      	itt	lt
 80007d0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007d4:	4770      	bxlt	lr
 80007d6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007da:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007de:	f1c2 0218 	rsb	r2, r2, #24
 80007e2:	f1c2 0c20 	rsb	ip, r2, #32
 80007e6:	fa10 f30c 	lsls.w	r3, r0, ip
 80007ea:	fa20 f002 	lsr.w	r0, r0, r2
 80007ee:	bf18      	it	ne
 80007f0:	f040 0001 	orrne.w	r0, r0, #1
 80007f4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007f8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80007fc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000800:	ea40 000c 	orr.w	r0, r0, ip
 8000804:	fa23 f302 	lsr.w	r3, r3, r2
 8000808:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800080c:	e7cc      	b.n	80007a8 <__aeabi_d2f+0x14>
 800080e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000812:	d107      	bne.n	8000824 <__aeabi_d2f+0x90>
 8000814:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000818:	bf1e      	ittt	ne
 800081a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800081e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000822:	4770      	bxne	lr
 8000824:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000828:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800082c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop

08000834 <dshot_init>:

int dshot_ready = 0;

/* Functions */
void dshot_init(dshot_type_e dshot_type)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	71fb      	strb	r3, [r7, #7]
	dshot_set_timer(dshot_type);
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	4618      	mov	r0, r3
 8000842:	f000 f83f 	bl	80008c4 <dshot_set_timer>
	dshot_put_tc_callback_function();
 8000846:	f000 f8fb 	bl	8000a40 <dshot_put_tc_callback_function>
	dshot_start_pwm();
 800084a:	f000 f91d 	bl	8000a88 <dshot_start_pwm>
  dshot_ready = 1;
 800084e:	4b03      	ldr	r3, [pc, #12]	; (800085c <dshot_init+0x28>)
 8000850:	2201      	movs	r2, #1
 8000852:	601a      	str	r2, [r3, #0]
}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	20000190 	.word	0x20000190

08000860 <dshot_write>:

void dshot_write(uint16_t* motor_value)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  if (!dshot_ready) return;
 8000868:	4b07      	ldr	r3, [pc, #28]	; (8000888 <dshot_write+0x28>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d007      	beq.n	8000880 <dshot_write+0x20>

	dshot_prepare_dmabuffer_all(motor_value);
 8000870:	6878      	ldr	r0, [r7, #4]
 8000872:	f000 f98d 	bl	8000b90 <dshot_prepare_dmabuffer_all>
	dshot_dma_start();
 8000876:	f000 f9bf 	bl	8000bf8 <dshot_dma_start>
	dshot_enable_dma_request();
 800087a:	f000 fa03 	bl	8000c84 <dshot_enable_dma_request>
 800087e:	e000      	b.n	8000882 <dshot_write+0x22>
  if (!dshot_ready) return;
 8000880:	bf00      	nop
}
 8000882:	3708      	adds	r7, #8
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20000190 	.word	0x20000190

0800088c <dshot_choose_type>:


/* Static functions */
static uint32_t dshot_choose_type(dshot_type_e dshot_type)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
	switch (dshot_type)
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	2b01      	cmp	r3, #1
 800089a:	d003      	beq.n	80008a4 <dshot_choose_type+0x18>
 800089c:	2b02      	cmp	r3, #2
 800089e:	d103      	bne.n	80008a8 <dshot_choose_type+0x1c>
	{
		case(DSHOT600):
				return DSHOT600_HZ;
 80008a0:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <dshot_choose_type+0x2c>)
 80008a2:	e002      	b.n	80008aa <dshot_choose_type+0x1e>

		case(DSHOT300):
				return DSHOT300_HZ;
 80008a4:	4b05      	ldr	r3, [pc, #20]	; (80008bc <dshot_choose_type+0x30>)
 80008a6:	e000      	b.n	80008aa <dshot_choose_type+0x1e>

		default:
		case(DSHOT150):
				return DSHOT150_HZ;
 80008a8:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <dshot_choose_type+0x34>)
	}
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	00b71b00 	.word	0x00b71b00
 80008bc:	005b8d80 	.word	0x005b8d80
 80008c0:	002dc6c0 	.word	0x002dc6c0

080008c4 <dshot_set_timer>:

static void dshot_set_timer(dshot_type_e dshot_type)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	ed2d 8b02 	vpush	{d8}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
	uint16_t dshot_prescaler;
	uint32_t timer_clock = TIMER_CLOCK; // all timer clock is same as SystemCoreClock in stm32f411
 80008d2:	4b2d      	ldr	r3, [pc, #180]	; (8000988 <dshot_set_timer+0xc4>)
 80008d4:	60fb      	str	r3, [r7, #12]

	// Calculate prescaler by dshot type
	dshot_prescaler = lrintf((float) timer_clock / dshot_choose_type(dshot_type) + 0.01f) - 1;
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	ee07 3a90 	vmov	s15, r3
 80008dc:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80008e0:	79fb      	ldrb	r3, [r7, #7]
 80008e2:	4618      	mov	r0, r3
 80008e4:	f7ff ffd2 	bl	800088c <dshot_choose_type>
 80008e8:	ee07 0a90 	vmov	s15, r0
 80008ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80008f0:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80008f4:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800098c <dshot_set_timer+0xc8>
 80008f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008fc:	eeb0 0a67 	vmov.f32	s0, s15
 8000900:	f007 ff66 	bl	80087d0 <lrintf>
 8000904:	4603      	mov	r3, r0
 8000906:	b29b      	uxth	r3, r3
 8000908:	3b01      	subs	r3, #1
 800090a:	817b      	strh	r3, [r7, #10]

	// motor1
	__HAL_TIM_SET_PRESCALER(MOTOR_1_TIM, dshot_prescaler);
 800090c:	4b20      	ldr	r3, [pc, #128]	; (8000990 <dshot_set_timer+0xcc>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	897a      	ldrh	r2, [r7, #10]
 8000912:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_1_TIM, MOTOR_BITLENGTH);
 8000914:	4b1e      	ldr	r3, [pc, #120]	; (8000990 <dshot_set_timer+0xcc>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	2214      	movs	r2, #20
 800091a:	62da      	str	r2, [r3, #44]	; 0x2c
 800091c:	4b1c      	ldr	r3, [pc, #112]	; (8000990 <dshot_set_timer+0xcc>)
 800091e:	2214      	movs	r2, #20
 8000920:	60da      	str	r2, [r3, #12]

	// motor2
	__HAL_TIM_SET_PRESCALER(MOTOR_2_TIM, dshot_prescaler);
 8000922:	4b1c      	ldr	r3, [pc, #112]	; (8000994 <dshot_set_timer+0xd0>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	897a      	ldrh	r2, [r7, #10]
 8000928:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_2_TIM, MOTOR_BITLENGTH);
 800092a:	4b1a      	ldr	r3, [pc, #104]	; (8000994 <dshot_set_timer+0xd0>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	2214      	movs	r2, #20
 8000930:	62da      	str	r2, [r3, #44]	; 0x2c
 8000932:	4b18      	ldr	r3, [pc, #96]	; (8000994 <dshot_set_timer+0xd0>)
 8000934:	2214      	movs	r2, #20
 8000936:	60da      	str	r2, [r3, #12]

	// motor3
	__HAL_TIM_SET_PRESCALER(MOTOR_3_TIM, dshot_prescaler);
 8000938:	4b17      	ldr	r3, [pc, #92]	; (8000998 <dshot_set_timer+0xd4>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	897a      	ldrh	r2, [r7, #10]
 800093e:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_3_TIM, MOTOR_BITLENGTH);
 8000940:	4b15      	ldr	r3, [pc, #84]	; (8000998 <dshot_set_timer+0xd4>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2214      	movs	r2, #20
 8000946:	62da      	str	r2, [r3, #44]	; 0x2c
 8000948:	4b13      	ldr	r3, [pc, #76]	; (8000998 <dshot_set_timer+0xd4>)
 800094a:	2214      	movs	r2, #20
 800094c:	60da      	str	r2, [r3, #12]

	// motor4
	__HAL_TIM_SET_PRESCALER(MOTOR_4_TIM, dshot_prescaler);
 800094e:	4b11      	ldr	r3, [pc, #68]	; (8000994 <dshot_set_timer+0xd0>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	897a      	ldrh	r2, [r7, #10]
 8000954:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_4_TIM, MOTOR_BITLENGTH);
 8000956:	4b0f      	ldr	r3, [pc, #60]	; (8000994 <dshot_set_timer+0xd0>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	2214      	movs	r2, #20
 800095c:	62da      	str	r2, [r3, #44]	; 0x2c
 800095e:	4b0d      	ldr	r3, [pc, #52]	; (8000994 <dshot_set_timer+0xd0>)
 8000960:	2214      	movs	r2, #20
 8000962:	60da      	str	r2, [r3, #12]

	// motor5
	__HAL_TIM_SET_PRESCALER(MOTOR_5_TIM, dshot_prescaler);
 8000964:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <dshot_set_timer+0xcc>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	897a      	ldrh	r2, [r7, #10]
 800096a:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_5_TIM, MOTOR_BITLENGTH);
 800096c:	4b08      	ldr	r3, [pc, #32]	; (8000990 <dshot_set_timer+0xcc>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	2214      	movs	r2, #20
 8000972:	62da      	str	r2, [r3, #44]	; 0x2c
 8000974:	4b06      	ldr	r3, [pc, #24]	; (8000990 <dshot_set_timer+0xcc>)
 8000976:	2214      	movs	r2, #20
 8000978:	60da      	str	r2, [r3, #12]
}
 800097a:	bf00      	nop
 800097c:	3710      	adds	r7, #16
 800097e:	46bd      	mov	sp, r7
 8000980:	ecbd 8b02 	vpop	{d8}
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	016e3600 	.word	0x016e3600
 800098c:	3c23d70a 	.word	0x3c23d70a
 8000990:	200002d8 	.word	0x200002d8
 8000994:	20000324 	.word	0x20000324
 8000998:	2000028c 	.word	0x2000028c

0800099c <dshot_dma_tc_callback>:

// __HAL_TIM_DISABLE_DMA is needed to eliminate the delay between different dshot signals
// I don't know why :(
static void dshot_dma_tc_callback(DMA_HandleTypeDef *hdma)
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009a8:	60fb      	str	r3, [r7, #12]

	if (hdma == htim->hdma[MOTOR_1_TIM_DMA_ID])
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d108      	bne.n	80009c6 <dshot_dma_tc_callback+0x2a>
	{
		__HAL_TIM_DISABLE_DMA(htim, MOTOR_1_TIM_DMA);
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	68da      	ldr	r2, [r3, #12]
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80009c2:	60da      	str	r2, [r3, #12]
	else if(hdma == htim->hdma[MOTOR_5_TIM_DMA_ID])
	{
		__HAL_TIM_DISABLE_DMA(htim, MOTOR_5_TIM_DMA);
	}

}
 80009c4:	e036      	b.n	8000a34 <dshot_dma_tc_callback+0x98>
	else if(hdma == htim->hdma[MOTOR_2_TIM_DMA_ID])
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	687a      	ldr	r2, [r7, #4]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d108      	bne.n	80009e2 <dshot_dma_tc_callback+0x46>
		__HAL_TIM_DISABLE_DMA(htim, MOTOR_2_TIM_DMA);
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	68da      	ldr	r2, [r3, #12]
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80009de:	60da      	str	r2, [r3, #12]
}
 80009e0:	e028      	b.n	8000a34 <dshot_dma_tc_callback+0x98>
	else if(hdma == htim->hdma[MOTOR_3_TIM_DMA_ID])
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d108      	bne.n	80009fe <dshot_dma_tc_callback+0x62>
		__HAL_TIM_DISABLE_DMA(htim, MOTOR_3_TIM_DMA);
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	68da      	ldr	r2, [r3, #12]
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80009fa:	60da      	str	r2, [r3, #12]
}
 80009fc:	e01a      	b.n	8000a34 <dshot_dma_tc_callback+0x98>
	else if(hdma == htim->hdma[MOTOR_4_TIM_DMA_ID])
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a02:	687a      	ldr	r2, [r7, #4]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d108      	bne.n	8000a1a <dshot_dma_tc_callback+0x7e>
		__HAL_TIM_DISABLE_DMA(htim, MOTOR_4_TIM_DMA);
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	68da      	ldr	r2, [r3, #12]
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000a16:	60da      	str	r2, [r3, #12]
}
 8000a18:	e00c      	b.n	8000a34 <dshot_dma_tc_callback+0x98>
	else if(hdma == htim->hdma[MOTOR_5_TIM_DMA_ID])
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d107      	bne.n	8000a34 <dshot_dma_tc_callback+0x98>
		__HAL_TIM_DISABLE_DMA(htim, MOTOR_5_TIM_DMA);
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	68da      	ldr	r2, [r3, #12]
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000a32:	60da      	str	r2, [r3, #12]
}
 8000a34:	bf00      	nop
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr

08000a40 <dshot_put_tc_callback_function>:

static void dshot_put_tc_callback_function()
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
	// TIM_DMA_ID_CCx depends on timer channel
	MOTOR_1_TIM->hdma[MOTOR_1_TIM_DMA_ID]->XferCpltCallback = dshot_dma_tc_callback;
 8000a44:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <dshot_put_tc_callback_function+0x38>)
 8000a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a48:	4a0c      	ldr	r2, [pc, #48]	; (8000a7c <dshot_put_tc_callback_function+0x3c>)
 8000a4a:	629a      	str	r2, [r3, #40]	; 0x28
	MOTOR_2_TIM->hdma[MOTOR_2_TIM_DMA_ID]->XferCpltCallback = dshot_dma_tc_callback;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <dshot_put_tc_callback_function+0x40>)
 8000a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a50:	4a0a      	ldr	r2, [pc, #40]	; (8000a7c <dshot_put_tc_callback_function+0x3c>)
 8000a52:	629a      	str	r2, [r3, #40]	; 0x28
	MOTOR_3_TIM->hdma[MOTOR_3_TIM_DMA_ID]->XferCpltCallback = dshot_dma_tc_callback;
 8000a54:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <dshot_put_tc_callback_function+0x44>)
 8000a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a58:	4a08      	ldr	r2, [pc, #32]	; (8000a7c <dshot_put_tc_callback_function+0x3c>)
 8000a5a:	629a      	str	r2, [r3, #40]	; 0x28
	MOTOR_4_TIM->hdma[MOTOR_4_TIM_DMA_ID]->XferCpltCallback = dshot_dma_tc_callback;
 8000a5c:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <dshot_put_tc_callback_function+0x40>)
 8000a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a60:	4a06      	ldr	r2, [pc, #24]	; (8000a7c <dshot_put_tc_callback_function+0x3c>)
 8000a62:	629a      	str	r2, [r3, #40]	; 0x28
	MOTOR_5_TIM->hdma[MOTOR_5_TIM_DMA_ID]->XferCpltCallback = dshot_dma_tc_callback;
 8000a64:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <dshot_put_tc_callback_function+0x38>)
 8000a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a68:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <dshot_put_tc_callback_function+0x3c>)
 8000a6a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	200002d8 	.word	0x200002d8
 8000a7c:	0800099d 	.word	0x0800099d
 8000a80:	20000324 	.word	0x20000324
 8000a84:	2000028c 	.word	0x2000028c

08000a88 <dshot_start_pwm>:

static void dshot_start_pwm()
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
	// Start the timer channel now.
    // Enabling/disabling DMA request can restart a new cycle without PWM start/stop.
  	HAL_TIM_PWM_Start(MOTOR_1_TIM, MOTOR_1_TIM_CHANNEL);
 8000a8c:	2108      	movs	r1, #8
 8000a8e:	480a      	ldr	r0, [pc, #40]	; (8000ab8 <dshot_start_pwm+0x30>)
 8000a90:	f005 fcbc 	bl	800640c <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(MOTOR_2_TIM, MOTOR_2_TIM_CHANNEL);
 8000a94:	210c      	movs	r1, #12
 8000a96:	4809      	ldr	r0, [pc, #36]	; (8000abc <dshot_start_pwm+0x34>)
 8000a98:	f005 fcb8 	bl	800640c <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(MOTOR_3_TIM, MOTOR_3_TIM_CHANNEL);
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4808      	ldr	r0, [pc, #32]	; (8000ac0 <dshot_start_pwm+0x38>)
 8000aa0:	f005 fcb4 	bl	800640c <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(MOTOR_4_TIM, MOTOR_4_TIM_CHANNEL);
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	4805      	ldr	r0, [pc, #20]	; (8000abc <dshot_start_pwm+0x34>)
 8000aa8:	f005 fcb0 	bl	800640c <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(MOTOR_5_TIM, MOTOR_5_TIM_CHANNEL);
 8000aac:	2100      	movs	r1, #0
 8000aae:	4802      	ldr	r0, [pc, #8]	; (8000ab8 <dshot_start_pwm+0x30>)
 8000ab0:	f005 fcac 	bl	800640c <HAL_TIM_PWM_Start>
}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	200002d8 	.word	0x200002d8
 8000abc:	20000324 	.word	0x20000324
 8000ac0:	2000028c 	.word	0x2000028c

08000ac4 <dshot_prepare_packet>:

static uint16_t dshot_prepare_packet(uint16_t value)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b087      	sub	sp, #28
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	80fb      	strh	r3, [r7, #6]
	uint16_t packet;
	bool dshot_telemetry = false;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	72fb      	strb	r3, [r7, #11]

	packet = (value << 1) | (dshot_telemetry ? 1 : 0);
 8000ad2:	88fb      	ldrh	r3, [r7, #6]
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	b21a      	sxth	r2, r3
 8000ad8:	7afb      	ldrb	r3, [r7, #11]
 8000ada:	b21b      	sxth	r3, r3
 8000adc:	4313      	orrs	r3, r2
 8000ade:	b21b      	sxth	r3, r3
 8000ae0:	813b      	strh	r3, [r7, #8]

	// compute checksum
	unsigned csum = 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]
	unsigned csum_data = packet;
 8000ae6:	893b      	ldrh	r3, [r7, #8]
 8000ae8:	613b      	str	r3, [r7, #16]

	for(int i = 0; i < 3; i++)
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	e009      	b.n	8000b04 <dshot_prepare_packet+0x40>
	{
        csum ^=  csum_data; // xor data by nibbles
 8000af0:	697a      	ldr	r2, [r7, #20]
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	4053      	eors	r3, r2
 8000af6:	617b      	str	r3, [r7, #20]
        csum_data >>= 4;
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	091b      	lsrs	r3, r3, #4
 8000afc:	613b      	str	r3, [r7, #16]
	for(int i = 0; i < 3; i++)
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	3301      	adds	r3, #1
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	ddf2      	ble.n	8000af0 <dshot_prepare_packet+0x2c>
	}

	csum &= 0xf;
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	f003 030f 	and.w	r3, r3, #15
 8000b10:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 8000b12:	893b      	ldrh	r3, [r7, #8]
 8000b14:	011b      	lsls	r3, r3, #4
 8000b16:	b29a      	uxth	r2, r3
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	813b      	strh	r3, [r7, #8]

	return packet;
 8000b20:	893b      	ldrh	r3, [r7, #8]
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	371c      	adds	r7, #28
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <dshot_prepare_dmabuffer>:

// Convert 16 bits packet to 16 pwm signal
static void dshot_prepare_dmabuffer(uint32_t* motor_dmabuffer, uint16_t value)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b084      	sub	sp, #16
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
 8000b36:	460b      	mov	r3, r1
 8000b38:	807b      	strh	r3, [r7, #2]
	uint16_t packet;
	packet = dshot_prepare_packet(value);
 8000b3a:	887b      	ldrh	r3, [r7, #2]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff ffc1 	bl	8000ac4 <dshot_prepare_packet>
 8000b42:	4603      	mov	r3, r0
 8000b44:	81fb      	strh	r3, [r7, #14]

	for(int i = 0; i < 16; i++)
 8000b46:	2300      	movs	r3, #0
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	e011      	b.n	8000b70 <dshot_prepare_dmabuffer+0x42>
	{
		motor_dmabuffer[i] = (packet & 0x8000) ? MOTOR_BIT_1 : MOTOR_BIT_0;
 8000b4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	da01      	bge.n	8000b58 <dshot_prepare_dmabuffer+0x2a>
 8000b54:	220e      	movs	r2, #14
 8000b56:	e000      	b.n	8000b5a <dshot_prepare_dmabuffer+0x2c>
 8000b58:	2207      	movs	r2, #7
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	6879      	ldr	r1, [r7, #4]
 8000b60:	440b      	add	r3, r1
 8000b62:	601a      	str	r2, [r3, #0]
		packet <<= 1;
 8000b64:	89fb      	ldrh	r3, [r7, #14]
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 16; i++)
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	60bb      	str	r3, [r7, #8]
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	2b0f      	cmp	r3, #15
 8000b74:	ddea      	ble.n	8000b4c <dshot_prepare_dmabuffer+0x1e>
	}

	motor_dmabuffer[16] = 0;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	3340      	adds	r3, #64	; 0x40
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
	motor_dmabuffer[17] = 0;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	3344      	adds	r3, #68	; 0x44
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
}
 8000b86:	bf00      	nop
 8000b88:	3710      	adds	r7, #16
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
	...

08000b90 <dshot_prepare_dmabuffer_all>:

static void dshot_prepare_dmabuffer_all(uint16_t* motor_value)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer(motor1_dmabuffer, motor_value[0]);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	881b      	ldrh	r3, [r3, #0]
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4811      	ldr	r0, [pc, #68]	; (8000be4 <dshot_prepare_dmabuffer_all+0x54>)
 8000ba0:	f7ff ffc5 	bl	8000b2e <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor2_dmabuffer, motor_value[1]);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	3302      	adds	r3, #2
 8000ba8:	881b      	ldrh	r3, [r3, #0]
 8000baa:	4619      	mov	r1, r3
 8000bac:	480e      	ldr	r0, [pc, #56]	; (8000be8 <dshot_prepare_dmabuffer_all+0x58>)
 8000bae:	f7ff ffbe 	bl	8000b2e <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor3_dmabuffer, motor_value[2]);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	3304      	adds	r3, #4
 8000bb6:	881b      	ldrh	r3, [r3, #0]
 8000bb8:	4619      	mov	r1, r3
 8000bba:	480c      	ldr	r0, [pc, #48]	; (8000bec <dshot_prepare_dmabuffer_all+0x5c>)
 8000bbc:	f7ff ffb7 	bl	8000b2e <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor4_dmabuffer, motor_value[3]);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	3306      	adds	r3, #6
 8000bc4:	881b      	ldrh	r3, [r3, #0]
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4809      	ldr	r0, [pc, #36]	; (8000bf0 <dshot_prepare_dmabuffer_all+0x60>)
 8000bca:	f7ff ffb0 	bl	8000b2e <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor5_dmabuffer, motor_value[4]);
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	3308      	adds	r3, #8
 8000bd2:	881b      	ldrh	r3, [r3, #0]
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4807      	ldr	r0, [pc, #28]	; (8000bf4 <dshot_prepare_dmabuffer_all+0x64>)
 8000bd8:	f7ff ffa9 	bl	8000b2e <dshot_prepare_dmabuffer>
}
 8000bdc:	bf00      	nop
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000028 	.word	0x20000028
 8000be8:	20000070 	.word	0x20000070
 8000bec:	200000b8 	.word	0x200000b8
 8000bf0:	20000100 	.word	0x20000100
 8000bf4:	20000148 	.word	0x20000148

08000bf8 <dshot_dma_start>:

static void dshot_dma_start()
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	HAL_DMA_Start_IT(MOTOR_1_TIM->hdma[MOTOR_1_TIM_DMA_ID], (uint32_t)motor1_dmabuffer, (uint32_t)&MOTOR_1_TIM_CCR, DSHOT_DMA_BUFFER_SIZE);
 8000bfc:	4b19      	ldr	r3, [pc, #100]	; (8000c64 <dshot_dma_start+0x6c>)
 8000bfe:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000c00:	4919      	ldr	r1, [pc, #100]	; (8000c68 <dshot_dma_start+0x70>)
 8000c02:	4b18      	ldr	r3, [pc, #96]	; (8000c64 <dshot_dma_start+0x6c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	333c      	adds	r3, #60	; 0x3c
 8000c08:	461a      	mov	r2, r3
 8000c0a:	2312      	movs	r3, #18
 8000c0c:	f002 ff66 	bl	8003adc <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_2_TIM->hdma[MOTOR_2_TIM_DMA_ID], (uint32_t)motor2_dmabuffer, (uint32_t)&MOTOR_2_TIM_CCR, DSHOT_DMA_BUFFER_SIZE);
 8000c10:	4b16      	ldr	r3, [pc, #88]	; (8000c6c <dshot_dma_start+0x74>)
 8000c12:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000c14:	4916      	ldr	r1, [pc, #88]	; (8000c70 <dshot_dma_start+0x78>)
 8000c16:	4b15      	ldr	r3, [pc, #84]	; (8000c6c <dshot_dma_start+0x74>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	3340      	adds	r3, #64	; 0x40
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	2312      	movs	r3, #18
 8000c20:	f002 ff5c 	bl	8003adc <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_3_TIM->hdma[MOTOR_3_TIM_DMA_ID], (uint32_t)motor3_dmabuffer, (uint32_t)&MOTOR_3_TIM_CCR, DSHOT_DMA_BUFFER_SIZE);
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <dshot_dma_start+0x7c>)
 8000c26:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000c28:	4913      	ldr	r1, [pc, #76]	; (8000c78 <dshot_dma_start+0x80>)
 8000c2a:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <dshot_dma_start+0x7c>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	3334      	adds	r3, #52	; 0x34
 8000c30:	461a      	mov	r2, r3
 8000c32:	2312      	movs	r3, #18
 8000c34:	f002 ff52 	bl	8003adc <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_4_TIM->hdma[MOTOR_4_TIM_DMA_ID], (uint32_t)motor4_dmabuffer, (uint32_t)&MOTOR_4_TIM_CCR, DSHOT_DMA_BUFFER_SIZE);
 8000c38:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <dshot_dma_start+0x74>)
 8000c3a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000c3c:	490f      	ldr	r1, [pc, #60]	; (8000c7c <dshot_dma_start+0x84>)
 8000c3e:	4b0b      	ldr	r3, [pc, #44]	; (8000c6c <dshot_dma_start+0x74>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	3334      	adds	r3, #52	; 0x34
 8000c44:	461a      	mov	r2, r3
 8000c46:	2312      	movs	r3, #18
 8000c48:	f002 ff48 	bl	8003adc <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_5_TIM->hdma[MOTOR_5_TIM_DMA_ID], (uint32_t)motor5_dmabuffer, (uint32_t)&MOTOR_5_TIM_CCR, DSHOT_DMA_BUFFER_SIZE);
 8000c4c:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <dshot_dma_start+0x6c>)
 8000c4e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8000c50:	490b      	ldr	r1, [pc, #44]	; (8000c80 <dshot_dma_start+0x88>)
 8000c52:	4b04      	ldr	r3, [pc, #16]	; (8000c64 <dshot_dma_start+0x6c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	3334      	adds	r3, #52	; 0x34
 8000c58:	461a      	mov	r2, r3
 8000c5a:	2312      	movs	r3, #18
 8000c5c:	f002 ff3e 	bl	8003adc <HAL_DMA_Start_IT>

}
 8000c60:	bf00      	nop
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	200002d8 	.word	0x200002d8
 8000c68:	20000028 	.word	0x20000028
 8000c6c:	20000324 	.word	0x20000324
 8000c70:	20000070 	.word	0x20000070
 8000c74:	2000028c 	.word	0x2000028c
 8000c78:	200000b8 	.word	0x200000b8
 8000c7c:	20000100 	.word	0x20000100
 8000c80:	20000148 	.word	0x20000148

08000c84 <dshot_enable_dma_request>:

static void dshot_enable_dma_request()
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
	__HAL_TIM_ENABLE_DMA(MOTOR_1_TIM, MOTOR_1_TIM_DMA);
 8000c88:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <dshot_enable_dma_request+0x60>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	68da      	ldr	r2, [r3, #12]
 8000c8e:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <dshot_enable_dma_request+0x60>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000c96:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_2_TIM, MOTOR_2_TIM_DMA);
 8000c98:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <dshot_enable_dma_request+0x64>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	68da      	ldr	r2, [r3, #12]
 8000c9e:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <dshot_enable_dma_request+0x64>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000ca6:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_3_TIM, MOTOR_3_TIM_DMA);
 8000ca8:	4b10      	ldr	r3, [pc, #64]	; (8000cec <dshot_enable_dma_request+0x68>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	68da      	ldr	r2, [r3, #12]
 8000cae:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <dshot_enable_dma_request+0x68>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000cb6:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_4_TIM, MOTOR_4_TIM_DMA);
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	; (8000ce8 <dshot_enable_dma_request+0x64>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	68da      	ldr	r2, [r3, #12]
 8000cbe:	4b0a      	ldr	r3, [pc, #40]	; (8000ce8 <dshot_enable_dma_request+0x64>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000cc6:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_5_TIM, MOTOR_5_TIM_DMA);
 8000cc8:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <dshot_enable_dma_request+0x60>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	68da      	ldr	r2, [r3, #12]
 8000cce:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <dshot_enable_dma_request+0x60>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000cd6:	60da      	str	r2, [r3, #12]
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	200002d8 	.word	0x200002d8
 8000ce8:	20000324 	.word	0x20000324
 8000cec:	2000028c 	.word	0x2000028c

08000cf0 <write_r_buffer>:
uint8_t write_index;
uint8_t read_index;

uint8_t commands_buffer[RING_BUF_SIZE];

void write_r_buffer(uint8_t * r_buf, uint8_t command){
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	70fb      	strb	r3, [r7, #3]
	if (r_buf_length == RING_BUF_SIZE){}
 8000cfc:	4b11      	ldr	r3, [pc, #68]	; (8000d44 <write_r_buffer+0x54>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b19      	cmp	r3, #25
 8000d02:	d012      	beq.n	8000d2a <write_r_buffer+0x3a>
	else {
		r_buf[write_index] = command;
 8000d04:	4b10      	ldr	r3, [pc, #64]	; (8000d48 <write_r_buffer+0x58>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	78fa      	ldrb	r2, [r7, #3]
 8000d10:	701a      	strb	r2, [r3, #0]
		write_index++;
 8000d12:	4b0d      	ldr	r3, [pc, #52]	; (8000d48 <write_r_buffer+0x58>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	3301      	adds	r3, #1
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <write_r_buffer+0x58>)
 8000d1c:	701a      	strb	r2, [r3, #0]
		r_buf_length++;
 8000d1e:	4b09      	ldr	r3, [pc, #36]	; (8000d44 <write_r_buffer+0x54>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	3301      	adds	r3, #1
 8000d24:	b2da      	uxtb	r2, r3
 8000d26:	4b07      	ldr	r3, [pc, #28]	; (8000d44 <write_r_buffer+0x54>)
 8000d28:	701a      	strb	r2, [r3, #0]
	}
	if (write_index == RING_BUF_SIZE){
 8000d2a:	4b07      	ldr	r3, [pc, #28]	; (8000d48 <write_r_buffer+0x58>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b19      	cmp	r3, #25
 8000d30:	d102      	bne.n	8000d38 <write_r_buffer+0x48>
		write_index = 0;
 8000d32:	4b05      	ldr	r3, [pc, #20]	; (8000d48 <write_r_buffer+0x58>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	701a      	strb	r2, [r3, #0]
	}
}
 8000d38:	bf00      	nop
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr
 8000d44:	2000019d 	.word	0x2000019d
 8000d48:	2000019e 	.word	0x2000019e

08000d4c <read_r_buffer>:

uint8_t read_r_buffer(uint8_t * r_buf){
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
	uint8_t val;
	if (r_buf_length == 0){return -1;}
 8000d54:	4b13      	ldr	r3, [pc, #76]	; (8000da4 <read_r_buffer+0x58>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d101      	bne.n	8000d60 <read_r_buffer+0x14>
 8000d5c:	23ff      	movs	r3, #255	; 0xff
 8000d5e:	e01a      	b.n	8000d96 <read_r_buffer+0x4a>
	else {
		val = r_buf[read_index];
 8000d60:	4b11      	ldr	r3, [pc, #68]	; (8000da8 <read_r_buffer+0x5c>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	461a      	mov	r2, r3
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	73fb      	strb	r3, [r7, #15]
		read_index++;
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	; (8000da8 <read_r_buffer+0x5c>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	3301      	adds	r3, #1
 8000d74:	b2da      	uxtb	r2, r3
 8000d76:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <read_r_buffer+0x5c>)
 8000d78:	701a      	strb	r2, [r3, #0]
		r_buf_length--;
 8000d7a:	4b0a      	ldr	r3, [pc, #40]	; (8000da4 <read_r_buffer+0x58>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	3b01      	subs	r3, #1
 8000d80:	b2da      	uxtb	r2, r3
 8000d82:	4b08      	ldr	r3, [pc, #32]	; (8000da4 <read_r_buffer+0x58>)
 8000d84:	701a      	strb	r2, [r3, #0]
	}
	if (read_index == RING_BUF_SIZE){
 8000d86:	4b08      	ldr	r3, [pc, #32]	; (8000da8 <read_r_buffer+0x5c>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	2b19      	cmp	r3, #25
 8000d8c:	d102      	bne.n	8000d94 <read_r_buffer+0x48>
		read_index = 0;
 8000d8e:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <read_r_buffer+0x5c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	701a      	strb	r2, [r3, #0]
	}
	return val;
 8000d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3714      	adds	r7, #20
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	2000019d 	.word	0x2000019d
 8000da8:	2000019f 	.word	0x2000019f

08000dac <HAL_UART_RxCpltCallback>:
//Partie D-Shot
uint16_t my_motor_value[5] = {0, 0, 0, 0, 0};

//Partie UART en interrupt
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	write_r_buffer(commands_buffer, command_buffer);
 8000db4:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <HAL_UART_RxCpltCallback+0x30>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	4619      	mov	r1, r3
 8000dba:	4809      	ldr	r0, [pc, #36]	; (8000de0 <HAL_UART_RxCpltCallback+0x34>)
 8000dbc:	f7ff ff98 	bl	8000cf0 <write_r_buffer>
	res1=HAL_UART_Receive_IT(&huart2, &command_buffer, 1);
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	4906      	ldr	r1, [pc, #24]	; (8000ddc <HAL_UART_RxCpltCallback+0x30>)
 8000dc4:	4807      	ldr	r0, [pc, #28]	; (8000de4 <HAL_UART_RxCpltCallback+0x38>)
 8000dc6:	f006 fb89 	bl	80074dc <HAL_UART_Receive_IT>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <HAL_UART_RxCpltCallback+0x3c>)
 8000dd0:	701a      	strb	r2, [r3, #0]
}
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	200001b9 	.word	0x200001b9
 8000de0:	200001a0 	.word	0x200001a0
 8000de4:	20000510 	.word	0x20000510
 8000de8:	200001be 	.word	0x200001be
 8000dec:	00000000 	.word	0x00000000

08000df0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b09e      	sub	sp, #120	; 0x78
 8000df4:	af02      	add	r7, sp, #8

	//partie Capteur de Pression
	//modele : 2513130810401
	float pressure_val;
	//SENP:  Pressure sensor sensitivity : 4.196 10-2
	float SENP = 0.04196;
 8000df6:	4bb4      	ldr	r3, [pc, #720]	; (80010c8 <main+0x2d8>)
 8000df8:	657b      	str	r3, [r7, #84]	; 0x54
	//PMIN: Min Pressure output : -100 kPa
	int Pmin = -100;
 8000dfa:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8000dfe:	653b      	str	r3, [r7, #80]	; 0x50
	//OUTP_MIN: digital output at Pmin = 3277
	float OUT_Pmin = 3277;
 8000e00:	4bb2      	ldr	r3, [pc, #712]	; (80010cc <main+0x2dc>)
 8000e02:	64fb      	str	r3, [r7, #76]	; 0x4c
	//P15bit = PH & PL
	float P15bit;
	//tableaux des 100 dernieres valeurs de pression, toutes les valeurs initialisees a 0
	uint8_t pressures[PRESSURES_SIZE] = {0};
 8000e04:	2300      	movs	r3, #0
 8000e06:	617b      	str	r3, [r7, #20]
 8000e08:	f107 0318 	add.w	r3, r7, #24
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	809a      	strh	r2, [r3, #4]
	//valeur pour remplir le tableau des valeurs de pressions avant de calculer la moyennes des pressions
	uint32_t pressures_mean = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	66fb      	str	r3, [r7, #108]	; 0x6c

	//Partie capteur de temperature du compresseur
	uint16_t raw;
	float compr_temp;
	uint8_t temperatures[TEMPERATURES_SIZE] = {0};
 8000e16:	2300      	movs	r3, #0
 8000e18:	60bb      	str	r3, [r7, #8]
 8000e1a:	f107 030c 	add.w	r3, r7, #12
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	809a      	strh	r2, [r3, #4]
	uint8_t temperatures_mean = 0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

	// explication de la conversion des valeurs de l'ADC en temperature
	// dans le fichier "Equation_Sonde_PT100, il y a 2 courbes, ces coeffs sont respectivement les pentes et les ordonnees a l'origine
	// raw = valeur numerique renvoyee par l'ADC
	// methode de calibration sonde PT100 : mesure resistance et raw a 22   &   mesure resistance et raw a 100 (pistolet a air chaud devant la PT100)
	float raw_to_res_mult = 0.0393;
 8000e2a:	4ba9      	ldr	r3, [pc, #676]	; (80010d0 <main+0x2e0>)
 8000e2c:	64bb      	str	r3, [r7, #72]	; 0x48
	float raw_to_res_offset = -2.47;
 8000e2e:	4ba9      	ldr	r3, [pc, #676]	; (80010d4 <main+0x2e4>)
 8000e30:	647b      	str	r3, [r7, #68]	; 0x44
	float res_to_temp_mult = -0.74;
 8000e32:	4ba9      	ldr	r3, [pc, #676]	; (80010d8 <main+0x2e8>)
 8000e34:	643b      	str	r3, [r7, #64]	; 0x40
	float res_to_temp_offset = 104;
 8000e36:	4ba9      	ldr	r3, [pc, #676]	; (80010dc <main+0x2ec>)
 8000e38:	63fb      	str	r3, [r7, #60]	; 0x3c

	//Partie Arrt d'urgence
	uint8_t AU_Current_Status = GPIO_PIN_RESET;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t AU_Old_Status = GPIO_PIN_RESET;
 8000e40:	2300      	movs	r3, #0
 8000e42:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e46:	f001 fbf7 	bl	8002638 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e4a:	f000 fc0b 	bl	8001664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e4e:	f000 ff49 	bl	8001ce4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e52:	f000 ff09 	bl	8001c68 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e56:	f000 fed7 	bl	8001c08 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000e5a:	f000 fdd5 	bl	8001a08 <MX_TIM2_Init>
  MX_TIM6_Init();
 8000e5e:	f000 fe9d 	bl	8001b9c <MX_TIM6_Init>
  MX_TIM3_Init();
 8000e62:	f000 fe35 	bl	8001ad0 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000e66:	f000 fd3f 	bl	80018e8 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000e6a:	f000 fcfd 	bl	8001868 <MX_I2C1_Init>
  MX_CAN_Init();
 8000e6e:	f000 fcc7 	bl	8001800 <MX_CAN_Init>
  MX_ADC1_Init();
 8000e72:	f000 fc55 	bl	8001720 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	dshot_init(DSHOT_SPEED);
 8000e76:	2000      	movs	r0, #0
 8000e78:	f7ff fcdc 	bl	8000834 <dshot_init>
	//Initialization Des ESC des moteurs ET TOUT LE RESTE
	my_motor_value[0] = 0;
 8000e7c:	4b98      	ldr	r3, [pc, #608]	; (80010e0 <main+0x2f0>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	801a      	strh	r2, [r3, #0]
	my_motor_value[1] = 0;
 8000e82:	4b97      	ldr	r3, [pc, #604]	; (80010e0 <main+0x2f0>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	805a      	strh	r2, [r3, #2]
	my_motor_value[2] = 0;
 8000e88:	4b95      	ldr	r3, [pc, #596]	; (80010e0 <main+0x2f0>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	809a      	strh	r2, [r3, #4]
	my_motor_value[3] = 0;
 8000e8e:	4b94      	ldr	r3, [pc, #592]	; (80010e0 <main+0x2f0>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	80da      	strh	r2, [r3, #6]
	my_motor_value[4] = 0;
 8000e94:	4b92      	ldr	r3, [pc, #584]	; (80010e0 <main+0x2f0>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	811a      	strh	r2, [r3, #8]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2180      	movs	r1, #128	; 0x80
 8000e9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ea2:	f003 f96d 	bl	8004180 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2110      	movs	r1, #16
 8000eaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eae:	f003 f967 	bl	8004180 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2108      	movs	r1, #8
 8000eb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eba:	f003 f961 	bl	8004180 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	4888      	ldr	r0, [pc, #544]	; (80010e4 <main+0x2f4>)
 8000ec4:	f003 f95c 	bl	8004180 <HAL_GPIO_WritePin>
	//start to count (for tim6 interruption)
	HAL_TIM_Base_Start_IT(&htim6);
 8000ec8:	4887      	ldr	r0, [pc, #540]	; (80010e8 <main+0x2f8>)
 8000eca:	f005 f9eb 	bl	80062a4 <HAL_TIM_Base_Start_IT>
	//a peu pres temps minimal de delay pour laisser le temps aux moteurs de s'initialiser
	HAL_Delay(2600);
 8000ece:	f640 2028 	movw	r0, #2600	; 0xa28
 8000ed2:	f001 fc17 	bl	8002704 <HAL_Delay>
	//On lance l'interruption sur l'UART2, a relancer dans le callback !
	res1=HAL_UART_Receive_IT(&huart2, &command_buffer, 1);
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	4984      	ldr	r1, [pc, #528]	; (80010ec <main+0x2fc>)
 8000eda:	4885      	ldr	r0, [pc, #532]	; (80010f0 <main+0x300>)
 8000edc:	f006 fafe 	bl	80074dc <HAL_UART_Receive_IT>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	4b83      	ldr	r3, [pc, #524]	; (80010f4 <main+0x304>)
 8000ee6:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		//Partie AU : recuperation du state de l'AU
		AU_Current_Status = HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_1);
 8000ee8:	2102      	movs	r1, #2
 8000eea:	487e      	ldr	r0, [pc, #504]	; (80010e4 <main+0x2f4>)
 8000eec:	f003 f930 	bl	8004150 <HAL_GPIO_ReadPin>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

		//res1=HAL_UART_Receive(&huart2, &command_buffer, 1, 100);

		//Partie Reset_small : Reset de tout lorsque l'AU repasse a l'etat haut (non coupe) alors qu'il etait a l'etat bas (coupe) juste avant
		if ((AU_Current_Status == GPIO_PIN_RESET) && AU_Old_Status == GPIO_PIN_SET){
 8000ef6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d132      	bne.n	8000f64 <main+0x174>
 8000efe:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d12e      	bne.n	8000f64 <main+0x174>
			// arrt moteurs (compr, canons, turbine)
			my_motor_value[0] = 0;
 8000f06:	4b76      	ldr	r3, [pc, #472]	; (80010e0 <main+0x2f0>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	801a      	strh	r2, [r3, #0]
			my_motor_value[1] = 0;
 8000f0c:	4b74      	ldr	r3, [pc, #464]	; (80010e0 <main+0x2f0>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	805a      	strh	r2, [r3, #2]
			my_motor_value[2] = 0;
 8000f12:	4b73      	ldr	r3, [pc, #460]	; (80010e0 <main+0x2f0>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	809a      	strh	r2, [r3, #4]
			my_motor_value[3] = 0;
 8000f18:	4b71      	ldr	r3, [pc, #452]	; (80010e0 <main+0x2f0>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	80da      	strh	r2, [r3, #6]
			my_motor_value[4] = 0;
 8000f1e:	4b70      	ldr	r3, [pc, #448]	; (80010e0 <main+0x2f0>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	811a      	strh	r2, [r3, #8]
			// arrt EV 1, 2, 3 et Purge
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2180      	movs	r1, #128	; 0x80
 8000f28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f2c:	f003 f928 	bl	8004180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2110      	movs	r1, #16
 8000f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f38:	f003 f922 	bl	8004180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	2108      	movs	r1, #8
 8000f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f44:	f003 f91c 	bl	8004180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	4865      	ldr	r0, [pc, #404]	; (80010e4 <main+0x2f4>)
 8000f4e:	f003 f917 	bl	8004180 <HAL_GPIO_WritePin>
			// arrt LCD et LED Enable
			//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); commente car LCD pulse, a voir si c'est la source du probleme
			//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); commente car LED pulsent, a voir si c'est la source du probeme
			// reset la regulation de pression
			Press_order = 0;
 8000f52:	4b69      	ldr	r3, [pc, #420]	; (80010f8 <main+0x308>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	701a      	strb	r2, [r3, #0]
			//reset le timer de purge
			BAU_tick = 0;
 8000f58:	4b68      	ldr	r3, [pc, #416]	; (80010fc <main+0x30c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
			BAU_tick_enable = 0;
 8000f5e:	4b68      	ldr	r3, [pc, #416]	; (8001100 <main+0x310>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
		}

		//Partie Reset_Full : Si l'AU passe a l'etat bas (coupe) alors qu'il etait a l'etat haut (non coupe), reset tout et lancer un timer de 2 minutes, au bout duquel on purge !
		if (AU_Current_Status == GPIO_PIN_SET && AU_Old_Status == GPIO_PIN_RESET){
 8000f64:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d139      	bne.n	8000fe0 <main+0x1f0>
 8000f6c:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d135      	bne.n	8000fe0 <main+0x1f0>
			// arrt moteurs (compr, canons, turbine)
			my_motor_value[0] = 0;
 8000f74:	4b5a      	ldr	r3, [pc, #360]	; (80010e0 <main+0x2f0>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	801a      	strh	r2, [r3, #0]
			my_motor_value[1] = 0;
 8000f7a:	4b59      	ldr	r3, [pc, #356]	; (80010e0 <main+0x2f0>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	805a      	strh	r2, [r3, #2]
			my_motor_value[2] = 0;
 8000f80:	4b57      	ldr	r3, [pc, #348]	; (80010e0 <main+0x2f0>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	809a      	strh	r2, [r3, #4]
			my_motor_value[3] = 0;
 8000f86:	4b56      	ldr	r3, [pc, #344]	; (80010e0 <main+0x2f0>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	80da      	strh	r2, [r3, #6]
			my_motor_value[4] = 0;
 8000f8c:	4b54      	ldr	r3, [pc, #336]	; (80010e0 <main+0x2f0>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	811a      	strh	r2, [r3, #8]
			// arrt EV 1, 2, 3 et Purge
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2180      	movs	r1, #128	; 0x80
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9a:	f003 f8f1 	bl	8004180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2110      	movs	r1, #16
 8000fa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa6:	f003 f8eb 	bl	8004180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2108      	movs	r1, #8
 8000fae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb2:	f003 f8e5 	bl	8004180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2101      	movs	r1, #1
 8000fba:	484a      	ldr	r0, [pc, #296]	; (80010e4 <main+0x2f4>)
 8000fbc:	f003 f8e0 	bl	8004180 <HAL_GPIO_WritePin>
			// arrt LCD et LED Enable
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2120      	movs	r1, #32
 8000fc4:	484f      	ldr	r0, [pc, #316]	; (8001104 <main+0x314>)
 8000fc6:	f003 f8db 	bl	8004180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2110      	movs	r1, #16
 8000fce:	484d      	ldr	r0, [pc, #308]	; (8001104 <main+0x314>)
 8000fd0:	f003 f8d6 	bl	8004180 <HAL_GPIO_WritePin>
			// reset la regulation de pression
			Press_order = 0;
 8000fd4:	4b48      	ldr	r3, [pc, #288]	; (80010f8 <main+0x308>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]
			// tempo de 2 min, puis purge
			BAU_tick_enable = 1;
 8000fda:	4b49      	ldr	r3, [pc, #292]	; (8001100 <main+0x310>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	701a      	strb	r2, [r3, #0]
		}
		//changer les valeurs des AU status
		AU_Old_Status = AU_Current_Status;
 8000fe0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000fe4:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a

		//Lecture de la pression en I2C et activation OU NON du compresseur en fonction
		res2 = HAL_I2C_Master_Receive(&hi2c1, 0xf1, I2C_buf, 4, 200);
 8000fe8:	f107 0220 	add.w	r2, r7, #32
 8000fec:	23c8      	movs	r3, #200	; 0xc8
 8000fee:	9300      	str	r3, [sp, #0]
 8000ff0:	2304      	movs	r3, #4
 8000ff2:	21f1      	movs	r1, #241	; 0xf1
 8000ff4:	4844      	ldr	r0, [pc, #272]	; (8001108 <main+0x318>)
 8000ff6:	f003 f96b 	bl	80042d0 <HAL_I2C_Master_Receive>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b43      	ldr	r3, [pc, #268]	; (800110c <main+0x31c>)
 8001000:	701a      	strb	r2, [r3, #0]
		if (res2 == HAL_OK){
 8001002:	4b42      	ldr	r3, [pc, #264]	; (800110c <main+0x31c>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	f040 80b2 	bne.w	8001170 <main+0x380>
			//Regulation Pression
			//Calcul de la pression en 10emes de bar RELATIFS
			//voir infos_pressure_sensor plus haut pour infos sur variables
			P15bit = (int)((I2C_buf[0] << 8)|I2C_buf[1]);
 800100c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001010:	021b      	lsls	r3, r3, #8
 8001012:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001016:	4313      	orrs	r3, r2
 8001018:	ee07 3a90 	vmov	s15, r3
 800101c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001020:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
			//formule d'apres la datasheet du capteur : pressure_val = [(P15bit - OUTP_MIN)*SENP)] + PMIN;
			//Conversion en 10emes de bar a la fin
			pressure_val = P15bit - OUT_Pmin; //2383
 8001024:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001028:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800102c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001030:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			pressure_val = pressure_val*SENP; //99.99068
 8001034:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001038:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800103c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001040:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			pressure_val = pressure_val + Pmin; // -0,00932
 8001044:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001046:	ee07 3a90 	vmov	s15, r3
 800104a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800104e:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001052:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001056:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			pressure_val = pressure_val * 0.1; // -0,000932
 800105a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800105c:	f7ff fb42 	bl	80006e4 <__aeabi_f2d>
 8001060:	a317      	add	r3, pc, #92	; (adr r3, 80010c0 <main+0x2d0>)
 8001062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001066:	f7ff f8af 	bl	80001c8 <__aeabi_dmul>
 800106a:	4602      	mov	r2, r0
 800106c:	460b      	mov	r3, r1
 800106e:	4610      	mov	r0, r2
 8001070:	4619      	mov	r1, r3
 8001072:	f7ff fb8f 	bl	8000794 <__aeabi_d2f>
 8001076:	4603      	mov	r3, r0
 8001078:	633b      	str	r3, [r7, #48]	; 0x30

			//calcul de la moyenne de toutes les pressions precedentes
			//on decale tout le tableau vers la droite, en faisant donc disparatre la valeur la plus ancienne
			for (int i = PRESSURES_SIZE-1; i > 0; i--){
 800107a:	2309      	movs	r3, #9
 800107c:	667b      	str	r3, [r7, #100]	; 0x64
 800107e:	e010      	b.n	80010a2 <main+0x2b2>
				pressures[i] = pressures[i-1];
 8001080:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001082:	3b01      	subs	r3, #1
 8001084:	3368      	adds	r3, #104	; 0x68
 8001086:	f107 0208 	add.w	r2, r7, #8
 800108a:	4413      	add	r3, r2
 800108c:	f813 1c5c 	ldrb.w	r1, [r3, #-92]
 8001090:	f107 0214 	add.w	r2, r7, #20
 8001094:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001096:	4413      	add	r3, r2
 8001098:	460a      	mov	r2, r1
 800109a:	701a      	strb	r2, [r3, #0]
			for (int i = PRESSURES_SIZE-1; i > 0; i--){
 800109c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800109e:	3b01      	subs	r3, #1
 80010a0:	667b      	str	r3, [r7, #100]	; 0x64
 80010a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	dceb      	bgt.n	8001080 <main+0x290>
			}
			//On ajoute la nouvelle valeure
			pressures[0] = (int)pressure_val;
 80010a8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80010ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010b0:	edc7 7a01 	vstr	s15, [r7, #4]
 80010b4:	793b      	ldrb	r3, [r7, #4]
 80010b6:	753b      	strb	r3, [r7, #20]

			//puis on fait la moyenne des pressions
			for (int i = 0; i < PRESSURES_SIZE; i++){
 80010b8:	2300      	movs	r3, #0
 80010ba:	663b      	str	r3, [r7, #96]	; 0x60
 80010bc:	e034      	b.n	8001128 <main+0x338>
 80010be:	bf00      	nop
 80010c0:	9999999a 	.word	0x9999999a
 80010c4:	3fb99999 	.word	0x3fb99999
 80010c8:	3d2bde40 	.word	0x3d2bde40
 80010cc:	454cd000 	.word	0x454cd000
 80010d0:	3d20f909 	.word	0x3d20f909
 80010d4:	c01e147b 	.word	0xc01e147b
 80010d8:	bf3d70a4 	.word	0xbf3d70a4
 80010dc:	42d00000 	.word	0x42d00000
 80010e0:	20000598 	.word	0x20000598
 80010e4:	48001400 	.word	0x48001400
 80010e8:	20000370 	.word	0x20000370
 80010ec:	200001b9 	.word	0x200001b9
 80010f0:	20000510 	.word	0x20000510
 80010f4:	200001be 	.word	0x200001be
 80010f8:	20000195 	.word	0x20000195
 80010fc:	20000198 	.word	0x20000198
 8001100:	2000019c 	.word	0x2000019c
 8001104:	48000400 	.word	0x48000400
 8001108:	20000238 	.word	0x20000238
 800110c:	200001bf 	.word	0x200001bf
				pressures_mean+=pressures[i];
 8001110:	f107 0214 	add.w	r2, r7, #20
 8001114:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001116:	4413      	add	r3, r2
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	461a      	mov	r2, r3
 800111c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800111e:	4413      	add	r3, r2
 8001120:	66fb      	str	r3, [r7, #108]	; 0x6c
			for (int i = 0; i < PRESSURES_SIZE; i++){
 8001122:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001124:	3301      	adds	r3, #1
 8001126:	663b      	str	r3, [r7, #96]	; 0x60
 8001128:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800112a:	2b09      	cmp	r3, #9
 800112c:	ddf0      	ble.n	8001110 <main+0x320>
			}
			pressures_mean/=PRESSURES_SIZE;
 800112e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001130:	4ab0      	ldr	r2, [pc, #704]	; (80013f4 <main+0x604>)
 8001132:	fba2 2303 	umull	r2, r3, r2, r3
 8001136:	08db      	lsrs	r3, r3, #3
 8001138:	66fb      	str	r3, [r7, #108]	; 0x6c

			if (pressures_mean > (Press_order)){ // arrter compresseur si depassement de la pression de consigne
 800113a:	4baf      	ldr	r3, [pc, #700]	; (80013f8 <main+0x608>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	461a      	mov	r2, r3
 8001140:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001142:	4293      	cmp	r3, r2
 8001144:	d903      	bls.n	800114e <main+0x35e>
				my_motor_value[4] = 0;
 8001146:	4bad      	ldr	r3, [pc, #692]	; (80013fc <main+0x60c>)
 8001148:	2200      	movs	r2, #0
 800114a:	811a      	strh	r2, [r3, #8]
 800114c:	e00e      	b.n	800116c <main+0x37c>
			}
			else if (pressures_mean < (Press_order - 2)) { // demarrage compresseur avec hysteresis de 0.2 bar
 800114e:	4baa      	ldr	r3, [pc, #680]	; (80013f8 <main+0x608>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	3b02      	subs	r3, #2
 8001154:	461a      	mov	r2, r3
 8001156:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001158:	4293      	cmp	r3, r2
 800115a:	d207      	bcs.n	800116c <main+0x37c>
				if(Press_order >= 0 && COMPRESSOR_ENABLE){
 800115c:	4ba8      	ldr	r3, [pc, #672]	; (8001400 <main+0x610>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d003      	beq.n	800116c <main+0x37c>
					my_motor_value[4] = COMPRESSOR_SPEED;
 8001164:	4ba5      	ldr	r3, [pc, #660]	; (80013fc <main+0x60c>)
 8001166:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800116a:	811a      	strh	r2, [r3, #8]
				else {}
			}
			else {}

			//on remet a 0 la moyenne des pressions
			pressures_mean = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	66fb      	str	r3, [r7, #108]	; 0x6c
		}

		//Lecture Temperature du compresseur reservoir (sonde PT100) et activation ou desactivation du compresseur en fonction SSI il est pas deja desactive
		//start an ADC conversion
		HAL_ADC_Start(&hadc1);
 8001170:	48a4      	ldr	r0, [pc, #656]	; (8001404 <main+0x614>)
 8001172:	f001 fc7d 	bl	8002a70 <HAL_ADC_Start>
		//processor waits for an ADC conversion to complete
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001176:	f04f 31ff 	mov.w	r1, #4294967295
 800117a:	48a2      	ldr	r0, [pc, #648]	; (8001404 <main+0x614>)
 800117c:	f001 fd2e 	bl	8002bdc <HAL_ADC_PollForConversion>
		//get raw value from the ADC channel register
		raw = HAL_ADC_GetValue(&hadc1);
 8001180:	48a0      	ldr	r0, [pc, #640]	; (8001404 <main+0x614>)
 8001182:	f001 fdf9 	bl	8002d78 <HAL_ADC_GetValue>
 8001186:	4603      	mov	r3, r0
 8001188:	85fb      	strh	r3, [r7, #46]	; 0x2e

		//get temperature value from raw value (100-Ohm = 0C, 375-Ohm = 800C)
		//first : conversion from raw value to resistance value : 2790=>112 kOhm, 90=>6 kOhm
		//then : conversion from resistance value to temperature value :  112 kOhm=>22 c, 6 kOhm=>100c
		compr_temp = res_to_temp_mult * (raw_to_res_mult * raw + raw_to_res_offset) + res_to_temp_offset;
 800118a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800118c:	ee07 3a90 	vmov	s15, r3
 8001190:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001194:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001198:	ee27 7a27 	vmul.f32	s14, s14, s15
 800119c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80011a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011a4:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80011a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ac:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80011b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

		//si Temperature critique, arrter le compresseur et notifier la temperature critique dans le retour a la Rpi
		//on decale tout le tableau vers la droite, en faisant donc disparatre la valeur la plus ancienne
		for (int i = TEMPERATURES_SIZE-1; i > 0; i--){
 80011b8:	2309      	movs	r3, #9
 80011ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80011bc:	e010      	b.n	80011e0 <main+0x3f0>
			temperatures[i] = temperatures[i-1];
 80011be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011c0:	3b01      	subs	r3, #1
 80011c2:	3368      	adds	r3, #104	; 0x68
 80011c4:	f107 0208 	add.w	r2, r7, #8
 80011c8:	4413      	add	r3, r2
 80011ca:	f813 1c68 	ldrb.w	r1, [r3, #-104]
 80011ce:	f107 0208 	add.w	r2, r7, #8
 80011d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011d4:	4413      	add	r3, r2
 80011d6:	460a      	mov	r2, r1
 80011d8:	701a      	strb	r2, [r3, #0]
		for (int i = TEMPERATURES_SIZE-1; i > 0; i--){
 80011da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011dc:	3b01      	subs	r3, #1
 80011de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80011e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	dceb      	bgt.n	80011be <main+0x3ce>
		}

		//On ajoute la nouvelle valeure
		temperatures[0] = compr_temp;
 80011e6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80011ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011ee:	edc7 7a01 	vstr	s15, [r7, #4]
 80011f2:	793b      	ldrb	r3, [r7, #4]
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	723b      	strb	r3, [r7, #8]

		//puis on fait la moyenne des pressions
		for (int i = 0; i < TEMPERATURES_SIZE; i++){
 80011f8:	2300      	movs	r3, #0
 80011fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80011fc:	e00c      	b.n	8001218 <main+0x428>
			temperatures_mean+=temperatures[i];
 80011fe:	f107 0208 	add.w	r2, r7, #8
 8001202:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001204:	4413      	add	r3, r2
 8001206:	781a      	ldrb	r2, [r3, #0]
 8001208:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800120c:	4413      	add	r3, r2
 800120e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
		for (int i = 0; i < TEMPERATURES_SIZE; i++){
 8001212:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001214:	3301      	adds	r3, #1
 8001216:	65bb      	str	r3, [r7, #88]	; 0x58
 8001218:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800121a:	2b09      	cmp	r3, #9
 800121c:	ddef      	ble.n	80011fe <main+0x40e>
		}
		temperatures_mean /= TEMPERATURES_SIZE;
 800121e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001222:	4a74      	ldr	r2, [pc, #464]	; (80013f4 <main+0x604>)
 8001224:	fba2 2303 	umull	r2, r3, r2, r3
 8001228:	08db      	lsrs	r3, r3, #3
 800122a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

		//arrt compresseur si depassement de la temperature critique
		if (temperatures_mean > COMPR_CRIT_TEMP) {
 800122e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001232:	2b3c      	cmp	r3, #60	; 0x3c
 8001234:	d905      	bls.n	8001242 <main+0x452>
			my_motor_value[4] = 0;
 8001236:	4b71      	ldr	r3, [pc, #452]	; (80013fc <main+0x60c>)
 8001238:	2200      	movs	r2, #0
 800123a:	811a      	strh	r2, [r3, #8]
			Press_order = 0;
 800123c:	4b6e      	ldr	r3, [pc, #440]	; (80013f8 <main+0x608>)
 800123e:	2200      	movs	r2, #0
 8001240:	701a      	strb	r2, [r3, #0]
		}

		//Notifier a la Rpi la bonne reception du mot de commande
		return_buffer[0]|= 1;
 8001242:	4b71      	ldr	r3, [pc, #452]	; (8001408 <main+0x618>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	f043 0301 	orr.w	r3, r3, #1
 800124a:	b2da      	uxtb	r2, r3
 800124c:	4b6e      	ldr	r3, [pc, #440]	; (8001408 <main+0x618>)
 800124e:	701a      	strb	r2, [r3, #0]
		//Retourner les infos a la Rpi !
		HAL_UART_Transmit(&huart2, return_buffer, 1, 100);
 8001250:	2364      	movs	r3, #100	; 0x64
 8001252:	2201      	movs	r2, #1
 8001254:	496c      	ldr	r1, [pc, #432]	; (8001408 <main+0x618>)
 8001256:	486d      	ldr	r0, [pc, #436]	; (800140c <main+0x61c>)
 8001258:	f006 f8b6 	bl	80073c8 <HAL_UART_Transmit>
		uint8_t command = read_r_buffer(commands_buffer);
 800125c:	486c      	ldr	r0, [pc, #432]	; (8001410 <main+0x620>)
 800125e:	f7ff fd75 	bl	8000d4c <read_r_buffer>
 8001262:	4603      	mov	r3, r0
 8001264:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if(command != -1){
			switch(command >> 6){
 8001268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800126c:	099b      	lsrs	r3, r3, #6
 800126e:	b2db      	uxtb	r3, r3
 8001270:	2b03      	cmp	r3, #3
 8001272:	f200 81e9 	bhi.w	8001648 <main+0x858>
 8001276:	a201      	add	r2, pc, #4	; (adr r2, 800127c <main+0x48c>)
 8001278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800127c:	0800128d 	.word	0x0800128d
 8001280:	08001315 	.word	0x08001315
 8001284:	08001419 	.word	0x08001419
 8001288:	0800146b 	.word	0x0800146b
			case 0:
				//Mode 1 [00000001] : Reset nucleo: arrt de TOUT
				if (command == 1){
 800128c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001290:	2b01      	cmp	r3, #1
 8001292:	d126      	bne.n	80012e2 <main+0x4f2>
					// arrt moteurs (compr, canons, turbine)
					my_motor_value[0] = 0;
 8001294:	4b59      	ldr	r3, [pc, #356]	; (80013fc <main+0x60c>)
 8001296:	2200      	movs	r2, #0
 8001298:	801a      	strh	r2, [r3, #0]
					my_motor_value[1] = 0;
 800129a:	4b58      	ldr	r3, [pc, #352]	; (80013fc <main+0x60c>)
 800129c:	2200      	movs	r2, #0
 800129e:	805a      	strh	r2, [r3, #2]
					my_motor_value[2] = 0;
 80012a0:	4b56      	ldr	r3, [pc, #344]	; (80013fc <main+0x60c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	809a      	strh	r2, [r3, #4]
					my_motor_value[3] = 0;
 80012a6:	4b55      	ldr	r3, [pc, #340]	; (80013fc <main+0x60c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	80da      	strh	r2, [r3, #6]
					my_motor_value[4] = 0;
 80012ac:	4b53      	ldr	r3, [pc, #332]	; (80013fc <main+0x60c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	811a      	strh	r2, [r3, #8]
					// arrt EV 1, 2, 3 et Purge
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2180      	movs	r1, #128	; 0x80
 80012b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ba:	f002 ff61 	bl	8004180 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80012be:	2200      	movs	r2, #0
 80012c0:	2110      	movs	r1, #16
 80012c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c6:	f002 ff5b 	bl	8004180 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80012ca:	2200      	movs	r2, #0
 80012cc:	2108      	movs	r1, #8
 80012ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012d2:	f002 ff55 	bl	8004180 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_SET);
 80012d6:	2201      	movs	r2, #1
 80012d8:	2101      	movs	r1, #1
 80012da:	484e      	ldr	r0, [pc, #312]	; (8001414 <main+0x624>)
 80012dc:	f002 ff50 	bl	8004180 <HAL_GPIO_WritePin>
					my_motor_value[3] = 0;
					my_motor_value[4] = 0;
					HAL_Delay(2600);
				}

				break;
 80012e0:	e1af      	b.n	8001642 <main+0x852>
				else if (command == 2){
 80012e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	f040 81ab 	bne.w	8001642 <main+0x852>
					my_motor_value[0] = 0;
 80012ec:	4b43      	ldr	r3, [pc, #268]	; (80013fc <main+0x60c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	801a      	strh	r2, [r3, #0]
					my_motor_value[1] = 0;
 80012f2:	4b42      	ldr	r3, [pc, #264]	; (80013fc <main+0x60c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	805a      	strh	r2, [r3, #2]
					my_motor_value[2] = 0;
 80012f8:	4b40      	ldr	r3, [pc, #256]	; (80013fc <main+0x60c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	809a      	strh	r2, [r3, #4]
					my_motor_value[3] = 0;
 80012fe:	4b3f      	ldr	r3, [pc, #252]	; (80013fc <main+0x60c>)
 8001300:	2200      	movs	r2, #0
 8001302:	80da      	strh	r2, [r3, #6]
					my_motor_value[4] = 0;
 8001304:	4b3d      	ldr	r3, [pc, #244]	; (80013fc <main+0x60c>)
 8001306:	2200      	movs	r2, #0
 8001308:	811a      	strh	r2, [r3, #8]
					HAL_Delay(2600);
 800130a:	f640 2028 	movw	r0, #2600	; 0xa28
 800130e:	f001 f9f9 	bl	8002704 <HAL_Delay>
				break;
 8001312:	e196      	b.n	8001642 <main+0x852>
			case 1:
				//Mode 2 [01]: Canons
				//ordre des canons : left=1 - right=2 - top=3
				//ecriture dans le moteur 1 (left)
				if ((command & 48) >> 4 == 0){
 8001314:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001318:	111b      	asrs	r3, r3, #4
 800131a:	f003 0303 	and.w	r3, r3, #3
 800131e:	2b00      	cmp	r3, #0
 8001320:	d103      	bne.n	800132a <main+0x53a>
					my_motor_value[0] = 0;
 8001322:	4b36      	ldr	r3, [pc, #216]	; (80013fc <main+0x60c>)
 8001324:	2200      	movs	r2, #0
 8001326:	801a      	strh	r2, [r3, #0]
 8001328:	e01a      	b.n	8001360 <main+0x570>
				}
				else if ((command & 48) >> 4 == 1){
 800132a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800132e:	111b      	asrs	r3, r3, #4
 8001330:	f003 0303 	and.w	r3, r3, #3
 8001334:	2b01      	cmp	r3, #1
 8001336:	d103      	bne.n	8001340 <main+0x550>
					my_motor_value[0] = CANONS_SPEED_1;
 8001338:	4b30      	ldr	r3, [pc, #192]	; (80013fc <main+0x60c>)
 800133a:	2264      	movs	r2, #100	; 0x64
 800133c:	801a      	strh	r2, [r3, #0]
 800133e:	e00f      	b.n	8001360 <main+0x570>
				}
				else if ((command & 48) >> 4 == 2){
 8001340:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001344:	111b      	asrs	r3, r3, #4
 8001346:	f003 0303 	and.w	r3, r3, #3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d104      	bne.n	8001358 <main+0x568>
					my_motor_value[0] = CANONS_SPEED_2;
 800134e:	4b2b      	ldr	r3, [pc, #172]	; (80013fc <main+0x60c>)
 8001350:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001354:	801a      	strh	r2, [r3, #0]
 8001356:	e003      	b.n	8001360 <main+0x570>
				}
				else{
					my_motor_value[0] = CANONS_SPEED_3;
 8001358:	4b28      	ldr	r3, [pc, #160]	; (80013fc <main+0x60c>)
 800135a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800135e:	801a      	strh	r2, [r3, #0]
				}

				//ecriture dans le moteur 2 (right)
				if ((command & 12) >> 2 == 0){
 8001360:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001364:	109b      	asrs	r3, r3, #2
 8001366:	f003 0303 	and.w	r3, r3, #3
 800136a:	2b00      	cmp	r3, #0
 800136c:	d103      	bne.n	8001376 <main+0x586>
					my_motor_value[1] = 0;
 800136e:	4b23      	ldr	r3, [pc, #140]	; (80013fc <main+0x60c>)
 8001370:	2200      	movs	r2, #0
 8001372:	805a      	strh	r2, [r3, #2]
 8001374:	e01a      	b.n	80013ac <main+0x5bc>
				}
				else if ((command & 12) >> 2 == 1){
 8001376:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800137a:	109b      	asrs	r3, r3, #2
 800137c:	f003 0303 	and.w	r3, r3, #3
 8001380:	2b01      	cmp	r3, #1
 8001382:	d103      	bne.n	800138c <main+0x59c>
					my_motor_value[1] = CANONS_SPEED_1;
 8001384:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <main+0x60c>)
 8001386:	2264      	movs	r2, #100	; 0x64
 8001388:	805a      	strh	r2, [r3, #2]
 800138a:	e00f      	b.n	80013ac <main+0x5bc>
				}
				else if ((command & 12) >> 2 == 2){
 800138c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001390:	109b      	asrs	r3, r3, #2
 8001392:	f003 0303 	and.w	r3, r3, #3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d104      	bne.n	80013a4 <main+0x5b4>
					my_motor_value[1] = CANONS_SPEED_2;
 800139a:	4b18      	ldr	r3, [pc, #96]	; (80013fc <main+0x60c>)
 800139c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80013a0:	805a      	strh	r2, [r3, #2]
 80013a2:	e003      	b.n	80013ac <main+0x5bc>
				}
				else{
					my_motor_value[1] = CANONS_SPEED_3;
 80013a4:	4b15      	ldr	r3, [pc, #84]	; (80013fc <main+0x60c>)
 80013a6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80013aa:	805a      	strh	r2, [r3, #2]
				}

				//ecriture dans le moteur 3 (top)
				if ((command & 3) == 0){
 80013ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d103      	bne.n	80013c0 <main+0x5d0>
					my_motor_value[2] = 0;
 80013b8:	4b10      	ldr	r3, [pc, #64]	; (80013fc <main+0x60c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	809a      	strh	r2, [r3, #4]
				else{
					my_motor_value[2] = CANONS_SPEED_3;
				}


				break;
 80013be:	e143      	b.n	8001648 <main+0x858>
				else if ((command & 3) == 1){
 80013c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013c4:	f003 0303 	and.w	r3, r3, #3
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d103      	bne.n	80013d4 <main+0x5e4>
					my_motor_value[2] = CANONS_SPEED_1;
 80013cc:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <main+0x60c>)
 80013ce:	2264      	movs	r2, #100	; 0x64
 80013d0:	809a      	strh	r2, [r3, #4]
				break;
 80013d2:	e139      	b.n	8001648 <main+0x858>
				else if ((command & 3) == 2){
 80013d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013d8:	f003 0303 	and.w	r3, r3, #3
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d104      	bne.n	80013ea <main+0x5fa>
					my_motor_value[2] = CANONS_SPEED_2;
 80013e0:	4b06      	ldr	r3, [pc, #24]	; (80013fc <main+0x60c>)
 80013e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80013e6:	809a      	strh	r2, [r3, #4]
				break;
 80013e8:	e12e      	b.n	8001648 <main+0x858>
					my_motor_value[2] = CANONS_SPEED_3;
 80013ea:	4b04      	ldr	r3, [pc, #16]	; (80013fc <main+0x60c>)
 80013ec:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80013f0:	809a      	strh	r2, [r3, #4]
				break;
 80013f2:	e129      	b.n	8001648 <main+0x858>
 80013f4:	cccccccd 	.word	0xcccccccd
 80013f8:	20000195 	.word	0x20000195
 80013fc:	20000598 	.word	0x20000598
 8001400:	20000194 	.word	0x20000194
 8001404:	200001c0 	.word	0x200001c0
 8001408:	200001bc 	.word	0x200001bc
 800140c:	20000510 	.word	0x20000510
 8001410:	200001a0 	.word	0x200001a0
 8001414:	48001400 	.word	0x48001400
			case 2:
				//Mode 3 [10]: Compresseur / INIT
				//[10000001] : arrt Compresseur + Consigne Pression => 0 + Purge EV4
				if ((command ^ 129) <= 1){
 8001418:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800141c:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8001420:	43db      	mvns	r3, r3
 8001422:	b2db      	uxtb	r3, r3
 8001424:	2b01      	cmp	r3, #1
 8001426:	d814      	bhi.n	8001452 <main+0x662>
					my_motor_value[4] = 0;
 8001428:	4b89      	ldr	r3, [pc, #548]	; (8001650 <main+0x860>)
 800142a:	2200      	movs	r2, #0
 800142c:	811a      	strh	r2, [r3, #8]
					HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, command ^ 128);
 800142e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001432:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 8001436:	43db      	mvns	r3, r3
 8001438:	b2db      	uxtb	r3, r3
 800143a:	461a      	mov	r2, r3
 800143c:	2101      	movs	r1, #1
 800143e:	4885      	ldr	r0, [pc, #532]	; (8001654 <main+0x864>)
 8001440:	f002 fe9e 	bl	8004180 <HAL_GPIO_WritePin>
					Press_order = 0;
 8001444:	4b84      	ldr	r3, [pc, #528]	; (8001658 <main+0x868>)
 8001446:	2200      	movs	r2, #0
 8001448:	701a      	strb	r2, [r3, #0]
					COMPRESSOR_ENABLE = 0;
 800144a:	4b84      	ldr	r3, [pc, #528]	; (800165c <main+0x86c>)
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]
					//[10PPPPPP] : Val de consigne Pression, a recup SSI differente pour regulation au prochain tour de boucle
					Press_order = command ^ (2 << 6);
					COMPRESSOR_ENABLE = 1;
				}

				break;
 8001450:	e0fa      	b.n	8001648 <main+0x858>
					Press_order = command ^ (2 << 6);
 8001452:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001456:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 800145a:	43db      	mvns	r3, r3
 800145c:	b2da      	uxtb	r2, r3
 800145e:	4b7e      	ldr	r3, [pc, #504]	; (8001658 <main+0x868>)
 8001460:	701a      	strb	r2, [r3, #0]
					COMPRESSOR_ENABLE = 1;
 8001462:	4b7e      	ldr	r3, [pc, #504]	; (800165c <main+0x86c>)
 8001464:	2201      	movs	r2, #1
 8001466:	701a      	strb	r2, [r3, #0]
				break;
 8001468:	e0ee      	b.n	8001648 <main+0x858>
			case 3:
				//Mode 4 [11]: electrovannes OU LED OU Turbine OU LCD
				//cas 1 : Electrovannes
				if ((command & 240) >> 4 == 12){
 800146a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800146e:	091b      	lsrs	r3, r3, #4
 8001470:	b2db      	uxtb	r3, r3
 8001472:	2b0c      	cmp	r3, #12
 8001474:	d130      	bne.n	80014d8 <main+0x6e8>
					//4*1 bits(ABCE) pour les EV (ordre du code : A: EV1<->PA7, B: EV2<->PA4, C: EV3<->PA3, E: EV_Purge<->PF0)
					HAL_GPIO_WritePin (GPIOA, GPIO_PIN_7, (command & 0x08) >> 3);
 8001476:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800147a:	10db      	asrs	r3, r3, #3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	b2db      	uxtb	r3, r3
 8001484:	461a      	mov	r2, r3
 8001486:	2180      	movs	r1, #128	; 0x80
 8001488:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800148c:	f002 fe78 	bl	8004180 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin (GPIOA, GPIO_PIN_4, (command & 0x04) >> 2);
 8001490:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001494:	109b      	asrs	r3, r3, #2
 8001496:	b2db      	uxtb	r3, r3
 8001498:	f003 0301 	and.w	r3, r3, #1
 800149c:	b2db      	uxtb	r3, r3
 800149e:	461a      	mov	r2, r3
 80014a0:	2110      	movs	r1, #16
 80014a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014a6:	f002 fe6b 	bl	8004180 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin (GPIOA, GPIO_PIN_3, (command & 0x02) >> 1);
 80014aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014ae:	105b      	asrs	r3, r3, #1
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	461a      	mov	r2, r3
 80014ba:	2108      	movs	r1, #8
 80014bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c0:	f002 fe5e 	bl	8004180 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin (GPIOF, GPIO_PIN_0, command & 0x01);
 80014c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014c8:	f003 0301 	and.w	r3, r3, #1
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	461a      	mov	r2, r3
 80014d0:	2101      	movs	r1, #1
 80014d2:	4860      	ldr	r0, [pc, #384]	; (8001654 <main+0x864>)
 80014d4:	f002 fe54 	bl	8004180 <HAL_GPIO_WritePin>
				}

				//cas 2 : EV-Pulse [1101000Z] => [0] : rien, [1] pulse ON-OFF-ON 1*, avec intervalle t-pulse_OFF
				if ((command & 240) >> 4 == 13){
 80014d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014dc:	091b      	lsrs	r3, r3, #4
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b0d      	cmp	r3, #13
 80014e2:	d157      	bne.n	8001594 <main+0x7a4>

					//Pulse EV 1
					if ((command & 8) >> 3 == 1 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)){
 80014e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014e8:	f003 0308 	and.w	r3, r3, #8
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d016      	beq.n	800151e <main+0x72e>
 80014f0:	2180      	movs	r1, #128	; 0x80
 80014f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014f6:	f002 fe2b 	bl	8004150 <HAL_GPIO_ReadPin>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d00e      	beq.n	800151e <main+0x72e>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001500:	2200      	movs	r2, #0
 8001502:	2180      	movs	r1, #128	; 0x80
 8001504:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001508:	f002 fe3a 	bl	8004180 <HAL_GPIO_WritePin>
						HAL_Delay(PULSE_TIME);
 800150c:	203c      	movs	r0, #60	; 0x3c
 800150e:	f001 f8f9 	bl	8002704 <HAL_Delay>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8001512:	2201      	movs	r2, #1
 8001514:	2180      	movs	r1, #128	; 0x80
 8001516:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800151a:	f002 fe31 	bl	8004180 <HAL_GPIO_WritePin>
					}
					//Pulse EV 2
					if ((command & 4) >> 2 == 1 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)){
 800151e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001522:	f003 0304 	and.w	r3, r3, #4
 8001526:	2b00      	cmp	r3, #0
 8001528:	d016      	beq.n	8001558 <main+0x768>
 800152a:	2110      	movs	r1, #16
 800152c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001530:	f002 fe0e 	bl	8004150 <HAL_GPIO_ReadPin>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d00e      	beq.n	8001558 <main+0x768>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800153a:	2200      	movs	r2, #0
 800153c:	2110      	movs	r1, #16
 800153e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001542:	f002 fe1d 	bl	8004180 <HAL_GPIO_WritePin>
						HAL_Delay(PULSE_TIME);
 8001546:	203c      	movs	r0, #60	; 0x3c
 8001548:	f001 f8dc 	bl	8002704 <HAL_Delay>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800154c:	2201      	movs	r2, #1
 800154e:	2110      	movs	r1, #16
 8001550:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001554:	f002 fe14 	bl	8004180 <HAL_GPIO_WritePin>
					}
					//Pulse EV 3
					if ((command & 2) >> 1 == 1 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3)){
 8001558:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d070      	beq.n	8001646 <main+0x856>
 8001564:	2108      	movs	r1, #8
 8001566:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800156a:	f002 fdf1 	bl	8004150 <HAL_GPIO_ReadPin>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d068      	beq.n	8001646 <main+0x856>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001574:	2200      	movs	r2, #0
 8001576:	2108      	movs	r1, #8
 8001578:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800157c:	f002 fe00 	bl	8004180 <HAL_GPIO_WritePin>
						HAL_Delay(PULSE_TIME);
 8001580:	203c      	movs	r0, #60	; 0x3c
 8001582:	f001 f8bf 	bl	8002704 <HAL_Delay>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8001586:	2201      	movs	r2, #1
 8001588:	2108      	movs	r1, #8
 800158a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800158e:	f002 fdf7 	bl	8004180 <HAL_GPIO_WritePin>
					else {
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
					}
					//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, command & 1); commente car LED pulsent, a voir si c'est la source du probleme
				}
				break;
 8001592:	e058      	b.n	8001646 <main+0x856>
				else if ((command & 240) >> 4 == 14){
 8001594:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001598:	091b      	lsrs	r3, r3, #4
 800159a:	b2db      	uxtb	r3, r3
 800159c:	2b0e      	cmp	r3, #14
 800159e:	d123      	bne.n	80015e8 <main+0x7f8>
					if ((command & 3) == 0){
 80015a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015a4:	f003 0303 	and.w	r3, r3, #3
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d103      	bne.n	80015b4 <main+0x7c4>
						my_motor_value[3] = 0;
 80015ac:	4b28      	ldr	r3, [pc, #160]	; (8001650 <main+0x860>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	80da      	strh	r2, [r3, #6]
				break;
 80015b2:	e048      	b.n	8001646 <main+0x856>
					else if ((command & 3) == 1){
 80015b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015b8:	f003 0303 	and.w	r3, r3, #3
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d103      	bne.n	80015c8 <main+0x7d8>
						my_motor_value[3] = TURBINE_SPEED_1;
 80015c0:	4b23      	ldr	r3, [pc, #140]	; (8001650 <main+0x860>)
 80015c2:	2264      	movs	r2, #100	; 0x64
 80015c4:	80da      	strh	r2, [r3, #6]
				break;
 80015c6:	e03e      	b.n	8001646 <main+0x856>
					else if ((command & 3) == 2){
 80015c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015cc:	f003 0303 	and.w	r3, r3, #3
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d104      	bne.n	80015de <main+0x7ee>
						my_motor_value[3] = TURBINE_SPEED_2;
 80015d4:	4b1e      	ldr	r3, [pc, #120]	; (8001650 <main+0x860>)
 80015d6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80015da:	80da      	strh	r2, [r3, #6]
				break;
 80015dc:	e033      	b.n	8001646 <main+0x856>
						my_motor_value[3] = TURBINE_SPEED_3;
 80015de:	4b1c      	ldr	r3, [pc, #112]	; (8001650 <main+0x860>)
 80015e0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80015e4:	80da      	strh	r2, [r3, #6]
				break;
 80015e6:	e02e      	b.n	8001646 <main+0x856>
				else if ((command & 240) >> 4 == 15 && (command != 255)){
 80015e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015ec:	091b      	lsrs	r3, r3, #4
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b0f      	cmp	r3, #15
 80015f2:	d128      	bne.n	8001646 <main+0x856>
 80015f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015f8:	2bff      	cmp	r3, #255	; 0xff
 80015fa:	d024      	beq.n	8001646 <main+0x856>
					if ((command & 2) >> 1 == 1) {
 80015fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d005      	beq.n	8001614 <main+0x824>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001608:	2201      	movs	r2, #1
 800160a:	2120      	movs	r1, #32
 800160c:	4814      	ldr	r0, [pc, #80]	; (8001660 <main+0x870>)
 800160e:	f002 fdb7 	bl	8004180 <HAL_GPIO_WritePin>
 8001612:	e004      	b.n	800161e <main+0x82e>
					else { HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); }
 8001614:	2200      	movs	r2, #0
 8001616:	2120      	movs	r1, #32
 8001618:	4811      	ldr	r0, [pc, #68]	; (8001660 <main+0x870>)
 800161a:	f002 fdb1 	bl	8004180 <HAL_GPIO_WritePin>
					if ((command & 1) == 1){
 800161e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	2b00      	cmp	r3, #0
 8001628:	d005      	beq.n	8001636 <main+0x846>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800162a:	2201      	movs	r2, #1
 800162c:	2110      	movs	r1, #16
 800162e:	480c      	ldr	r0, [pc, #48]	; (8001660 <main+0x870>)
 8001630:	f002 fda6 	bl	8004180 <HAL_GPIO_WritePin>
				break;
 8001634:	e007      	b.n	8001646 <main+0x856>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001636:	2200      	movs	r2, #0
 8001638:	2110      	movs	r1, #16
 800163a:	4809      	ldr	r0, [pc, #36]	; (8001660 <main+0x870>)
 800163c:	f002 fda0 	bl	8004180 <HAL_GPIO_WritePin>
				break;
 8001640:	e001      	b.n	8001646 <main+0x856>
				break;
 8001642:	bf00      	nop
 8001644:	e000      	b.n	8001648 <main+0x858>
				break;
 8001646:	bf00      	nop
			}

		}

		HAL_Delay(1);
 8001648:	2001      	movs	r0, #1
 800164a:	f001 f85b 	bl	8002704 <HAL_Delay>
	{
 800164e:	e44b      	b.n	8000ee8 <main+0xf8>
 8001650:	20000598 	.word	0x20000598
 8001654:	48001400 	.word	0x48001400
 8001658:	20000195 	.word	0x20000195
 800165c:	20000194 	.word	0x20000194
 8001660:	48000400 	.word	0x48000400

08001664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b096      	sub	sp, #88	; 0x58
 8001668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800166a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800166e:	2228      	movs	r2, #40	; 0x28
 8001670:	2100      	movs	r1, #0
 8001672:	4618      	mov	r0, r3
 8001674:	f007 f8a4 	bl	80087c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001678:	f107 031c 	add.w	r3, r7, #28
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
 8001694:	611a      	str	r2, [r3, #16]
 8001696:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001698:	2302      	movs	r3, #2
 800169a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800169c:	2301      	movs	r3, #1
 800169e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016a0:	2310      	movs	r3, #16
 80016a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016a4:	2302      	movs	r3, #2
 80016a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016a8:	2300      	movs	r3, #0
 80016aa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80016ac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80016b0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016b6:	4618      	mov	r0, r3
 80016b8:	f003 fa02 	bl	8004ac0 <HAL_RCC_OscConfig>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80016c2:	f000 fbc5 	bl	8001e50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016c6:	230f      	movs	r3, #15
 80016c8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ca:	2302      	movs	r3, #2
 80016cc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ce:	2300      	movs	r3, #0
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016d2:	2300      	movs	r3, #0
 80016d4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016d6:	2300      	movs	r3, #0
 80016d8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016da:	f107 031c 	add.w	r3, r7, #28
 80016de:	2100      	movs	r1, #0
 80016e0:	4618      	mov	r0, r3
 80016e2:	f004 fa2b 	bl	8005b3c <HAL_RCC_ClockConfig>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80016ec:	f000 fbb0 	bl	8001e50 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1
 80016f0:	f44f 5385 	mov.w	r3, #4256	; 0x10a0
 80016f4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80016f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016fa:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80016fc:	2300      	movs	r3, #0
 80016fe:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001700:	2300      	movs	r3, #0
 8001702:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001704:	1d3b      	adds	r3, r7, #4
 8001706:	4618      	mov	r0, r3
 8001708:	f004 fc4e 	bl	8005fa8 <HAL_RCCEx_PeriphCLKConfig>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001712:	f000 fb9d 	bl	8001e50 <Error_Handler>
  }
}
 8001716:	bf00      	nop
 8001718:	3758      	adds	r7, #88	; 0x58
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	; 0x28
 8001724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001726:	f107 031c 	add.w	r3, r7, #28
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
 8001740:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001742:	4b2e      	ldr	r3, [pc, #184]	; (80017fc <MX_ADC1_Init+0xdc>)
 8001744:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001748:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800174a:	4b2c      	ldr	r3, [pc, #176]	; (80017fc <MX_ADC1_Init+0xdc>)
 800174c:	2200      	movs	r2, #0
 800174e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001750:	4b2a      	ldr	r3, [pc, #168]	; (80017fc <MX_ADC1_Init+0xdc>)
 8001752:	2200      	movs	r2, #0
 8001754:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001756:	4b29      	ldr	r3, [pc, #164]	; (80017fc <MX_ADC1_Init+0xdc>)
 8001758:	2200      	movs	r2, #0
 800175a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800175c:	4b27      	ldr	r3, [pc, #156]	; (80017fc <MX_ADC1_Init+0xdc>)
 800175e:	2200      	movs	r2, #0
 8001760:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001762:	4b26      	ldr	r3, [pc, #152]	; (80017fc <MX_ADC1_Init+0xdc>)
 8001764:	2200      	movs	r2, #0
 8001766:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800176a:	4b24      	ldr	r3, [pc, #144]	; (80017fc <MX_ADC1_Init+0xdc>)
 800176c:	2200      	movs	r2, #0
 800176e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001770:	4b22      	ldr	r3, [pc, #136]	; (80017fc <MX_ADC1_Init+0xdc>)
 8001772:	2201      	movs	r2, #1
 8001774:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001776:	4b21      	ldr	r3, [pc, #132]	; (80017fc <MX_ADC1_Init+0xdc>)
 8001778:	2200      	movs	r2, #0
 800177a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800177c:	4b1f      	ldr	r3, [pc, #124]	; (80017fc <MX_ADC1_Init+0xdc>)
 800177e:	2201      	movs	r2, #1
 8001780:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001782:	4b1e      	ldr	r3, [pc, #120]	; (80017fc <MX_ADC1_Init+0xdc>)
 8001784:	2200      	movs	r2, #0
 8001786:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800178a:	4b1c      	ldr	r3, [pc, #112]	; (80017fc <MX_ADC1_Init+0xdc>)
 800178c:	2204      	movs	r2, #4
 800178e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001790:	4b1a      	ldr	r3, [pc, #104]	; (80017fc <MX_ADC1_Init+0xdc>)
 8001792:	2200      	movs	r2, #0
 8001794:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001796:	4b19      	ldr	r3, [pc, #100]	; (80017fc <MX_ADC1_Init+0xdc>)
 8001798:	2200      	movs	r2, #0
 800179a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800179c:	4817      	ldr	r0, [pc, #92]	; (80017fc <MX_ADC1_Init+0xdc>)
 800179e:	f000 ffd5 	bl	800274c <HAL_ADC_Init>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80017a8:	f000 fb52 	bl	8001e50 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80017ac:	2300      	movs	r3, #0
 80017ae:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80017b0:	f107 031c 	add.w	r3, r7, #28
 80017b4:	4619      	mov	r1, r3
 80017b6:	4811      	ldr	r0, [pc, #68]	; (80017fc <MX_ADC1_Init+0xdc>)
 80017b8:	f001 fdac 	bl	8003314 <HAL_ADCEx_MultiModeConfigChannel>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80017c2:	f000 fb45 	bl	8001e50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80017c6:	2301      	movs	r3, #1
 80017c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017ca:	2301      	movs	r3, #1
 80017cc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80017ce:	2300      	movs	r3, #0
 80017d0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80017da:	2300      	movs	r3, #0
 80017dc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	4619      	mov	r1, r3
 80017e2:	4806      	ldr	r0, [pc, #24]	; (80017fc <MX_ADC1_Init+0xdc>)
 80017e4:	f001 fad6 	bl	8002d94 <HAL_ADC_ConfigChannel>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80017ee:	f000 fb2f 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017f2:	bf00      	nop
 80017f4:	3728      	adds	r7, #40	; 0x28
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	200001c0 	.word	0x200001c0

08001800 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001804:	4b16      	ldr	r3, [pc, #88]	; (8001860 <MX_CAN_Init+0x60>)
 8001806:	4a17      	ldr	r2, [pc, #92]	; (8001864 <MX_CAN_Init+0x64>)
 8001808:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 800180a:	4b15      	ldr	r3, [pc, #84]	; (8001860 <MX_CAN_Init+0x60>)
 800180c:	2210      	movs	r2, #16
 800180e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001810:	4b13      	ldr	r3, [pc, #76]	; (8001860 <MX_CAN_Init+0x60>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001816:	4b12      	ldr	r3, [pc, #72]	; (8001860 <MX_CAN_Init+0x60>)
 8001818:	2200      	movs	r2, #0
 800181a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 800181c:	4b10      	ldr	r3, [pc, #64]	; (8001860 <MX_CAN_Init+0x60>)
 800181e:	2200      	movs	r2, #0
 8001820:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001822:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <MX_CAN_Init+0x60>)
 8001824:	2200      	movs	r2, #0
 8001826:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001828:	4b0d      	ldr	r3, [pc, #52]	; (8001860 <MX_CAN_Init+0x60>)
 800182a:	2200      	movs	r2, #0
 800182c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800182e:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <MX_CAN_Init+0x60>)
 8001830:	2200      	movs	r2, #0
 8001832:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001834:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <MX_CAN_Init+0x60>)
 8001836:	2200      	movs	r2, #0
 8001838:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800183a:	4b09      	ldr	r3, [pc, #36]	; (8001860 <MX_CAN_Init+0x60>)
 800183c:	2200      	movs	r2, #0
 800183e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001840:	4b07      	ldr	r3, [pc, #28]	; (8001860 <MX_CAN_Init+0x60>)
 8001842:	2200      	movs	r2, #0
 8001844:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001846:	4b06      	ldr	r3, [pc, #24]	; (8001860 <MX_CAN_Init+0x60>)
 8001848:	2200      	movs	r2, #0
 800184a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800184c:	4804      	ldr	r0, [pc, #16]	; (8001860 <MX_CAN_Init+0x60>)
 800184e:	f001 fef1 	bl	8003634 <HAL_CAN_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8001858:	f000 fafa 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20000210 	.word	0x20000210
 8001864:	40006400 	.word	0x40006400

08001868 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800186c:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <MX_I2C1_Init+0x78>)
 800186e:	4a1d      	ldr	r2, [pc, #116]	; (80018e4 <MX_I2C1_Init+0x7c>)
 8001870:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020C;
 8001872:	4b1b      	ldr	r3, [pc, #108]	; (80018e0 <MX_I2C1_Init+0x78>)
 8001874:	f44f 7203 	mov.w	r2, #524	; 0x20c
 8001878:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800187a:	4b19      	ldr	r3, [pc, #100]	; (80018e0 <MX_I2C1_Init+0x78>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001880:	4b17      	ldr	r3, [pc, #92]	; (80018e0 <MX_I2C1_Init+0x78>)
 8001882:	2201      	movs	r2, #1
 8001884:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001886:	4b16      	ldr	r3, [pc, #88]	; (80018e0 <MX_I2C1_Init+0x78>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800188c:	4b14      	ldr	r3, [pc, #80]	; (80018e0 <MX_I2C1_Init+0x78>)
 800188e:	2200      	movs	r2, #0
 8001890:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001892:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <MX_I2C1_Init+0x78>)
 8001894:	2200      	movs	r2, #0
 8001896:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001898:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <MX_I2C1_Init+0x78>)
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800189e:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <MX_I2C1_Init+0x78>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018a4:	480e      	ldr	r0, [pc, #56]	; (80018e0 <MX_I2C1_Init+0x78>)
 80018a6:	f002 fc83 	bl	80041b0 <HAL_I2C_Init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018b0:	f000 face 	bl	8001e50 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 80018b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018b8:	4809      	ldr	r0, [pc, #36]	; (80018e0 <MX_I2C1_Init+0x78>)
 80018ba:	f003 f849 	bl	8004950 <HAL_I2CEx_ConfigAnalogFilter>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_I2C1_Init+0x60>
  {
    Error_Handler();
 80018c4:	f000 fac4 	bl	8001e50 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80018c8:	2100      	movs	r1, #0
 80018ca:	4805      	ldr	r0, [pc, #20]	; (80018e0 <MX_I2C1_Init+0x78>)
 80018cc:	f003 f88b 	bl	80049e6 <HAL_I2CEx_ConfigDigitalFilter>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_I2C1_Init+0x72>
  {
    Error_Handler();
 80018d6:	f000 fabb 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000238 	.word	0x20000238
 80018e4:	40005400 	.word	0x40005400

080018e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b096      	sub	sp, #88	; 0x58
 80018ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ee:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
 8001908:	611a      	str	r2, [r3, #16]
 800190a:	615a      	str	r2, [r3, #20]
 800190c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	222c      	movs	r2, #44	; 0x2c
 8001912:	2100      	movs	r1, #0
 8001914:	4618      	mov	r0, r3
 8001916:	f006 ff53 	bl	80087c0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800191a:	4b39      	ldr	r3, [pc, #228]	; (8001a00 <MX_TIM1_Init+0x118>)
 800191c:	4a39      	ldr	r2, [pc, #228]	; (8001a04 <MX_TIM1_Init+0x11c>)
 800191e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001920:	4b37      	ldr	r3, [pc, #220]	; (8001a00 <MX_TIM1_Init+0x118>)
 8001922:	2200      	movs	r2, #0
 8001924:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001926:	4b36      	ldr	r3, [pc, #216]	; (8001a00 <MX_TIM1_Init+0x118>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800192c:	4b34      	ldr	r3, [pc, #208]	; (8001a00 <MX_TIM1_Init+0x118>)
 800192e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001932:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001934:	4b32      	ldr	r3, [pc, #200]	; (8001a00 <MX_TIM1_Init+0x118>)
 8001936:	2200      	movs	r2, #0
 8001938:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800193a:	4b31      	ldr	r3, [pc, #196]	; (8001a00 <MX_TIM1_Init+0x118>)
 800193c:	2200      	movs	r2, #0
 800193e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001940:	4b2f      	ldr	r3, [pc, #188]	; (8001a00 <MX_TIM1_Init+0x118>)
 8001942:	2200      	movs	r2, #0
 8001944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001946:	482e      	ldr	r0, [pc, #184]	; (8001a00 <MX_TIM1_Init+0x118>)
 8001948:	f004 fd08 	bl	800635c <HAL_TIM_PWM_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001952:	f000 fa7d 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001956:	2300      	movs	r3, #0
 8001958:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800195a:	2300      	movs	r3, #0
 800195c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800195e:	2300      	movs	r3, #0
 8001960:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001962:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001966:	4619      	mov	r1, r3
 8001968:	4825      	ldr	r0, [pc, #148]	; (8001a00 <MX_TIM1_Init+0x118>)
 800196a:	f005 fbdb 	bl	8007124 <HAL_TIMEx_MasterConfigSynchronization>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001974:	f000 fa6c 	bl	8001e50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001978:	2360      	movs	r3, #96	; 0x60
 800197a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800197c:	2300      	movs	r3, #0
 800197e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001980:	2300      	movs	r3, #0
 8001982:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001984:	2300      	movs	r3, #0
 8001986:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001988:	2300      	movs	r3, #0
 800198a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800198c:	2300      	movs	r3, #0
 800198e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001990:	2300      	movs	r3, #0
 8001992:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001994:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001998:	2200      	movs	r2, #0
 800199a:	4619      	mov	r1, r3
 800199c:	4818      	ldr	r0, [pc, #96]	; (8001a00 <MX_TIM1_Init+0x118>)
 800199e:	f004 ff41 	bl	8006824 <HAL_TIM_PWM_ConfigChannel>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80019a8:	f000 fa52 	bl	8001e50 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80019ca:	2300      	movs	r3, #0
 80019cc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80019ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019d2:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019d8:	2300      	movs	r3, #0
 80019da:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	4619      	mov	r1, r3
 80019e0:	4807      	ldr	r0, [pc, #28]	; (8001a00 <MX_TIM1_Init+0x118>)
 80019e2:	f005 fc0d 	bl	8007200 <HAL_TIMEx_ConfigBreakDeadTime>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80019ec:	f000 fa30 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019f0:	4803      	ldr	r0, [pc, #12]	; (8001a00 <MX_TIM1_Init+0x118>)
 80019f2:	f000 fc79 	bl	80022e8 <HAL_TIM_MspPostInit>

}
 80019f6:	bf00      	nop
 80019f8:	3758      	adds	r7, #88	; 0x58
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	2000028c 	.word	0x2000028c
 8001a04:	40012c00 	.word	0x40012c00

08001a08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	; 0x28
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a0e:	f107 031c 	add.w	r3, r7, #28
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]
 8001a18:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a1a:	463b      	mov	r3, r7
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
 8001a28:	615a      	str	r2, [r3, #20]
 8001a2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a2c:	4b27      	ldr	r3, [pc, #156]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001a2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a32:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a34:	4b25      	ldr	r3, [pc, #148]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a3a:	4b24      	ldr	r3, [pc, #144]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8001a40:	4b22      	ldr	r3, [pc, #136]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a46:	4b21      	ldr	r3, [pc, #132]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a4c:	4b1f      	ldr	r3, [pc, #124]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a52:	481e      	ldr	r0, [pc, #120]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001a54:	f004 fc82 	bl	800635c <HAL_TIM_PWM_Init>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001a5e:	f000 f9f7 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a62:	2300      	movs	r3, #0
 8001a64:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a66:	2300      	movs	r3, #0
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a6a:	f107 031c 	add.w	r3, r7, #28
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4816      	ldr	r0, [pc, #88]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001a72:	f005 fb57 	bl	8007124 <HAL_TIMEx_MasterConfigSynchronization>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001a7c:	f000 f9e8 	bl	8001e50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a80:	2360      	movs	r3, #96	; 0x60
 8001a82:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a84:	2300      	movs	r3, #0
 8001a86:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a90:	463b      	mov	r3, r7
 8001a92:	2200      	movs	r2, #0
 8001a94:	4619      	mov	r1, r3
 8001a96:	480d      	ldr	r0, [pc, #52]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001a98:	f004 fec4 	bl	8006824 <HAL_TIM_PWM_ConfigChannel>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001aa2:	f000 f9d5 	bl	8001e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	2208      	movs	r2, #8
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4807      	ldr	r0, [pc, #28]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001aae:	f004 feb9 	bl	8006824 <HAL_TIM_PWM_ConfigChannel>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001ab8:	f000 f9ca 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001abc:	4803      	ldr	r0, [pc, #12]	; (8001acc <MX_TIM2_Init+0xc4>)
 8001abe:	f000 fc13 	bl	80022e8 <HAL_TIM_MspPostInit>

}
 8001ac2:	bf00      	nop
 8001ac4:	3728      	adds	r7, #40	; 0x28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200002d8 	.word	0x200002d8

08001ad0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08a      	sub	sp, #40	; 0x28
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad6:	f107 031c 	add.w	r3, r7, #28
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	611a      	str	r2, [r3, #16]
 8001af0:	615a      	str	r2, [r3, #20]
 8001af2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001af4:	4b27      	ldr	r3, [pc, #156]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001af6:	4a28      	ldr	r2, [pc, #160]	; (8001b98 <MX_TIM3_Init+0xc8>)
 8001af8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001afa:	4b26      	ldr	r3, [pc, #152]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b00:	4b24      	ldr	r3, [pc, #144]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b06:	4b23      	ldr	r3, [pc, #140]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001b08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b0c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b0e:	4b21      	ldr	r3, [pc, #132]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b14:	4b1f      	ldr	r3, [pc, #124]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b1a:	481e      	ldr	r0, [pc, #120]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001b1c:	f004 fc1e 	bl	800635c <HAL_TIM_PWM_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001b26:	f000 f993 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b32:	f107 031c 	add.w	r3, r7, #28
 8001b36:	4619      	mov	r1, r3
 8001b38:	4816      	ldr	r0, [pc, #88]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001b3a:	f005 faf3 	bl	8007124 <HAL_TIMEx_MasterConfigSynchronization>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001b44:	f000 f984 	bl	8001e50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b48:	2360      	movs	r3, #96	; 0x60
 8001b4a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b50:	2300      	movs	r3, #0
 8001b52:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b54:	2300      	movs	r3, #0
 8001b56:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b58:	463b      	mov	r3, r7
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	480d      	ldr	r0, [pc, #52]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001b60:	f004 fe60 	bl	8006824 <HAL_TIM_PWM_ConfigChannel>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001b6a:	f000 f971 	bl	8001e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b6e:	463b      	mov	r3, r7
 8001b70:	220c      	movs	r2, #12
 8001b72:	4619      	mov	r1, r3
 8001b74:	4807      	ldr	r0, [pc, #28]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001b76:	f004 fe55 	bl	8006824 <HAL_TIM_PWM_ConfigChannel>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001b80:	f000 f966 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b84:	4803      	ldr	r0, [pc, #12]	; (8001b94 <MX_TIM3_Init+0xc4>)
 8001b86:	f000 fbaf 	bl	80022e8 <HAL_TIM_MspPostInit>

}
 8001b8a:	bf00      	nop
 8001b8c:	3728      	adds	r7, #40	; 0x28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000324 	.word	0x20000324
 8001b98:	40000400 	.word	0x40000400

08001b9c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba2:	1d3b      	adds	r3, r7, #4
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001bac:	4b14      	ldr	r3, [pc, #80]	; (8001c00 <MX_TIM6_Init+0x64>)
 8001bae:	4a15      	ldr	r2, [pc, #84]	; (8001c04 <MX_TIM6_Init+0x68>)
 8001bb0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1000;
 8001bb2:	4b13      	ldr	r3, [pc, #76]	; (8001c00 <MX_TIM6_Init+0x64>)
 8001bb4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bb8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bba:	4b11      	ldr	r3, [pc, #68]	; (8001c00 <MX_TIM6_Init+0x64>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 24;
 8001bc0:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <MX_TIM6_Init+0x64>)
 8001bc2:	2218      	movs	r2, #24
 8001bc4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	; (8001c00 <MX_TIM6_Init+0x64>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001bcc:	480c      	ldr	r0, [pc, #48]	; (8001c00 <MX_TIM6_Init+0x64>)
 8001bce:	f004 fb11 	bl	80061f4 <HAL_TIM_Base_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001bd8:	f000 f93a 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	4619      	mov	r1, r3
 8001be8:	4805      	ldr	r0, [pc, #20]	; (8001c00 <MX_TIM6_Init+0x64>)
 8001bea:	f005 fa9b 	bl	8007124 <HAL_TIMEx_MasterConfigSynchronization>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001bf4:	f000 f92c 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001bf8:	bf00      	nop
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000370 	.word	0x20000370
 8001c04:	40001000 	.word	0x40001000

08001c08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c0c:	4b14      	ldr	r3, [pc, #80]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c0e:	4a15      	ldr	r2, [pc, #84]	; (8001c64 <MX_USART2_UART_Init+0x5c>)
 8001c10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c12:	4b13      	ldr	r3, [pc, #76]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c1a:	4b11      	ldr	r3, [pc, #68]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c20:	4b0f      	ldr	r3, [pc, #60]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c26:	4b0e      	ldr	r3, [pc, #56]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c2e:	220c      	movs	r2, #12
 8001c30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c32:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c38:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c3e:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c44:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c4a:	4805      	ldr	r0, [pc, #20]	; (8001c60 <MX_USART2_UART_Init+0x58>)
 8001c4c:	f005 fb6e 	bl	800732c <HAL_UART_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c56:	f000 f8fb 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000510 	.word	0x20000510
 8001c64:	40004400 	.word	0x40004400

08001c68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c6e:	4b1c      	ldr	r3, [pc, #112]	; (8001ce0 <MX_DMA_Init+0x78>)
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	4a1b      	ldr	r2, [pc, #108]	; (8001ce0 <MX_DMA_Init+0x78>)
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	6153      	str	r3, [r2, #20]
 8001c7a:	4b19      	ldr	r3, [pc, #100]	; (8001ce0 <MX_DMA_Init+0x78>)
 8001c7c:	695b      	ldr	r3, [r3, #20]
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	607b      	str	r3, [r7, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001c86:	2200      	movs	r2, #0
 8001c88:	2100      	movs	r1, #0
 8001c8a:	200b      	movs	r0, #11
 8001c8c:	f001 fea9 	bl	80039e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001c90:	200b      	movs	r0, #11
 8001c92:	f001 fec2 	bl	8003a1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001c96:	2200      	movs	r2, #0
 8001c98:	2100      	movs	r1, #0
 8001c9a:	200c      	movs	r0, #12
 8001c9c:	f001 fea1 	bl	80039e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001ca0:	200c      	movs	r0, #12
 8001ca2:	f001 feba 	bl	8003a1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2100      	movs	r1, #0
 8001caa:	200d      	movs	r0, #13
 8001cac:	f001 fe99 	bl	80039e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001cb0:	200d      	movs	r0, #13
 8001cb2:	f001 feb2 	bl	8003a1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	2100      	movs	r1, #0
 8001cba:	200f      	movs	r0, #15
 8001cbc:	f001 fe91 	bl	80039e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001cc0:	200f      	movs	r0, #15
 8001cc2:	f001 feaa 	bl	8003a1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	2100      	movs	r1, #0
 8001cca:	2010      	movs	r0, #16
 8001ccc:	f001 fe89 	bl	80039e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001cd0:	2010      	movs	r0, #16
 8001cd2:	f001 fea2 	bl	8003a1a <HAL_NVIC_EnableIRQ>

}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40021000 	.word	0x40021000

08001ce4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b088      	sub	sp, #32
 8001ce8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cea:	f107 030c 	add.w	r3, r7, #12
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
 8001cf6:	60da      	str	r2, [r3, #12]
 8001cf8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cfa:	4b37      	ldr	r3, [pc, #220]	; (8001dd8 <MX_GPIO_Init+0xf4>)
 8001cfc:	695b      	ldr	r3, [r3, #20]
 8001cfe:	4a36      	ldr	r2, [pc, #216]	; (8001dd8 <MX_GPIO_Init+0xf4>)
 8001d00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d04:	6153      	str	r3, [r2, #20]
 8001d06:	4b34      	ldr	r3, [pc, #208]	; (8001dd8 <MX_GPIO_Init+0xf4>)
 8001d08:	695b      	ldr	r3, [r3, #20]
 8001d0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d12:	4b31      	ldr	r3, [pc, #196]	; (8001dd8 <MX_GPIO_Init+0xf4>)
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	4a30      	ldr	r2, [pc, #192]	; (8001dd8 <MX_GPIO_Init+0xf4>)
 8001d18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d1c:	6153      	str	r3, [r2, #20]
 8001d1e:	4b2e      	ldr	r3, [pc, #184]	; (8001dd8 <MX_GPIO_Init+0xf4>)
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d26:	607b      	str	r3, [r7, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2a:	4b2b      	ldr	r3, [pc, #172]	; (8001dd8 <MX_GPIO_Init+0xf4>)
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	4a2a      	ldr	r2, [pc, #168]	; (8001dd8 <MX_GPIO_Init+0xf4>)
 8001d30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d34:	6153      	str	r3, [r2, #20]
 8001d36:	4b28      	ldr	r3, [pc, #160]	; (8001dd8 <MX_GPIO_Init+0xf4>)
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d3e:	603b      	str	r3, [r7, #0]
 8001d40:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_Output_EV_P_GPIO_Port, GPIO_Output_EV_P_Pin, GPIO_PIN_RESET);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2101      	movs	r1, #1
 8001d46:	4825      	ldr	r0, [pc, #148]	; (8001ddc <MX_GPIO_Init+0xf8>)
 8001d48:	f002 fa1a 	bl	8004180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_Output_EV_3_Pin|GPIO_Output_EV_2_Pin|GPIO_Output_EV_1_Pin, GPIO_PIN_RESET);
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	2198      	movs	r1, #152	; 0x98
 8001d50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d54:	f002 fa14 	bl	8004180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Built_in_LED_Pin|GPIO_Output_LED_EN_Pin|GPIO_Output_LCD_EN_Pin, GPIO_PIN_RESET);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	2138      	movs	r1, #56	; 0x38
 8001d5c:	4820      	ldr	r0, [pc, #128]	; (8001de0 <MX_GPIO_Init+0xfc>)
 8001d5e:	f002 fa0f 	bl	8004180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_Output_EV_P_Pin */
  GPIO_InitStruct.Pin = GPIO_Output_EV_P_Pin;
 8001d62:	2301      	movs	r3, #1
 8001d64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d66:	2301      	movs	r3, #1
 8001d68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIO_Output_EV_P_GPIO_Port, &GPIO_InitStruct);
 8001d72:	f107 030c 	add.w	r3, r7, #12
 8001d76:	4619      	mov	r1, r3
 8001d78:	4818      	ldr	r0, [pc, #96]	; (8001ddc <MX_GPIO_Init+0xf8>)
 8001d7a:	f002 f877 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_Input_AU_STATUS_Pin */
  GPIO_InitStruct.Pin = GPIO_Input_AU_STATUS_Pin;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d82:	2300      	movs	r3, #0
 8001d84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIO_Input_AU_STATUS_GPIO_Port, &GPIO_InitStruct);
 8001d8a:	f107 030c 	add.w	r3, r7, #12
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4812      	ldr	r0, [pc, #72]	; (8001ddc <MX_GPIO_Init+0xf8>)
 8001d92:	f002 f86b 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_Output_EV_3_Pin GPIO_Output_EV_2_Pin GPIO_Output_EV_1_Pin */
  GPIO_InitStruct.Pin = GPIO_Output_EV_3_Pin|GPIO_Output_EV_2_Pin|GPIO_Output_EV_1_Pin;
 8001d96:	2398      	movs	r3, #152	; 0x98
 8001d98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da6:	f107 030c 	add.w	r3, r7, #12
 8001daa:	4619      	mov	r1, r3
 8001dac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001db0:	f002 f85c 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : Built_in_LED_Pin GPIO_Output_LED_EN_Pin GPIO_Output_LCD_EN_Pin */
  GPIO_InitStruct.Pin = Built_in_LED_Pin|GPIO_Output_LED_EN_Pin|GPIO_Output_LCD_EN_Pin;
 8001db4:	2338      	movs	r3, #56	; 0x38
 8001db6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db8:	2301      	movs	r3, #1
 8001dba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc4:	f107 030c 	add.w	r3, r7, #12
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4805      	ldr	r0, [pc, #20]	; (8001de0 <MX_GPIO_Init+0xfc>)
 8001dcc:	f002 f84e 	bl	8003e6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dd0:	bf00      	nop
 8001dd2:	3720      	adds	r7, #32
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	48001400 	.word	0x48001400
 8001de0:	48000400 	.word	0x48000400

08001de4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim6.Instance)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d102      	bne.n	8001dfe <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		dshot_write(my_motor_value);
 8001df8:	4811      	ldr	r0, [pc, #68]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001dfa:	f7fe fd31 	bl	8000860 <dshot_write>
	}
	//on start la tempo si le BAU est enclenche
	if (BAU_tick_enable == 1){
 8001dfe:	4b11      	ldr	r3, [pc, #68]	; (8001e44 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d115      	bne.n	8001e32 <HAL_TIM_PeriodElapsedCallback+0x4e>
		BAU_tick++;
 8001e06:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	4a0e      	ldr	r2, [pc, #56]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001e0e:	6013      	str	r3, [r2, #0]
		// on purge quand on veut purger, 1000 => 1s
		if (BAU_tick > 30000){
 8001e10:	4b0d      	ldr	r3, [pc, #52]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f247 5230 	movw	r2, #30000	; 0x7530
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	dd0a      	ble.n	8001e32 <HAL_TIM_PeriodElapsedCallback+0x4e>
			BAU_tick = 0;
 8001e1c:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
			BAU_tick_enable = 0;
 8001e22:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_SET);
 8001e28:	2201      	movs	r2, #1
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	4807      	ldr	r0, [pc, #28]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001e2e:	f002 f9a7 	bl	8004180 <HAL_GPIO_WritePin>
		}
	}
}
 8001e32:	bf00      	nop
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000370 	.word	0x20000370
 8001e40:	20000598 	.word	0x20000598
 8001e44:	2000019c 	.word	0x2000019c
 8001e48:	20000198 	.word	0x20000198
 8001e4c:	48001400 	.word	0x48001400

08001e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e54:	b672      	cpsid	i
}
 8001e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001e58:	e7fe      	b.n	8001e58 <Error_Handler+0x8>
	...

08001e5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e62:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	4a0e      	ldr	r2, [pc, #56]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	6193      	str	r3, [r2, #24]
 8001e6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e70:	699b      	ldr	r3, [r3, #24]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	607b      	str	r3, [r7, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e7a:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	4a08      	ldr	r2, [pc, #32]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e84:	61d3      	str	r3, [r2, #28]
 8001e86:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <HAL_MspInit+0x44>)
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40021000 	.word	0x40021000

08001ea4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08a      	sub	sp, #40	; 0x28
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eac:	f107 0314 	add.w	r3, r7, #20
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ec4:	d124      	bne.n	8001f10 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001ec6:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <HAL_ADC_MspInit+0x74>)
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	4a13      	ldr	r2, [pc, #76]	; (8001f18 <HAL_ADC_MspInit+0x74>)
 8001ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ed0:	6153      	str	r3, [r2, #20]
 8001ed2:	4b11      	ldr	r3, [pc, #68]	; (8001f18 <HAL_ADC_MspInit+0x74>)
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ede:	4b0e      	ldr	r3, [pc, #56]	; (8001f18 <HAL_ADC_MspInit+0x74>)
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	4a0d      	ldr	r2, [pc, #52]	; (8001f18 <HAL_ADC_MspInit+0x74>)
 8001ee4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ee8:	6153      	str	r3, [r2, #20]
 8001eea:	4b0b      	ldr	r3, [pc, #44]	; (8001f18 <HAL_ADC_MspInit+0x74>)
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = ADC1_IN1_A_TEMP_Pin|ADC2_IN_A_PRESS_Pin;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001efa:	2303      	movs	r3, #3
 8001efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f02:	f107 0314 	add.w	r3, r7, #20
 8001f06:	4619      	mov	r1, r3
 8001f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f0c:	f001 ffae 	bl	8003e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f10:	bf00      	nop
 8001f12:	3728      	adds	r7, #40	; 0x28
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40021000 	.word	0x40021000

08001f1c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b08a      	sub	sp, #40	; 0x28
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f24:	f107 0314 	add.w	r3, r7, #20
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]
 8001f32:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a18      	ldr	r2, [pc, #96]	; (8001f9c <HAL_CAN_MspInit+0x80>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d129      	bne.n	8001f92 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001f3e:	4b18      	ldr	r3, [pc, #96]	; (8001fa0 <HAL_CAN_MspInit+0x84>)
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	4a17      	ldr	r2, [pc, #92]	; (8001fa0 <HAL_CAN_MspInit+0x84>)
 8001f44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f48:	61d3      	str	r3, [r2, #28]
 8001f4a:	4b15      	ldr	r3, [pc, #84]	; (8001fa0 <HAL_CAN_MspInit+0x84>)
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f52:	613b      	str	r3, [r7, #16]
 8001f54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f56:	4b12      	ldr	r3, [pc, #72]	; (8001fa0 <HAL_CAN_MspInit+0x84>)
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	4a11      	ldr	r2, [pc, #68]	; (8001fa0 <HAL_CAN_MspInit+0x84>)
 8001f5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f60:	6153      	str	r3, [r2, #20]
 8001f62:	4b0f      	ldr	r3, [pc, #60]	; (8001fa0 <HAL_CAN_MspInit+0x84>)
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = CAN_RD_Pin|CAN_TD_Pin;
 8001f6e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001f72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f74:	2302      	movs	r3, #2
 8001f76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001f80:	2309      	movs	r3, #9
 8001f82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	4619      	mov	r1, r3
 8001f8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f8e:	f001 ff6d 	bl	8003e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8001f92:	bf00      	nop
 8001f94:	3728      	adds	r7, #40	; 0x28
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40006400 	.word	0x40006400
 8001fa0:	40021000 	.word	0x40021000

08001fa4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08a      	sub	sp, #40	; 0x28
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a1b      	ldr	r2, [pc, #108]	; (8002030 <HAL_I2C_MspInit+0x8c>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d12f      	bne.n	8002026 <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc6:	4b1b      	ldr	r3, [pc, #108]	; (8002034 <HAL_I2C_MspInit+0x90>)
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	4a1a      	ldr	r2, [pc, #104]	; (8002034 <HAL_I2C_MspInit+0x90>)
 8001fcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fd0:	6153      	str	r3, [r2, #20]
 8001fd2:	4b18      	ldr	r3, [pc, #96]	; (8002034 <HAL_I2C_MspInit+0x90>)
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fde:	23c0      	movs	r3, #192	; 0xc0
 8001fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fe2:	2312      	movs	r3, #18
 8001fe4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fea:	2303      	movs	r3, #3
 8001fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fee:	2304      	movs	r3, #4
 8001ff0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff2:	f107 0314 	add.w	r3, r7, #20
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	480f      	ldr	r0, [pc, #60]	; (8002038 <HAL_I2C_MspInit+0x94>)
 8001ffa:	f001 ff37 	bl	8003e6c <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB6_FMP);
 8001ffe:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002002:	f002 fd3d 	bl	8004a80 <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB7_FMP);
 8002006:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800200a:	f002 fd39 	bl	8004a80 <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800200e:	4b09      	ldr	r3, [pc, #36]	; (8002034 <HAL_I2C_MspInit+0x90>)
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	4a08      	ldr	r2, [pc, #32]	; (8002034 <HAL_I2C_MspInit+0x90>)
 8002014:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002018:	61d3      	str	r3, [r2, #28]
 800201a:	4b06      	ldr	r3, [pc, #24]	; (8002034 <HAL_I2C_MspInit+0x90>)
 800201c:	69db      	ldr	r3, [r3, #28]
 800201e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002026:	bf00      	nop
 8002028:	3728      	adds	r7, #40	; 0x28
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40005400 	.word	0x40005400
 8002034:	40021000 	.word	0x40021000
 8002038:	48000400 	.word	0x48000400

0800203c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a87      	ldr	r2, [pc, #540]	; (8002268 <HAL_TIM_PWM_MspInit+0x22c>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d135      	bne.n	80020ba <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800204e:	4b87      	ldr	r3, [pc, #540]	; (800226c <HAL_TIM_PWM_MspInit+0x230>)
 8002050:	699b      	ldr	r3, [r3, #24]
 8002052:	4a86      	ldr	r2, [pc, #536]	; (800226c <HAL_TIM_PWM_MspInit+0x230>)
 8002054:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002058:	6193      	str	r3, [r2, #24]
 800205a:	4b84      	ldr	r3, [pc, #528]	; (800226c <HAL_TIM_PWM_MspInit+0x230>)
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002062:	617b      	str	r3, [r7, #20]
 8002064:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8002066:	4b82      	ldr	r3, [pc, #520]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 8002068:	4a82      	ldr	r2, [pc, #520]	; (8002274 <HAL_TIM_PWM_MspInit+0x238>)
 800206a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800206c:	4b80      	ldr	r3, [pc, #512]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 800206e:	2210      	movs	r2, #16
 8002070:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002072:	4b7f      	ldr	r3, [pc, #508]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 8002074:	2200      	movs	r2, #0
 8002076:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002078:	4b7d      	ldr	r3, [pc, #500]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 800207a:	2280      	movs	r2, #128	; 0x80
 800207c:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800207e:	4b7c      	ldr	r3, [pc, #496]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 8002080:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002084:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002086:	4b7a      	ldr	r3, [pc, #488]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 8002088:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800208c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 800208e:	4b78      	ldr	r3, [pc, #480]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 8002090:	2200      	movs	r2, #0
 8002092:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8002094:	4b76      	ldr	r3, [pc, #472]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 8002096:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800209a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800209c:	4874      	ldr	r0, [pc, #464]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 800209e:	f001 fcd6 	bl	8003a4e <HAL_DMA_Init>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <HAL_TIM_PWM_MspInit+0x70>
    {
      Error_Handler();
 80020a8:	f7ff fed2 	bl	8001e50 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a70      	ldr	r2, [pc, #448]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 80020b0:	625a      	str	r2, [r3, #36]	; 0x24
 80020b2:	4a6f      	ldr	r2, [pc, #444]	; (8002270 <HAL_TIM_PWM_MspInit+0x234>)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80020b8:	e0d2      	b.n	8002260 <HAL_TIM_PWM_MspInit+0x224>
  else if(htim_pwm->Instance==TIM2)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020c2:	d15e      	bne.n	8002182 <HAL_TIM_PWM_MspInit+0x146>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020c4:	4b69      	ldr	r3, [pc, #420]	; (800226c <HAL_TIM_PWM_MspInit+0x230>)
 80020c6:	69db      	ldr	r3, [r3, #28]
 80020c8:	4a68      	ldr	r2, [pc, #416]	; (800226c <HAL_TIM_PWM_MspInit+0x230>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	61d3      	str	r3, [r2, #28]
 80020d0:	4b66      	ldr	r3, [pc, #408]	; (800226c <HAL_TIM_PWM_MspInit+0x230>)
 80020d2:	69db      	ldr	r3, [r3, #28]
 80020d4:	f003 0301 	and.w	r3, r3, #1
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	693b      	ldr	r3, [r7, #16]
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 80020dc:	4b66      	ldr	r3, [pc, #408]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 80020de:	4a67      	ldr	r2, [pc, #412]	; (800227c <HAL_TIM_PWM_MspInit+0x240>)
 80020e0:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020e2:	4b65      	ldr	r3, [pc, #404]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 80020e4:	2210      	movs	r2, #16
 80020e6:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020e8:	4b63      	ldr	r3, [pc, #396]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80020ee:	4b62      	ldr	r3, [pc, #392]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 80020f0:	2280      	movs	r2, #128	; 0x80
 80020f2:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80020f4:	4b60      	ldr	r3, [pc, #384]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 80020f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020fa:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020fc:	4b5e      	ldr	r3, [pc, #376]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 80020fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002102:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8002104:	4b5c      	ldr	r3, [pc, #368]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 8002106:	2200      	movs	r2, #0
 8002108:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800210a:	4b5b      	ldr	r3, [pc, #364]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 800210c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002110:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002112:	4859      	ldr	r0, [pc, #356]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 8002114:	f001 fc9b 	bl	8003a4e <HAL_DMA_Init>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <HAL_TIM_PWM_MspInit+0xe6>
      Error_Handler();
 800211e:	f7ff fe97 	bl	8001e50 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a54      	ldr	r2, [pc, #336]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 8002126:	625a      	str	r2, [r3, #36]	; 0x24
 8002128:	4a53      	ldr	r2, [pc, #332]	; (8002278 <HAL_TIM_PWM_MspInit+0x23c>)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 800212e:	4b54      	ldr	r3, [pc, #336]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 8002130:	4a54      	ldr	r2, [pc, #336]	; (8002284 <HAL_TIM_PWM_MspInit+0x248>)
 8002132:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002134:	4b52      	ldr	r3, [pc, #328]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 8002136:	2210      	movs	r2, #16
 8002138:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800213a:	4b51      	ldr	r3, [pc, #324]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 800213c:	2200      	movs	r2, #0
 800213e:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002140:	4b4f      	ldr	r3, [pc, #316]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 8002142:	2280      	movs	r2, #128	; 0x80
 8002144:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002146:	4b4e      	ldr	r3, [pc, #312]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 8002148:	f44f 7200 	mov.w	r2, #512	; 0x200
 800214c:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800214e:	4b4c      	ldr	r3, [pc, #304]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 8002150:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002154:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8002156:	4b4a      	ldr	r3, [pc, #296]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 8002158:	2200      	movs	r2, #0
 800215a:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 800215c:	4b48      	ldr	r3, [pc, #288]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 800215e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002162:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8002164:	4846      	ldr	r0, [pc, #280]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 8002166:	f001 fc72 	bl	8003a4e <HAL_DMA_Init>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <HAL_TIM_PWM_MspInit+0x138>
      Error_Handler();
 8002170:	f7ff fe6e 	bl	8001e50 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4a42      	ldr	r2, [pc, #264]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 8002178:	62da      	str	r2, [r3, #44]	; 0x2c
 800217a:	4a41      	ldr	r2, [pc, #260]	; (8002280 <HAL_TIM_PWM_MspInit+0x244>)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002180:	e06e      	b.n	8002260 <HAL_TIM_PWM_MspInit+0x224>
  else if(htim_pwm->Instance==TIM3)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a40      	ldr	r2, [pc, #256]	; (8002288 <HAL_TIM_PWM_MspInit+0x24c>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d169      	bne.n	8002260 <HAL_TIM_PWM_MspInit+0x224>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800218c:	4b37      	ldr	r3, [pc, #220]	; (800226c <HAL_TIM_PWM_MspInit+0x230>)
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	4a36      	ldr	r2, [pc, #216]	; (800226c <HAL_TIM_PWM_MspInit+0x230>)
 8002192:	f043 0302 	orr.w	r3, r3, #2
 8002196:	61d3      	str	r3, [r2, #28]
 8002198:	4b34      	ldr	r3, [pc, #208]	; (800226c <HAL_TIM_PWM_MspInit+0x230>)
 800219a:	69db      	ldr	r3, [r3, #28]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	68fb      	ldr	r3, [r7, #12]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 80021a4:	4b39      	ldr	r3, [pc, #228]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021a6:	4a3a      	ldr	r2, [pc, #232]	; (8002290 <HAL_TIM_PWM_MspInit+0x254>)
 80021a8:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021aa:	4b38      	ldr	r3, [pc, #224]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021ac:	2210      	movs	r2, #16
 80021ae:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80021b0:	4b36      	ldr	r3, [pc, #216]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80021b6:	4b35      	ldr	r3, [pc, #212]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021b8:	2280      	movs	r2, #128	; 0x80
 80021ba:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021bc:	4b33      	ldr	r3, [pc, #204]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021c2:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80021c4:	4b31      	ldr	r3, [pc, #196]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021ca:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80021cc:	4b2f      	ldr	r3, [pc, #188]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_HIGH;
 80021d2:	4b2e      	ldr	r3, [pc, #184]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021d8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80021da:	482c      	ldr	r0, [pc, #176]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021dc:	f001 fc37 	bl	8003a4e <HAL_DMA_Init>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <HAL_TIM_PWM_MspInit+0x1ae>
      Error_Handler();
 80021e6:	f7ff fe33 	bl	8001e50 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a27      	ldr	r2, [pc, #156]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021ee:	625a      	str	r2, [r3, #36]	; 0x24
 80021f0:	4a26      	ldr	r2, [pc, #152]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a24      	ldr	r2, [pc, #144]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021fa:	639a      	str	r2, [r3, #56]	; 0x38
 80021fc:	4a23      	ldr	r2, [pc, #140]	; (800228c <HAL_TIM_PWM_MspInit+0x250>)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 8002202:	4b24      	ldr	r3, [pc, #144]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 8002204:	4a24      	ldr	r2, [pc, #144]	; (8002298 <HAL_TIM_PWM_MspInit+0x25c>)
 8002206:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002208:	4b22      	ldr	r3, [pc, #136]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 800220a:	2210      	movs	r2, #16
 800220c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800220e:	4b21      	ldr	r3, [pc, #132]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8002214:	4b1f      	ldr	r3, [pc, #124]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 8002216:	2280      	movs	r2, #128	; 0x80
 8002218:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800221a:	4b1e      	ldr	r3, [pc, #120]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 800221c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002220:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002222:	4b1c      	ldr	r3, [pc, #112]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 8002224:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002228:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 800222a:	4b1a      	ldr	r3, [pc, #104]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 800222c:	2200      	movs	r2, #0
 800222e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_HIGH;
 8002230:	4b18      	ldr	r3, [pc, #96]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 8002232:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002236:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8002238:	4816      	ldr	r0, [pc, #88]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 800223a:	f001 fc08 	bl	8003a4e <HAL_DMA_Init>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <HAL_TIM_PWM_MspInit+0x20c>
      Error_Handler();
 8002244:	f7ff fe04 	bl	8001e50 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a12      	ldr	r2, [pc, #72]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 800224c:	631a      	str	r2, [r3, #48]	; 0x30
 800224e:	4a11      	ldr	r2, [pc, #68]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a0f      	ldr	r2, [pc, #60]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 8002258:	621a      	str	r2, [r3, #32]
 800225a:	4a0e      	ldr	r2, [pc, #56]	; (8002294 <HAL_TIM_PWM_MspInit+0x258>)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002260:	bf00      	nop
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40012c00 	.word	0x40012c00
 800226c:	40021000 	.word	0x40021000
 8002270:	200003bc 	.word	0x200003bc
 8002274:	4002001c 	.word	0x4002001c
 8002278:	20000400 	.word	0x20000400
 800227c:	40020058 	.word	0x40020058
 8002280:	20000444 	.word	0x20000444
 8002284:	40020008 	.word	0x40020008
 8002288:	40000400 	.word	0x40000400
 800228c:	20000488 	.word	0x20000488
 8002290:	4002006c 	.word	0x4002006c
 8002294:	200004cc 	.word	0x200004cc
 8002298:	40020030 	.word	0x40020030

0800229c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a0d      	ldr	r2, [pc, #52]	; (80022e0 <HAL_TIM_Base_MspInit+0x44>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d113      	bne.n	80022d6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80022ae:	4b0d      	ldr	r3, [pc, #52]	; (80022e4 <HAL_TIM_Base_MspInit+0x48>)
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	4a0c      	ldr	r2, [pc, #48]	; (80022e4 <HAL_TIM_Base_MspInit+0x48>)
 80022b4:	f043 0310 	orr.w	r3, r3, #16
 80022b8:	61d3      	str	r3, [r2, #28]
 80022ba:	4b0a      	ldr	r3, [pc, #40]	; (80022e4 <HAL_TIM_Base_MspInit+0x48>)
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	60fb      	str	r3, [r7, #12]
 80022c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80022c6:	2200      	movs	r2, #0
 80022c8:	2100      	movs	r1, #0
 80022ca:	2036      	movs	r0, #54	; 0x36
 80022cc:	f001 fb89 	bl	80039e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 80022d0:	2036      	movs	r0, #54	; 0x36
 80022d2:	f001 fba2 	bl	8003a1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80022d6:	bf00      	nop
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40001000 	.word	0x40001000
 80022e4:	40021000 	.word	0x40021000

080022e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08c      	sub	sp, #48	; 0x30
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f0:	f107 031c 	add.w	r3, r7, #28
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
 80022fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a4c      	ldr	r2, [pc, #304]	; (8002438 <HAL_TIM_MspPostInit+0x150>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d11e      	bne.n	8002348 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800230a:	4b4c      	ldr	r3, [pc, #304]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	4a4b      	ldr	r2, [pc, #300]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 8002310:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002314:	6153      	str	r3, [r2, #20]
 8002316:	4b49      	ldr	r3, [pc, #292]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 8002318:	695b      	ldr	r3, [r3, #20]
 800231a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800231e:	61bb      	str	r3, [r7, #24]
 8002320:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = TIM1_CH1_DS_M3_Pin;
 8002322:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002330:	2300      	movs	r3, #0
 8002332:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002334:	2306      	movs	r3, #6
 8002336:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM1_CH1_DS_M3_GPIO_Port, &GPIO_InitStruct);
 8002338:	f107 031c 	add.w	r3, r7, #28
 800233c:	4619      	mov	r1, r3
 800233e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002342:	f001 fd93 	bl	8003e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002346:	e072      	b.n	800242e <HAL_TIM_MspPostInit+0x146>
  else if(htim->Instance==TIM2)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002350:	d12f      	bne.n	80023b2 <HAL_TIM_MspPostInit+0xca>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002352:	4b3a      	ldr	r3, [pc, #232]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	4a39      	ldr	r2, [pc, #228]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 8002358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800235c:	6153      	str	r3, [r2, #20]
 800235e:	4b37      	ldr	r3, [pc, #220]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002366:	617b      	str	r3, [r7, #20]
 8002368:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM2_CH1_DS_COMP_Pin;
 800236a:	2320      	movs	r3, #32
 800236c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236e:	2302      	movs	r3, #2
 8002370:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002372:	2300      	movs	r3, #0
 8002374:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002376:	2300      	movs	r3, #0
 8002378:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800237a:	2301      	movs	r3, #1
 800237c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM2_CH1_DS_COMP_GPIO_Port, &GPIO_InitStruct);
 800237e:	f107 031c 	add.w	r3, r7, #28
 8002382:	4619      	mov	r1, r3
 8002384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002388:	f001 fd70 	bl	8003e6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TIM2_CH3_DS_M1_Pin;
 800238c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002390:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002392:	2302      	movs	r3, #2
 8002394:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002396:	2300      	movs	r3, #0
 8002398:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239a:	2300      	movs	r3, #0
 800239c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 800239e:	230a      	movs	r3, #10
 80023a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM2_CH3_DS_M1_GPIO_Port, &GPIO_InitStruct);
 80023a2:	f107 031c 	add.w	r3, r7, #28
 80023a6:	4619      	mov	r1, r3
 80023a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ac:	f001 fd5e 	bl	8003e6c <HAL_GPIO_Init>
}
 80023b0:	e03d      	b.n	800242e <HAL_TIM_MspPostInit+0x146>
  else if(htim->Instance==TIM3)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a22      	ldr	r2, [pc, #136]	; (8002440 <HAL_TIM_MspPostInit+0x158>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d138      	bne.n	800242e <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023bc:	4b1f      	ldr	r3, [pc, #124]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	4a1e      	ldr	r2, [pc, #120]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 80023c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023c6:	6153      	str	r3, [r2, #20]
 80023c8:	4b1c      	ldr	r3, [pc, #112]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 80023ca:	695b      	ldr	r3, [r3, #20]
 80023cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d0:	613b      	str	r3, [r7, #16]
 80023d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d4:	4b19      	ldr	r3, [pc, #100]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	4a18      	ldr	r2, [pc, #96]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 80023da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023de:	6153      	str	r3, [r2, #20]
 80023e0:	4b16      	ldr	r3, [pc, #88]	; (800243c <HAL_TIM_MspPostInit+0x154>)
 80023e2:	695b      	ldr	r3, [r3, #20]
 80023e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM3_CH1_DS_TURB_Pin;
 80023ec:	2340      	movs	r3, #64	; 0x40
 80023ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f0:	2302      	movs	r3, #2
 80023f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f4:	2300      	movs	r3, #0
 80023f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f8:	2300      	movs	r3, #0
 80023fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023fc:	2302      	movs	r3, #2
 80023fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM3_CH1_DS_TURB_GPIO_Port, &GPIO_InitStruct);
 8002400:	f107 031c 	add.w	r3, r7, #28
 8002404:	4619      	mov	r1, r3
 8002406:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800240a:	f001 fd2f 	bl	8003e6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TIM3_CH4_DS_M2_Pin;
 800240e:	2302      	movs	r3, #2
 8002410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002412:	2302      	movs	r3, #2
 8002414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002416:	2300      	movs	r3, #0
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241a:	2300      	movs	r3, #0
 800241c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800241e:	2302      	movs	r3, #2
 8002420:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM3_CH4_DS_M2_GPIO_Port, &GPIO_InitStruct);
 8002422:	f107 031c 	add.w	r3, r7, #28
 8002426:	4619      	mov	r1, r3
 8002428:	4806      	ldr	r0, [pc, #24]	; (8002444 <HAL_TIM_MspPostInit+0x15c>)
 800242a:	f001 fd1f 	bl	8003e6c <HAL_GPIO_Init>
}
 800242e:	bf00      	nop
 8002430:	3730      	adds	r7, #48	; 0x30
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40012c00 	.word	0x40012c00
 800243c:	40021000 	.word	0x40021000
 8002440:	40000400 	.word	0x40000400
 8002444:	48000400 	.word	0x48000400

08002448 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08a      	sub	sp, #40	; 0x28
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a1c      	ldr	r2, [pc, #112]	; (80024d8 <HAL_UART_MspInit+0x90>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d131      	bne.n	80024ce <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800246a:	4b1c      	ldr	r3, [pc, #112]	; (80024dc <HAL_UART_MspInit+0x94>)
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	4a1b      	ldr	r2, [pc, #108]	; (80024dc <HAL_UART_MspInit+0x94>)
 8002470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002474:	61d3      	str	r3, [r2, #28]
 8002476:	4b19      	ldr	r3, [pc, #100]	; (80024dc <HAL_UART_MspInit+0x94>)
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800247e:	613b      	str	r3, [r7, #16]
 8002480:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002482:	4b16      	ldr	r3, [pc, #88]	; (80024dc <HAL_UART_MspInit+0x94>)
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	4a15      	ldr	r2, [pc, #84]	; (80024dc <HAL_UART_MspInit+0x94>)
 8002488:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800248c:	6153      	str	r3, [r2, #20]
 800248e:	4b13      	ldr	r3, [pc, #76]	; (80024dc <HAL_UART_MspInit+0x94>)
 8002490:	695b      	ldr	r3, [r3, #20]
 8002492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800249a:	f248 0304 	movw	r3, #32772	; 0x8004
 800249e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a0:	2302      	movs	r3, #2
 80024a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a4:	2300      	movs	r3, #0
 80024a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024a8:	2303      	movs	r3, #3
 80024aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024ac:	2307      	movs	r3, #7
 80024ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b0:	f107 0314 	add.w	r3, r7, #20
 80024b4:	4619      	mov	r1, r3
 80024b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ba:	f001 fcd7 	bl	8003e6c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80024be:	2200      	movs	r2, #0
 80024c0:	2100      	movs	r1, #0
 80024c2:	2026      	movs	r0, #38	; 0x26
 80024c4:	f001 fa8d 	bl	80039e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80024c8:	2026      	movs	r0, #38	; 0x26
 80024ca:	f001 faa6 	bl	8003a1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80024ce:	bf00      	nop
 80024d0:	3728      	adds	r7, #40	; 0x28
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40004400 	.word	0x40004400
 80024dc:	40021000 	.word	0x40021000

080024e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024e4:	e7fe      	b.n	80024e4 <NMI_Handler+0x4>

080024e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024e6:	b480      	push	{r7}
 80024e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024ea:	e7fe      	b.n	80024ea <HardFault_Handler+0x4>

080024ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024f0:	e7fe      	b.n	80024f0 <MemManage_Handler+0x4>

080024f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024f2:	b480      	push	{r7}
 80024f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024f6:	e7fe      	b.n	80024f6 <BusFault_Handler+0x4>

080024f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024fc:	e7fe      	b.n	80024fc <UsageFault_Handler+0x4>

080024fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024fe:	b480      	push	{r7}
 8002500:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002502:	bf00      	nop
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002510:	bf00      	nop
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800251a:	b480      	push	{r7}
 800251c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800252c:	f000 f8ca 	bl	80026c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002530:	bf00      	nop
 8002532:	bd80      	pop	{r7, pc}

08002534 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8002538:	4802      	ldr	r0, [pc, #8]	; (8002544 <DMA1_Channel1_IRQHandler+0x10>)
 800253a:	f001 fba5 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20000444 	.word	0x20000444

08002548 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 800254c:	4802      	ldr	r0, [pc, #8]	; (8002558 <DMA1_Channel2_IRQHandler+0x10>)
 800254e:	f001 fb9b 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	200003bc 	.word	0x200003bc

0800255c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8002560:	4802      	ldr	r0, [pc, #8]	; (800256c <DMA1_Channel3_IRQHandler+0x10>)
 8002562:	f001 fb91 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	200004cc 	.word	0x200004cc

08002570 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002574:	4802      	ldr	r0, [pc, #8]	; (8002580 <DMA1_Channel5_IRQHandler+0x10>)
 8002576:	f001 fb87 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	20000400 	.word	0x20000400

08002584 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8002588:	4802      	ldr	r0, [pc, #8]	; (8002594 <DMA1_Channel6_IRQHandler+0x10>)
 800258a:	f001 fb7d 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	20000488 	.word	0x20000488

08002598 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800259c:	4802      	ldr	r0, [pc, #8]	; (80025a8 <USART2_IRQHandler+0x10>)
 800259e:	f004 ffe1 	bl	8007564 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20000510 	.word	0x20000510

080025ac <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025b0:	4802      	ldr	r0, [pc, #8]	; (80025bc <TIM6_DAC1_IRQHandler+0x10>)
 80025b2:	f004 f817 	bl	80065e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000370 	.word	0x20000370

080025c0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025c4:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <SystemInit+0x20>)
 80025c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ca:	4a05      	ldr	r2, [pc, #20]	; (80025e0 <SystemInit+0x20>)
 80025cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000ed00 	.word	0xe000ed00

080025e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80025e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800261c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80025e8:	f7ff ffea 	bl	80025c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025ec:	480c      	ldr	r0, [pc, #48]	; (8002620 <LoopForever+0x6>)
  ldr r1, =_edata
 80025ee:	490d      	ldr	r1, [pc, #52]	; (8002624 <LoopForever+0xa>)
  ldr r2, =_sidata
 80025f0:	4a0d      	ldr	r2, [pc, #52]	; (8002628 <LoopForever+0xe>)
  movs r3, #0
 80025f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025f4:	e002      	b.n	80025fc <LoopCopyDataInit>

080025f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025fa:	3304      	adds	r3, #4

080025fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002600:	d3f9      	bcc.n	80025f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002602:	4a0a      	ldr	r2, [pc, #40]	; (800262c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002604:	4c0a      	ldr	r4, [pc, #40]	; (8002630 <LoopForever+0x16>)
  movs r3, #0
 8002606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002608:	e001      	b.n	800260e <LoopFillZerobss>

0800260a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800260a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800260c:	3204      	adds	r2, #4

0800260e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800260e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002610:	d3fb      	bcc.n	800260a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002612:	f006 f8b1 	bl	8008778 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002616:	f7fe fbeb 	bl	8000df0 <main>

0800261a <LoopForever>:

LoopForever:
    b LoopForever
 800261a:	e7fe      	b.n	800261a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800261c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002620:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002624:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002628:	080088b0 	.word	0x080088b0
  ldr r2, =_sbss
 800262c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002630:	200005a8 	.word	0x200005a8

08002634 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002634:	e7fe      	b.n	8002634 <ADC1_2_IRQHandler>
	...

08002638 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800263c:	4b08      	ldr	r3, [pc, #32]	; (8002660 <HAL_Init+0x28>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a07      	ldr	r2, [pc, #28]	; (8002660 <HAL_Init+0x28>)
 8002642:	f043 0310 	orr.w	r3, r3, #16
 8002646:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002648:	2003      	movs	r0, #3
 800264a:	f001 f9bf 	bl	80039cc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800264e:	2003      	movs	r0, #3
 8002650:	f000 f808 	bl	8002664 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002654:	f7ff fc02 	bl	8001e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40022000 	.word	0x40022000

08002664 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800266c:	4b12      	ldr	r3, [pc, #72]	; (80026b8 <HAL_InitTick+0x54>)
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	4b12      	ldr	r3, [pc, #72]	; (80026bc <HAL_InitTick+0x58>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	4619      	mov	r1, r3
 8002676:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800267a:	fbb3 f3f1 	udiv	r3, r3, r1
 800267e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002682:	4618      	mov	r0, r3
 8002684:	f001 f9d7 	bl	8003a36 <HAL_SYSTICK_Config>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e00e      	b.n	80026b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b0f      	cmp	r3, #15
 8002696:	d80a      	bhi.n	80026ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002698:	2200      	movs	r2, #0
 800269a:	6879      	ldr	r1, [r7, #4]
 800269c:	f04f 30ff 	mov.w	r0, #4294967295
 80026a0:	f001 f99f 	bl	80039e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026a4:	4a06      	ldr	r2, [pc, #24]	; (80026c0 <HAL_InitTick+0x5c>)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
 80026ac:	e000      	b.n	80026b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	20000000 	.word	0x20000000
 80026bc:	20000008 	.word	0x20000008
 80026c0:	20000004 	.word	0x20000004

080026c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026c8:	4b06      	ldr	r3, [pc, #24]	; (80026e4 <HAL_IncTick+0x20>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	461a      	mov	r2, r3
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <HAL_IncTick+0x24>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4413      	add	r3, r2
 80026d4:	4a04      	ldr	r2, [pc, #16]	; (80026e8 <HAL_IncTick+0x24>)
 80026d6:	6013      	str	r3, [r2, #0]
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	20000008 	.word	0x20000008
 80026e8:	200005a4 	.word	0x200005a4

080026ec <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  return uwTick;  
 80026f0:	4b03      	ldr	r3, [pc, #12]	; (8002700 <HAL_GetTick+0x14>)
 80026f2:	681b      	ldr	r3, [r3, #0]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	200005a4 	.word	0x200005a4

08002704 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800270c:	f7ff ffee 	bl	80026ec <HAL_GetTick>
 8002710:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800271c:	d005      	beq.n	800272a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800271e:	4b0a      	ldr	r3, [pc, #40]	; (8002748 <HAL_Delay+0x44>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	461a      	mov	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	4413      	add	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800272a:	bf00      	nop
 800272c:	f7ff ffde 	bl	80026ec <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	429a      	cmp	r2, r3
 800273a:	d8f7      	bhi.n	800272c <HAL_Delay+0x28>
  {
  }
}
 800273c:	bf00      	nop
 800273e:	bf00      	nop
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000008 	.word	0x20000008

0800274c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b09a      	sub	sp, #104	; 0x68
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002754:	2300      	movs	r3, #0
 8002756:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800275a:	2300      	movs	r3, #0
 800275c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800275e:	2300      	movs	r3, #0
 8002760:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e172      	b.n	8002a52 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	f003 0310 	and.w	r3, r3, #16
 800277a:	2b00      	cmp	r3, #0
 800277c:	d176      	bne.n	800286c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002782:	2b00      	cmp	r3, #0
 8002784:	d152      	bne.n	800282c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2200      	movs	r2, #0
 800279c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f7ff fb7f 	bl	8001ea4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d13b      	bne.n	800282c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 fed7 	bl	8003568 <ADC_Disable>
 80027ba:	4603      	mov	r3, r0
 80027bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f003 0310 	and.w	r3, r3, #16
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d12f      	bne.n	800282c <HAL_ADC_Init+0xe0>
 80027cc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d12b      	bne.n	800282c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027dc:	f023 0302 	bic.w	r3, r3, #2
 80027e0:	f043 0202 	orr.w	r2, r3, #2
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80027f6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689a      	ldr	r2, [r3, #8]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002806:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002808:	4b94      	ldr	r3, [pc, #592]	; (8002a5c <HAL_ADC_Init+0x310>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a94      	ldr	r2, [pc, #592]	; (8002a60 <HAL_ADC_Init+0x314>)
 800280e:	fba2 2303 	umull	r2, r3, r2, r3
 8002812:	0c9a      	lsrs	r2, r3, #18
 8002814:	4613      	mov	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4413      	add	r3, r2
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800281e:	e002      	b.n	8002826 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	3b01      	subs	r3, #1
 8002824:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1f9      	bne.n	8002820 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d007      	beq.n	800284a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002844:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002848:	d110      	bne.n	800286c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	f023 0312 	bic.w	r3, r3, #18
 8002852:	f043 0210 	orr.w	r2, r3, #16
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285e:	f043 0201 	orr.w	r2, r3, #1
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002870:	f003 0310 	and.w	r3, r3, #16
 8002874:	2b00      	cmp	r3, #0
 8002876:	f040 80df 	bne.w	8002a38 <HAL_ADC_Init+0x2ec>
 800287a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800287e:	2b00      	cmp	r3, #0
 8002880:	f040 80da 	bne.w	8002a38 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800288e:	2b00      	cmp	r3, #0
 8002890:	f040 80d2 	bne.w	8002a38 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002898:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800289c:	f043 0202 	orr.w	r2, r3, #2
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028a4:	4b6f      	ldr	r3, [pc, #444]	; (8002a64 <HAL_ADC_Init+0x318>)
 80028a6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028b0:	d102      	bne.n	80028b8 <HAL_ADC_Init+0x16c>
 80028b2:	4b6d      	ldr	r3, [pc, #436]	; (8002a68 <HAL_ADC_Init+0x31c>)
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	e002      	b.n	80028be <HAL_ADC_Init+0x172>
 80028b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028bc:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 0303 	and.w	r3, r3, #3
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d108      	bne.n	80028de <HAL_ADC_Init+0x192>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d101      	bne.n	80028de <HAL_ADC_Init+0x192>
 80028da:	2301      	movs	r3, #1
 80028dc:	e000      	b.n	80028e0 <HAL_ADC_Init+0x194>
 80028de:	2300      	movs	r3, #0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d11c      	bne.n	800291e <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80028e4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d010      	beq.n	800290c <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d107      	bne.n	8002906 <HAL_ADC_Init+0x1ba>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d101      	bne.n	8002906 <HAL_ADC_Init+0x1ba>
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <HAL_ADC_Init+0x1bc>
 8002906:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002908:	2b00      	cmp	r3, #0
 800290a:	d108      	bne.n	800291e <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800290c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	431a      	orrs	r2, r3
 800291a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800291c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	7e5b      	ldrb	r3, [r3, #25]
 8002922:	035b      	lsls	r3, r3, #13
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002928:	2a01      	cmp	r2, #1
 800292a:	d002      	beq.n	8002932 <HAL_ADC_Init+0x1e6>
 800292c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002930:	e000      	b.n	8002934 <HAL_ADC_Init+0x1e8>
 8002932:	2200      	movs	r2, #0
 8002934:	431a      	orrs	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	4313      	orrs	r3, r2
 8002942:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002944:	4313      	orrs	r3, r2
 8002946:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d11b      	bne.n	800298a <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	7e5b      	ldrb	r3, [r3, #25]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d109      	bne.n	800296e <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295e:	3b01      	subs	r3, #1
 8002960:	045a      	lsls	r2, r3, #17
 8002962:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002964:	4313      	orrs	r3, r2
 8002966:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800296a:	663b      	str	r3, [r7, #96]	; 0x60
 800296c:	e00d      	b.n	800298a <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002976:	f043 0220 	orr.w	r2, r3, #32
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002982:	f043 0201 	orr.w	r2, r3, #1
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298e:	2b01      	cmp	r3, #1
 8002990:	d007      	beq.n	80029a2 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800299a:	4313      	orrs	r3, r2
 800299c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800299e:	4313      	orrs	r3, r2
 80029a0:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f003 030c 	and.w	r3, r3, #12
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d114      	bne.n	80029da <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	6812      	ldr	r2, [r2, #0]
 80029ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029be:	f023 0302 	bic.w	r3, r3, #2
 80029c2:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	7e1b      	ldrb	r3, [r3, #24]
 80029c8:	039a      	lsls	r2, r3, #14
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4313      	orrs	r3, r2
 80029d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80029d6:	4313      	orrs	r3, r2
 80029d8:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68da      	ldr	r2, [r3, #12]
 80029e0:	4b22      	ldr	r3, [pc, #136]	; (8002a6c <HAL_ADC_Init+0x320>)
 80029e2:	4013      	ands	r3, r2
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6812      	ldr	r2, [r2, #0]
 80029e8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80029ea:	430b      	orrs	r3, r1
 80029ec:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	691b      	ldr	r3, [r3, #16]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d10c      	bne.n	8002a10 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fc:	f023 010f 	bic.w	r1, r3, #15
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	69db      	ldr	r3, [r3, #28]
 8002a04:	1e5a      	subs	r2, r3, #1
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	631a      	str	r2, [r3, #48]	; 0x30
 8002a0e:	e007      	b.n	8002a20 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 020f 	bic.w	r2, r2, #15
 8002a1e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	f023 0303 	bic.w	r3, r3, #3
 8002a2e:	f043 0201 	orr.w	r2, r3, #1
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	641a      	str	r2, [r3, #64]	; 0x40
 8002a36:	e00a      	b.n	8002a4e <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	f023 0312 	bic.w	r3, r3, #18
 8002a40:	f043 0210 	orr.w	r2, r3, #16
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002a48:	2301      	movs	r3, #1
 8002a4a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002a4e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3768      	adds	r7, #104	; 0x68
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	20000000 	.word	0x20000000
 8002a60:	431bde83 	.word	0x431bde83
 8002a64:	50000300 	.word	0x50000300
 8002a68:	50000100 	.word	0x50000100
 8002a6c:	fff0c007 	.word	0xfff0c007

08002a70 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 0304 	and.w	r3, r3, #4
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	f040 809c 	bne.w	8002bc4 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d101      	bne.n	8002a9a <HAL_ADC_Start+0x2a>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e097      	b.n	8002bca <HAL_ADC_Start+0x15a>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 fcfc 	bl	80034a0 <ADC_Enable>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f040 8083 	bne.w	8002bba <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002abc:	f023 0301 	bic.w	r3, r3, #1
 8002ac0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002ac8:	4b42      	ldr	r3, [pc, #264]	; (8002bd4 <HAL_ADC_Start+0x164>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 031f 	and.w	r3, r3, #31
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d004      	beq.n	8002ade <HAL_ADC_Start+0x6e>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002adc:	d115      	bne.n	8002b0a <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d027      	beq.n	8002b48 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b00:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002b08:	e01e      	b.n	8002b48 <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b1e:	d004      	beq.n	8002b2a <HAL_ADC_Start+0xba>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a2c      	ldr	r2, [pc, #176]	; (8002bd8 <HAL_ADC_Start+0x168>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d10e      	bne.n	8002b48 <HAL_ADC_Start+0xd8>
 8002b2a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d007      	beq.n	8002b48 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b40:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b54:	d106      	bne.n	8002b64 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5a:	f023 0206 	bic.w	r2, r3, #6
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	645a      	str	r2, [r3, #68]	; 0x44
 8002b62:	e002      	b.n	8002b6a <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	221c      	movs	r2, #28
 8002b78:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002b7a:	4b16      	ldr	r3, [pc, #88]	; (8002bd4 <HAL_ADC_Start+0x164>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f003 031f 	and.w	r3, r3, #31
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d010      	beq.n	8002ba8 <HAL_ADC_Start+0x138>
 8002b86:	4b13      	ldr	r3, [pc, #76]	; (8002bd4 <HAL_ADC_Start+0x164>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f003 031f 	and.w	r3, r3, #31
 8002b8e:	2b05      	cmp	r3, #5
 8002b90:	d00a      	beq.n	8002ba8 <HAL_ADC_Start+0x138>
 8002b92:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <HAL_ADC_Start+0x164>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 031f 	and.w	r3, r3, #31
 8002b9a:	2b09      	cmp	r3, #9
 8002b9c:	d004      	beq.n	8002ba8 <HAL_ADC_Start+0x138>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ba6:	d10f      	bne.n	8002bc8 <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	689a      	ldr	r2, [r3, #8]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f042 0204 	orr.w	r2, r2, #4
 8002bb6:	609a      	str	r2, [r3, #8]
 8002bb8:	e006      	b.n	8002bc8 <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002bc2:	e001      	b.n	8002bc8 <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	50000300 	.word	0x50000300
 8002bd8:	50000100 	.word	0x50000100

08002bdc <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002be6:	2300      	movs	r3, #0
 8002be8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	2b08      	cmp	r3, #8
 8002bf0:	d102      	bne.n	8002bf8 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002bf2:	2308      	movs	r3, #8
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	e02e      	b.n	8002c56 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bf8:	4b5e      	ldr	r3, [pc, #376]	; (8002d74 <HAL_ADC_PollForConversion+0x198>)
 8002bfa:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d112      	bne.n	8002c2e <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d11d      	bne.n	8002c52 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1a:	f043 0220 	orr.w	r2, r3, #32
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e09d      	b.n	8002d6a <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00b      	beq.n	8002c52 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	f043 0220 	orr.w	r2, r3, #32
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e08b      	b.n	8002d6a <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002c52:	230c      	movs	r3, #12
 8002c54:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002c56:	4b47      	ldr	r3, [pc, #284]	; (8002d74 <HAL_ADC_PollForConversion+0x198>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 031f 	and.w	r3, r3, #31
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d004      	beq.n	8002c6c <HAL_ADC_PollForConversion+0x90>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c6a:	d104      	bne.n	8002c76 <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	613b      	str	r3, [r7, #16]
 8002c74:	e003      	b.n	8002c7e <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002c76:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8002c7e:	f7ff fd35 	bl	80026ec <HAL_GetTick>
 8002c82:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002c84:	e021      	b.n	8002cca <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8c:	d01d      	beq.n	8002cca <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d007      	beq.n	8002ca4 <HAL_ADC_PollForConversion+0xc8>
 8002c94:	f7ff fd2a 	bl	80026ec <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	683a      	ldr	r2, [r7, #0]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d212      	bcs.n	8002cca <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	4013      	ands	r3, r2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10b      	bne.n	8002cca <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb6:	f043 0204 	orr.w	r2, r3, #4
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e04f      	b.n	8002d6a <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d0d6      	beq.n	8002c86 <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cdc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d131      	bne.n	8002d56 <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d12c      	bne.n	8002d56 <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0308 	and.w	r3, r3, #8
 8002d06:	2b08      	cmp	r3, #8
 8002d08:	d125      	bne.n	8002d56 <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d112      	bne.n	8002d3e <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d112      	bne.n	8002d56 <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d34:	f043 0201 	orr.w	r2, r3, #1
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	641a      	str	r2, [r3, #64]	; 0x40
 8002d3c:	e00b      	b.n	8002d56 <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	f043 0220 	orr.w	r2, r3, #32
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4e:	f043 0201 	orr.w	r2, r3, #1
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d103      	bne.n	8002d68 <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3718      	adds	r7, #24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	50000300 	.word	0x50000300

08002d78 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
	...

08002d94 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b09b      	sub	sp, #108	; 0x6c
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002da4:	2300      	movs	r3, #0
 8002da6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d101      	bne.n	8002db6 <HAL_ADC_ConfigChannel+0x22>
 8002db2:	2302      	movs	r3, #2
 8002db4:	e2a4      	b.n	8003300 <HAL_ADC_ConfigChannel+0x56c>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f003 0304 	and.w	r3, r3, #4
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f040 8288 	bne.w	80032de <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	d81c      	bhi.n	8002e10 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	4413      	add	r3, r2
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	461a      	mov	r2, r3
 8002dea:	231f      	movs	r3, #31
 8002dec:	4093      	lsls	r3, r2
 8002dee:	43db      	mvns	r3, r3
 8002df0:	4019      	ands	r1, r3
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	6818      	ldr	r0, [r3, #0]
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685a      	ldr	r2, [r3, #4]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	4413      	add	r3, r2
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	fa00 f203 	lsl.w	r2, r0, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	631a      	str	r2, [r3, #48]	; 0x30
 8002e0e:	e063      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	2b09      	cmp	r3, #9
 8002e16:	d81e      	bhi.n	8002e56 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685a      	ldr	r2, [r3, #4]
 8002e22:	4613      	mov	r3, r2
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	4413      	add	r3, r2
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	3b1e      	subs	r3, #30
 8002e2c:	221f      	movs	r2, #31
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	43db      	mvns	r3, r3
 8002e34:	4019      	ands	r1, r3
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685a      	ldr	r2, [r3, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	005b      	lsls	r3, r3, #1
 8002e42:	4413      	add	r3, r2
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	3b1e      	subs	r3, #30
 8002e48:	fa00 f203 	lsl.w	r2, r0, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	635a      	str	r2, [r3, #52]	; 0x34
 8002e54:	e040      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	2b0e      	cmp	r3, #14
 8002e5c:	d81e      	bhi.n	8002e9c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685a      	ldr	r2, [r3, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	4413      	add	r3, r2
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	3b3c      	subs	r3, #60	; 0x3c
 8002e72:	221f      	movs	r2, #31
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	4019      	ands	r1, r3
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	6818      	ldr	r0, [r3, #0]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	4613      	mov	r3, r2
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	4413      	add	r3, r2
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	3b3c      	subs	r3, #60	; 0x3c
 8002e8e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	639a      	str	r2, [r3, #56]	; 0x38
 8002e9a:	e01d      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	4413      	add	r3, r2
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	3b5a      	subs	r3, #90	; 0x5a
 8002eb0:	221f      	movs	r2, #31
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43db      	mvns	r3, r3
 8002eb8:	4019      	ands	r1, r3
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	6818      	ldr	r0, [r3, #0]
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685a      	ldr	r2, [r3, #4]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	4413      	add	r3, r2
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	3b5a      	subs	r3, #90	; 0x5a
 8002ecc:	fa00 f203 	lsl.w	r2, r0, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 030c 	and.w	r3, r3, #12
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f040 80e5 	bne.w	80030b2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b09      	cmp	r3, #9
 8002eee:	d91c      	bls.n	8002f2a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6999      	ldr	r1, [r3, #24]
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	4613      	mov	r3, r2
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	4413      	add	r3, r2
 8002f00:	3b1e      	subs	r3, #30
 8002f02:	2207      	movs	r2, #7
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	4019      	ands	r1, r3
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	6898      	ldr	r0, [r3, #8]
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	4613      	mov	r3, r2
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	4413      	add	r3, r2
 8002f1a:	3b1e      	subs	r3, #30
 8002f1c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	619a      	str	r2, [r3, #24]
 8002f28:	e019      	b.n	8002f5e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6959      	ldr	r1, [r3, #20]
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	4613      	mov	r3, r2
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	4413      	add	r3, r2
 8002f3a:	2207      	movs	r2, #7
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	43db      	mvns	r3, r3
 8002f42:	4019      	ands	r1, r3
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	6898      	ldr	r0, [r3, #8]
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	4413      	add	r3, r2
 8002f52:	fa00 f203 	lsl.w	r2, r0, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	695a      	ldr	r2, [r3, #20]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	08db      	lsrs	r3, r3, #3
 8002f6a:	f003 0303 	and.w	r3, r3, #3
 8002f6e:	005b      	lsls	r3, r3, #1
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	2b03      	cmp	r3, #3
 8002f7e:	d84f      	bhi.n	8003020 <HAL_ADC_ConfigChannel+0x28c>
 8002f80:	a201      	add	r2, pc, #4	; (adr r2, 8002f88 <HAL_ADC_ConfigChannel+0x1f4>)
 8002f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f86:	bf00      	nop
 8002f88:	08002f99 	.word	0x08002f99
 8002f8c:	08002fbb 	.word	0x08002fbb
 8002f90:	08002fdd 	.word	0x08002fdd
 8002f94:	08002fff 	.word	0x08002fff
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f9e:	4b94      	ldr	r3, [pc, #592]	; (80031f0 <HAL_ADC_ConfigChannel+0x45c>)
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	683a      	ldr	r2, [r7, #0]
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	0691      	lsls	r1, r2, #26
 8002fa8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002faa:	430a      	orrs	r2, r1
 8002fac:	431a      	orrs	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002fb6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002fb8:	e07e      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002fc0:	4b8b      	ldr	r3, [pc, #556]	; (80031f0 <HAL_ADC_ConfigChannel+0x45c>)
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	683a      	ldr	r2, [r7, #0]
 8002fc6:	6812      	ldr	r2, [r2, #0]
 8002fc8:	0691      	lsls	r1, r2, #26
 8002fca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002fd8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002fda:	e06d      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002fe2:	4b83      	ldr	r3, [pc, #524]	; (80031f0 <HAL_ADC_ConfigChannel+0x45c>)
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	6812      	ldr	r2, [r2, #0]
 8002fea:	0691      	lsls	r1, r2, #26
 8002fec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ffa:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002ffc:	e05c      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003004:	4b7a      	ldr	r3, [pc, #488]	; (80031f0 <HAL_ADC_ConfigChannel+0x45c>)
 8003006:	4013      	ands	r3, r2
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	6812      	ldr	r2, [r2, #0]
 800300c:	0691      	lsls	r1, r2, #26
 800300e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003010:	430a      	orrs	r2, r1
 8003012:	431a      	orrs	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800301c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800301e:	e04b      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003026:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	069b      	lsls	r3, r3, #26
 8003030:	429a      	cmp	r2, r3
 8003032:	d107      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003042:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800304a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	069b      	lsls	r3, r3, #26
 8003054:	429a      	cmp	r2, r3
 8003056:	d107      	bne.n	8003068 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003066:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800306e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	069b      	lsls	r3, r3, #26
 8003078:	429a      	cmp	r2, r3
 800307a:	d107      	bne.n	800308c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800308a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003092:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	069b      	lsls	r3, r3, #26
 800309c:	429a      	cmp	r2, r3
 800309e:	d10a      	bne.n	80030b6 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80030ae:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80030b0:	e001      	b.n	80030b6 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80030b2:	bf00      	nop
 80030b4:	e000      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x324>
      break;
 80030b6:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 0303 	and.w	r3, r3, #3
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d108      	bne.n	80030d8 <HAL_ADC_ConfigChannel+0x344>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d101      	bne.n	80030d8 <HAL_ADC_ConfigChannel+0x344>
 80030d4:	2301      	movs	r3, #1
 80030d6:	e000      	b.n	80030da <HAL_ADC_ConfigChannel+0x346>
 80030d8:	2300      	movs	r3, #0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f040 810a 	bne.w	80032f4 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d00f      	beq.n	8003108 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2201      	movs	r2, #1
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	43da      	mvns	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	400a      	ands	r2, r1
 8003102:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003106:	e049      	b.n	800319c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2201      	movs	r2, #1
 8003116:	409a      	lsls	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2b09      	cmp	r3, #9
 8003128:	d91c      	bls.n	8003164 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	6999      	ldr	r1, [r3, #24]
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	4613      	mov	r3, r2
 8003136:	005b      	lsls	r3, r3, #1
 8003138:	4413      	add	r3, r2
 800313a:	3b1b      	subs	r3, #27
 800313c:	2207      	movs	r2, #7
 800313e:	fa02 f303 	lsl.w	r3, r2, r3
 8003142:	43db      	mvns	r3, r3
 8003144:	4019      	ands	r1, r3
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	6898      	ldr	r0, [r3, #8]
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	4613      	mov	r3, r2
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	4413      	add	r3, r2
 8003154:	3b1b      	subs	r3, #27
 8003156:	fa00 f203 	lsl.w	r2, r0, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	619a      	str	r2, [r3, #24]
 8003162:	e01b      	b.n	800319c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	6959      	ldr	r1, [r3, #20]
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	1c5a      	adds	r2, r3, #1
 8003170:	4613      	mov	r3, r2
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	4413      	add	r3, r2
 8003176:	2207      	movs	r2, #7
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	43db      	mvns	r3, r3
 800317e:	4019      	ands	r1, r3
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	6898      	ldr	r0, [r3, #8]
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	1c5a      	adds	r2, r3, #1
 800318a:	4613      	mov	r3, r2
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	4413      	add	r3, r2
 8003190:	fa00 f203 	lsl.w	r2, r0, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	430a      	orrs	r2, r1
 800319a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800319c:	4b15      	ldr	r3, [pc, #84]	; (80031f4 <HAL_ADC_ConfigChannel+0x460>)
 800319e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2b10      	cmp	r3, #16
 80031a6:	d105      	bne.n	80031b4 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80031a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d015      	beq.n	80031e0 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80031b8:	2b11      	cmp	r3, #17
 80031ba:	d105      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80031bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d00b      	beq.n	80031e0 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80031cc:	2b12      	cmp	r3, #18
 80031ce:	f040 8091 	bne.w	80032f4 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80031d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80031da:	2b00      	cmp	r3, #0
 80031dc:	f040 808a 	bne.w	80032f4 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031e8:	d108      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x468>
 80031ea:	4b03      	ldr	r3, [pc, #12]	; (80031f8 <HAL_ADC_ConfigChannel+0x464>)
 80031ec:	60fb      	str	r3, [r7, #12]
 80031ee:	e008      	b.n	8003202 <HAL_ADC_ConfigChannel+0x46e>
 80031f0:	83fff000 	.word	0x83fff000
 80031f4:	50000300 	.word	0x50000300
 80031f8:	50000100 	.word	0x50000100
 80031fc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003200:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	2b01      	cmp	r3, #1
 800320e:	d108      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x48e>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b01      	cmp	r3, #1
 800321c:	d101      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x48e>
 800321e:	2301      	movs	r3, #1
 8003220:	e000      	b.n	8003224 <HAL_ADC_ConfigChannel+0x490>
 8003222:	2300      	movs	r3, #0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d150      	bne.n	80032ca <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003228:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800322a:	2b00      	cmp	r3, #0
 800322c:	d010      	beq.n	8003250 <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f003 0303 	and.w	r3, r3, #3
 8003236:	2b01      	cmp	r3, #1
 8003238:	d107      	bne.n	800324a <HAL_ADC_ConfigChannel+0x4b6>
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b01      	cmp	r3, #1
 8003244:	d101      	bne.n	800324a <HAL_ADC_ConfigChannel+0x4b6>
 8003246:	2301      	movs	r3, #1
 8003248:	e000      	b.n	800324c <HAL_ADC_ConfigChannel+0x4b8>
 800324a:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800324c:	2b00      	cmp	r3, #0
 800324e:	d13c      	bne.n	80032ca <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2b10      	cmp	r3, #16
 8003256:	d11d      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x500>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003260:	d118      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003262:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800326a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800326c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800326e:	4b27      	ldr	r3, [pc, #156]	; (800330c <HAL_ADC_ConfigChannel+0x578>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a27      	ldr	r2, [pc, #156]	; (8003310 <HAL_ADC_ConfigChannel+0x57c>)
 8003274:	fba2 2303 	umull	r2, r3, r2, r3
 8003278:	0c9a      	lsrs	r2, r3, #18
 800327a:	4613      	mov	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003284:	e002      	b.n	800328c <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	3b01      	subs	r3, #1
 800328a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1f9      	bne.n	8003286 <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003292:	e02e      	b.n	80032f2 <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2b11      	cmp	r3, #17
 800329a:	d10b      	bne.n	80032b4 <HAL_ADC_ConfigChannel+0x520>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032a4:	d106      	bne.n	80032b4 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80032a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80032ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032b0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80032b2:	e01e      	b.n	80032f2 <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2b12      	cmp	r3, #18
 80032ba:	d11a      	bne.n	80032f2 <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80032bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80032c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032c6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80032c8:	e013      	b.n	80032f2 <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	f043 0220 	orr.w	r2, r3, #32
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80032dc:	e00a      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e2:	f043 0220 	orr.w	r2, r3, #32
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80032f0:	e000      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80032f2:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80032fc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003300:	4618      	mov	r0, r3
 8003302:	376c      	adds	r7, #108	; 0x6c
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr
 800330c:	20000000 	.word	0x20000000
 8003310:	431bde83 	.word	0x431bde83

08003314 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003314:	b480      	push	{r7}
 8003316:	b099      	sub	sp, #100	; 0x64
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800332c:	d102      	bne.n	8003334 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800332e:	4b5a      	ldr	r3, [pc, #360]	; (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8003330:	60bb      	str	r3, [r7, #8]
 8003332:	e002      	b.n	800333a <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8003334:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003338:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d101      	bne.n	8003344 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e0a2      	b.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800334a:	2b01      	cmp	r3, #1
 800334c:	d101      	bne.n	8003352 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800334e:	2302      	movs	r3, #2
 8003350:	e09b      	b.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f003 0304 	and.w	r3, r3, #4
 8003364:	2b00      	cmp	r3, #0
 8003366:	d17f      	bne.n	8003468 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f003 0304 	and.w	r3, r3, #4
 8003370:	2b00      	cmp	r3, #0
 8003372:	d179      	bne.n	8003468 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003374:	4b49      	ldr	r3, [pc, #292]	; (800349c <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8003376:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d040      	beq.n	8003402 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003380:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	6859      	ldr	r1, [r3, #4]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003392:	035b      	lsls	r3, r3, #13
 8003394:	430b      	orrs	r3, r1
 8003396:	431a      	orrs	r2, r3
 8003398:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800339a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	f003 0303 	and.w	r3, r3, #3
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d108      	bne.n	80033bc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d101      	bne.n	80033bc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80033b8:	2301      	movs	r3, #1
 80033ba:	e000      	b.n	80033be <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80033bc:	2300      	movs	r3, #0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d15c      	bne.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d107      	bne.n	80033de <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d101      	bne.n	80033de <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80033de:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d14b      	bne.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80033e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033ec:	f023 030f 	bic.w	r3, r3, #15
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	6811      	ldr	r1, [r2, #0]
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	6892      	ldr	r2, [r2, #8]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	431a      	orrs	r2, r3
 80033fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033fe:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003400:	e03c      	b.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003402:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800340a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800340c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f003 0303 	and.w	r3, r3, #3
 8003418:	2b01      	cmp	r3, #1
 800341a:	d108      	bne.n	800342e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b01      	cmp	r3, #1
 8003428:	d101      	bne.n	800342e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800342a:	2301      	movs	r3, #1
 800342c:	e000      	b.n	8003430 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 800342e:	2300      	movs	r3, #0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d123      	bne.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f003 0303 	and.w	r3, r3, #3
 800343c:	2b01      	cmp	r3, #1
 800343e:	d107      	bne.n	8003450 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d101      	bne.n	8003450 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 800344c:	2301      	movs	r3, #1
 800344e:	e000      	b.n	8003452 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003450:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003452:	2b00      	cmp	r3, #0
 8003454:	d112      	bne.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003456:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800345e:	f023 030f 	bic.w	r3, r3, #15
 8003462:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003464:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003466:	e009      	b.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	f043 0220 	orr.w	r2, r3, #32
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800347a:	e000      	b.n	800347e <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800347c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003486:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800348a:	4618      	mov	r0, r3
 800348c:	3764      	adds	r7, #100	; 0x64
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	50000100 	.word	0x50000100
 800349c:	50000300 	.word	0x50000300

080034a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d108      	bne.n	80034cc <ADC_Enable+0x2c>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0301 	and.w	r3, r3, #1
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d101      	bne.n	80034cc <ADC_Enable+0x2c>
 80034c8:	2301      	movs	r3, #1
 80034ca:	e000      	b.n	80034ce <ADC_Enable+0x2e>
 80034cc:	2300      	movs	r3, #0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d143      	bne.n	800355a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	4b22      	ldr	r3, [pc, #136]	; (8003564 <ADC_Enable+0xc4>)
 80034da:	4013      	ands	r3, r2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d00d      	beq.n	80034fc <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e4:	f043 0210 	orr.w	r2, r3, #16
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f0:	f043 0201 	orr.w	r2, r3, #1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e02f      	b.n	800355c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689a      	ldr	r2, [r3, #8]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0201 	orr.w	r2, r2, #1
 800350a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800350c:	f7ff f8ee 	bl	80026ec <HAL_GetTick>
 8003510:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003512:	e01b      	b.n	800354c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003514:	f7ff f8ea 	bl	80026ec <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d914      	bls.n	800354c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0301 	and.w	r3, r3, #1
 800352c:	2b01      	cmp	r3, #1
 800352e:	d00d      	beq.n	800354c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	f043 0210 	orr.w	r2, r3, #16
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003540:	f043 0201 	orr.w	r2, r3, #1
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e007      	b.n	800355c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b01      	cmp	r3, #1
 8003558:	d1dc      	bne.n	8003514 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	8000003f 	.word	0x8000003f

08003568 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003570:	2300      	movs	r3, #0
 8003572:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f003 0303 	and.w	r3, r3, #3
 800357e:	2b01      	cmp	r3, #1
 8003580:	d108      	bne.n	8003594 <ADC_Disable+0x2c>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b01      	cmp	r3, #1
 800358e:	d101      	bne.n	8003594 <ADC_Disable+0x2c>
 8003590:	2301      	movs	r3, #1
 8003592:	e000      	b.n	8003596 <ADC_Disable+0x2e>
 8003594:	2300      	movs	r3, #0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d047      	beq.n	800362a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f003 030d 	and.w	r3, r3, #13
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d10f      	bne.n	80035c8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689a      	ldr	r2, [r3, #8]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0202 	orr.w	r2, r2, #2
 80035b6:	609a      	str	r2, [r3, #8]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2203      	movs	r2, #3
 80035be:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80035c0:	f7ff f894 	bl	80026ec <HAL_GetTick>
 80035c4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80035c6:	e029      	b.n	800361c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035cc:	f043 0210 	orr.w	r2, r3, #16
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d8:	f043 0201 	orr.w	r2, r3, #1
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e023      	b.n	800362c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80035e4:	f7ff f882 	bl	80026ec <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d914      	bls.n	800361c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f003 0301 	and.w	r3, r3, #1
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d10d      	bne.n	800361c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003604:	f043 0210 	orr.w	r2, r3, #16
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003610:	f043 0201 	orr.w	r2, r3, #1
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e007      	b.n	800362c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b01      	cmp	r3, #1
 8003628:	d0dc      	beq.n	80035e4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e0ed      	b.n	8003822 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 3020 	ldrb.w	r3, [r3, #32]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f7fe fc62 	bl	8001f1c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f042 0201 	orr.w	r2, r2, #1
 8003666:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003668:	f7ff f840 	bl	80026ec <HAL_GetTick>
 800366c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800366e:	e012      	b.n	8003696 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003670:	f7ff f83c 	bl	80026ec <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b0a      	cmp	r3, #10
 800367c:	d90b      	bls.n	8003696 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003682:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2205      	movs	r2, #5
 800368e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e0c5      	b.n	8003822 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d0e5      	beq.n	8003670 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f022 0202 	bic.w	r2, r2, #2
 80036b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036b4:	f7ff f81a 	bl	80026ec <HAL_GetTick>
 80036b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036ba:	e012      	b.n	80036e2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036bc:	f7ff f816 	bl	80026ec <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b0a      	cmp	r3, #10
 80036c8:	d90b      	bls.n	80036e2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2205      	movs	r2, #5
 80036da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e09f      	b.n	8003822 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d1e5      	bne.n	80036bc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	7e1b      	ldrb	r3, [r3, #24]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d108      	bne.n	800370a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	e007      	b.n	800371a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003718:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	7e5b      	ldrb	r3, [r3, #25]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d108      	bne.n	8003734 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003730:	601a      	str	r2, [r3, #0]
 8003732:	e007      	b.n	8003744 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003742:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	7e9b      	ldrb	r3, [r3, #26]
 8003748:	2b01      	cmp	r3, #1
 800374a:	d108      	bne.n	800375e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f042 0220 	orr.w	r2, r2, #32
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	e007      	b.n	800376e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 0220 	bic.w	r2, r2, #32
 800376c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	7edb      	ldrb	r3, [r3, #27]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d108      	bne.n	8003788 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f022 0210 	bic.w	r2, r2, #16
 8003784:	601a      	str	r2, [r3, #0]
 8003786:	e007      	b.n	8003798 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0210 	orr.w	r2, r2, #16
 8003796:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	7f1b      	ldrb	r3, [r3, #28]
 800379c:	2b01      	cmp	r3, #1
 800379e:	d108      	bne.n	80037b2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f042 0208 	orr.w	r2, r2, #8
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	e007      	b.n	80037c2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 0208 	bic.w	r2, r2, #8
 80037c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	7f5b      	ldrb	r3, [r3, #29]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d108      	bne.n	80037dc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f042 0204 	orr.w	r2, r2, #4
 80037d8:	601a      	str	r2, [r3, #0]
 80037da:	e007      	b.n	80037ec <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0204 	bic.w	r2, r2, #4
 80037ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689a      	ldr	r2, [r3, #8]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	431a      	orrs	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	431a      	orrs	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	695b      	ldr	r3, [r3, #20]
 8003800:	ea42 0103 	orr.w	r1, r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	1e5a      	subs	r2, r3, #1
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	430a      	orrs	r2, r1
 8003810:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
	...

0800382c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f003 0307 	and.w	r3, r3, #7
 800383a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800383c:	4b0c      	ldr	r3, [pc, #48]	; (8003870 <__NVIC_SetPriorityGrouping+0x44>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003848:	4013      	ands	r3, r2
 800384a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003854:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800385c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800385e:	4a04      	ldr	r2, [pc, #16]	; (8003870 <__NVIC_SetPriorityGrouping+0x44>)
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	60d3      	str	r3, [r2, #12]
}
 8003864:	bf00      	nop
 8003866:	3714      	adds	r7, #20
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr
 8003870:	e000ed00 	.word	0xe000ed00

08003874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003878:	4b04      	ldr	r3, [pc, #16]	; (800388c <__NVIC_GetPriorityGrouping+0x18>)
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	0a1b      	lsrs	r3, r3, #8
 800387e:	f003 0307 	and.w	r3, r3, #7
}
 8003882:	4618      	mov	r0, r3
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	e000ed00 	.word	0xe000ed00

08003890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800389a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	db0b      	blt.n	80038ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038a2:	79fb      	ldrb	r3, [r7, #7]
 80038a4:	f003 021f 	and.w	r2, r3, #31
 80038a8:	4907      	ldr	r1, [pc, #28]	; (80038c8 <__NVIC_EnableIRQ+0x38>)
 80038aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ae:	095b      	lsrs	r3, r3, #5
 80038b0:	2001      	movs	r0, #1
 80038b2:	fa00 f202 	lsl.w	r2, r0, r2
 80038b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	e000e100 	.word	0xe000e100

080038cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	4603      	mov	r3, r0
 80038d4:	6039      	str	r1, [r7, #0]
 80038d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	db0a      	blt.n	80038f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	490c      	ldr	r1, [pc, #48]	; (8003918 <__NVIC_SetPriority+0x4c>)
 80038e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ea:	0112      	lsls	r2, r2, #4
 80038ec:	b2d2      	uxtb	r2, r2
 80038ee:	440b      	add	r3, r1
 80038f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038f4:	e00a      	b.n	800390c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	4908      	ldr	r1, [pc, #32]	; (800391c <__NVIC_SetPriority+0x50>)
 80038fc:	79fb      	ldrb	r3, [r7, #7]
 80038fe:	f003 030f 	and.w	r3, r3, #15
 8003902:	3b04      	subs	r3, #4
 8003904:	0112      	lsls	r2, r2, #4
 8003906:	b2d2      	uxtb	r2, r2
 8003908:	440b      	add	r3, r1
 800390a:	761a      	strb	r2, [r3, #24]
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	e000e100 	.word	0xe000e100
 800391c:	e000ed00 	.word	0xe000ed00

08003920 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003920:	b480      	push	{r7}
 8003922:	b089      	sub	sp, #36	; 0x24
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	f1c3 0307 	rsb	r3, r3, #7
 800393a:	2b04      	cmp	r3, #4
 800393c:	bf28      	it	cs
 800393e:	2304      	movcs	r3, #4
 8003940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	3304      	adds	r3, #4
 8003946:	2b06      	cmp	r3, #6
 8003948:	d902      	bls.n	8003950 <NVIC_EncodePriority+0x30>
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	3b03      	subs	r3, #3
 800394e:	e000      	b.n	8003952 <NVIC_EncodePriority+0x32>
 8003950:	2300      	movs	r3, #0
 8003952:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003954:	f04f 32ff 	mov.w	r2, #4294967295
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	43da      	mvns	r2, r3
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	401a      	ands	r2, r3
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003968:	f04f 31ff 	mov.w	r1, #4294967295
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	fa01 f303 	lsl.w	r3, r1, r3
 8003972:	43d9      	mvns	r1, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003978:	4313      	orrs	r3, r2
         );
}
 800397a:	4618      	mov	r0, r3
 800397c:	3724      	adds	r7, #36	; 0x24
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
	...

08003988 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	3b01      	subs	r3, #1
 8003994:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003998:	d301      	bcc.n	800399e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800399a:	2301      	movs	r3, #1
 800399c:	e00f      	b.n	80039be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800399e:	4a0a      	ldr	r2, [pc, #40]	; (80039c8 <SysTick_Config+0x40>)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	3b01      	subs	r3, #1
 80039a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039a6:	210f      	movs	r1, #15
 80039a8:	f04f 30ff 	mov.w	r0, #4294967295
 80039ac:	f7ff ff8e 	bl	80038cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039b0:	4b05      	ldr	r3, [pc, #20]	; (80039c8 <SysTick_Config+0x40>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039b6:	4b04      	ldr	r3, [pc, #16]	; (80039c8 <SysTick_Config+0x40>)
 80039b8:	2207      	movs	r2, #7
 80039ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	e000e010 	.word	0xe000e010

080039cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f7ff ff29 	bl	800382c <__NVIC_SetPriorityGrouping>
}
 80039da:	bf00      	nop
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b086      	sub	sp, #24
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	4603      	mov	r3, r0
 80039ea:	60b9      	str	r1, [r7, #8]
 80039ec:	607a      	str	r2, [r7, #4]
 80039ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039f0:	2300      	movs	r3, #0
 80039f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039f4:	f7ff ff3e 	bl	8003874 <__NVIC_GetPriorityGrouping>
 80039f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	68b9      	ldr	r1, [r7, #8]
 80039fe:	6978      	ldr	r0, [r7, #20]
 8003a00:	f7ff ff8e 	bl	8003920 <NVIC_EncodePriority>
 8003a04:	4602      	mov	r2, r0
 8003a06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a0a:	4611      	mov	r1, r2
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7ff ff5d 	bl	80038cc <__NVIC_SetPriority>
}
 8003a12:	bf00      	nop
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b082      	sub	sp, #8
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	4603      	mov	r3, r0
 8003a22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7ff ff31 	bl	8003890 <__NVIC_EnableIRQ>
}
 8003a2e:	bf00      	nop
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b082      	sub	sp, #8
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7ff ffa2 	bl	8003988 <SysTick_Config>
 8003a44:	4603      	mov	r3, r0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b084      	sub	sp, #16
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a56:	2300      	movs	r3, #0
 8003a58:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d101      	bne.n	8003a64 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e037      	b.n	8003ad4 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003a7a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003a7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003a88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aa0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f9b8 	bl	8003e2c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
}  
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3710      	adds	r7, #16
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	607a      	str	r2, [r7, #4]
 8003ae8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003aea:	2300      	movs	r3, #0
 8003aec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d101      	bne.n	8003afc <HAL_DMA_Start_IT+0x20>
 8003af8:	2302      	movs	r3, #2
 8003afa:	e04a      	b.n	8003b92 <HAL_DMA_Start_IT+0xb6>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d13a      	bne.n	8003b84 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2202      	movs	r2, #2
 8003b12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0201 	bic.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	68b9      	ldr	r1, [r7, #8]
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 f94b 	bl	8003dce <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d008      	beq.n	8003b52 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f042 020e 	orr.w	r2, r2, #14
 8003b4e:	601a      	str	r2, [r3, #0]
 8003b50:	e00f      	b.n	8003b72 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f042 020a 	orr.w	r2, r2, #10
 8003b60:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0204 	bic.w	r2, r2, #4
 8003b70:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f042 0201 	orr.w	r2, r2, #1
 8003b80:	601a      	str	r2, [r3, #0]
 8003b82:	e005      	b.n	8003b90 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003b90:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003b92:	4618      	mov	r0, r3
 8003b94:	3718      	adds	r7, #24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b083      	sub	sp, #12
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d008      	beq.n	8003bbe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2204      	movs	r2, #4
 8003bb0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e020      	b.n	8003c00 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 020e 	bic.w	r2, r2, #14
 8003bcc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f022 0201 	bic.w	r2, r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003be6:	2101      	movs	r1, #1
 8003be8:	fa01 f202 	lsl.w	r2, r1, r2
 8003bec:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c14:	2300      	movs	r3, #0
 8003c16:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d005      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2204      	movs	r2, #4
 8003c26:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	73fb      	strb	r3, [r7, #15]
 8003c2c:	e027      	b.n	8003c7e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f022 020e 	bic.w	r2, r2, #14
 8003c3c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f022 0201 	bic.w	r2, r2, #1
 8003c4c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c56:	2101      	movs	r1, #1
 8003c58:	fa01 f202 	lsl.w	r2, r1, r2
 8003c5c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	4798      	blx	r3
    } 
  }
  return status;
 8003c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca4:	2204      	movs	r2, #4
 8003ca6:	409a      	lsls	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	4013      	ands	r3, r2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d024      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x72>
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	f003 0304 	and.w	r3, r3, #4
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d01f      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0320 	and.w	r3, r3, #32
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d107      	bne.n	8003cd8 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 0204 	bic.w	r2, r2, #4
 8003cd6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ce0:	2104      	movs	r1, #4
 8003ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ce6:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d06a      	beq.n	8003dc6 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003cf8:	e065      	b.n	8003dc6 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfe:	2202      	movs	r2, #2
 8003d00:	409a      	lsls	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	4013      	ands	r3, r2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d02c      	beq.n	8003d64 <HAL_DMA_IRQHandler+0xdc>
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d027      	beq.n	8003d64 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0320 	and.w	r3, r3, #32
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d10b      	bne.n	8003d3a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f022 020a 	bic.w	r2, r2, #10
 8003d30:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d42:	2102      	movs	r1, #2
 8003d44:	fa01 f202 	lsl.w	r2, r1, r2
 8003d48:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d035      	beq.n	8003dc6 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003d62:	e030      	b.n	8003dc6 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d68:	2208      	movs	r2, #8
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d028      	beq.n	8003dc6 <HAL_DMA_IRQHandler+0x13e>
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	f003 0308 	and.w	r3, r3, #8
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d023      	beq.n	8003dc6 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 020e 	bic.w	r2, r2, #14
 8003d8c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d96:	2101      	movs	r1, #1
 8003d98:	fa01 f202 	lsl.w	r2, r1, r2
 8003d9c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d004      	beq.n	8003dc6 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	4798      	blx	r3
    }
  }
}  
 8003dc4:	e7ff      	b.n	8003dc6 <HAL_DMA_IRQHandler+0x13e>
 8003dc6:	bf00      	nop
 8003dc8:	3710      	adds	r7, #16
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b085      	sub	sp, #20
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	60f8      	str	r0, [r7, #12]
 8003dd6:	60b9      	str	r1, [r7, #8]
 8003dd8:	607a      	str	r2, [r7, #4]
 8003dda:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de4:	2101      	movs	r1, #1
 8003de6:	fa01 f202 	lsl.w	r2, r1, r2
 8003dea:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2b10      	cmp	r3, #16
 8003dfa:	d108      	bne.n	8003e0e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68ba      	ldr	r2, [r7, #8]
 8003e0a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e0c:	e007      	b.n	8003e1e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	60da      	str	r2, [r3, #12]
}
 8003e1e:	bf00      	nop
 8003e20:	3714      	adds	r7, #20
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
	...

08003e2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	461a      	mov	r2, r3
 8003e3a:	4b09      	ldr	r3, [pc, #36]	; (8003e60 <DMA_CalcBaseAndBitshift+0x34>)
 8003e3c:	4413      	add	r3, r2
 8003e3e:	4a09      	ldr	r2, [pc, #36]	; (8003e64 <DMA_CalcBaseAndBitshift+0x38>)
 8003e40:	fba2 2303 	umull	r2, r3, r2, r3
 8003e44:	091b      	lsrs	r3, r3, #4
 8003e46:	009a      	lsls	r2, r3, #2
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a06      	ldr	r2, [pc, #24]	; (8003e68 <DMA_CalcBaseAndBitshift+0x3c>)
 8003e50:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	bffdfff8 	.word	0xbffdfff8
 8003e64:	cccccccd 	.word	0xcccccccd
 8003e68:	40020000 	.word	0x40020000

08003e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b087      	sub	sp, #28
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e7a:	e14e      	b.n	800411a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	2101      	movs	r1, #1
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	fa01 f303 	lsl.w	r3, r1, r3
 8003e88:	4013      	ands	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f000 8140 	beq.w	8004114 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f003 0303 	and.w	r3, r3, #3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d005      	beq.n	8003eac <HAL_GPIO_Init+0x40>
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f003 0303 	and.w	r3, r3, #3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d130      	bne.n	8003f0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	2203      	movs	r2, #3
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	43db      	mvns	r3, r3
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	68da      	ldr	r2, [r3, #12]
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	43db      	mvns	r3, r3
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	091b      	lsrs	r3, r3, #4
 8003ef8:	f003 0201 	and.w	r2, r3, #1
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	fa02 f303 	lsl.w	r3, r2, r3
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	2b03      	cmp	r3, #3
 8003f18:	d017      	beq.n	8003f4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	2203      	movs	r2, #3
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	43db      	mvns	r3, r3
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	689a      	ldr	r2, [r3, #8]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f003 0303 	and.w	r3, r3, #3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d123      	bne.n	8003f9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	08da      	lsrs	r2, r3, #3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	3208      	adds	r2, #8
 8003f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f003 0307 	and.w	r3, r3, #7
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	220f      	movs	r2, #15
 8003f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f72:	43db      	mvns	r3, r3
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	4013      	ands	r3, r2
 8003f78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	691a      	ldr	r2, [r3, #16]
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f003 0307 	and.w	r3, r3, #7
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	08da      	lsrs	r2, r3, #3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3208      	adds	r2, #8
 8003f98:	6939      	ldr	r1, [r7, #16]
 8003f9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	2203      	movs	r2, #3
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f003 0203 	and.w	r2, r3, #3
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f000 809a 	beq.w	8004114 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fe0:	4b55      	ldr	r3, [pc, #340]	; (8004138 <HAL_GPIO_Init+0x2cc>)
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	4a54      	ldr	r2, [pc, #336]	; (8004138 <HAL_GPIO_Init+0x2cc>)
 8003fe6:	f043 0301 	orr.w	r3, r3, #1
 8003fea:	6193      	str	r3, [r2, #24]
 8003fec:	4b52      	ldr	r3, [pc, #328]	; (8004138 <HAL_GPIO_Init+0x2cc>)
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	60bb      	str	r3, [r7, #8]
 8003ff6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ff8:	4a50      	ldr	r2, [pc, #320]	; (800413c <HAL_GPIO_Init+0x2d0>)
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	089b      	lsrs	r3, r3, #2
 8003ffe:	3302      	adds	r3, #2
 8004000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004004:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f003 0303 	and.w	r3, r3, #3
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	220f      	movs	r2, #15
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	43db      	mvns	r3, r3
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	4013      	ands	r3, r2
 800401a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004022:	d013      	beq.n	800404c <HAL_GPIO_Init+0x1e0>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a46      	ldr	r2, [pc, #280]	; (8004140 <HAL_GPIO_Init+0x2d4>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d00d      	beq.n	8004048 <HAL_GPIO_Init+0x1dc>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a45      	ldr	r2, [pc, #276]	; (8004144 <HAL_GPIO_Init+0x2d8>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d007      	beq.n	8004044 <HAL_GPIO_Init+0x1d8>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4a44      	ldr	r2, [pc, #272]	; (8004148 <HAL_GPIO_Init+0x2dc>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d101      	bne.n	8004040 <HAL_GPIO_Init+0x1d4>
 800403c:	2303      	movs	r3, #3
 800403e:	e006      	b.n	800404e <HAL_GPIO_Init+0x1e2>
 8004040:	2305      	movs	r3, #5
 8004042:	e004      	b.n	800404e <HAL_GPIO_Init+0x1e2>
 8004044:	2302      	movs	r3, #2
 8004046:	e002      	b.n	800404e <HAL_GPIO_Init+0x1e2>
 8004048:	2301      	movs	r3, #1
 800404a:	e000      	b.n	800404e <HAL_GPIO_Init+0x1e2>
 800404c:	2300      	movs	r3, #0
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	f002 0203 	and.w	r2, r2, #3
 8004054:	0092      	lsls	r2, r2, #2
 8004056:	4093      	lsls	r3, r2
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	4313      	orrs	r3, r2
 800405c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800405e:	4937      	ldr	r1, [pc, #220]	; (800413c <HAL_GPIO_Init+0x2d0>)
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	089b      	lsrs	r3, r3, #2
 8004064:	3302      	adds	r3, #2
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800406c:	4b37      	ldr	r3, [pc, #220]	; (800414c <HAL_GPIO_Init+0x2e0>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	43db      	mvns	r3, r3
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	4013      	ands	r3, r2
 800407a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d003      	beq.n	8004090 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004088:	693a      	ldr	r2, [r7, #16]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	4313      	orrs	r3, r2
 800408e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004090:	4a2e      	ldr	r2, [pc, #184]	; (800414c <HAL_GPIO_Init+0x2e0>)
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004096:	4b2d      	ldr	r3, [pc, #180]	; (800414c <HAL_GPIO_Init+0x2e0>)
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	43db      	mvns	r3, r3
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	4013      	ands	r3, r2
 80040a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80040b2:	693a      	ldr	r2, [r7, #16]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80040ba:	4a24      	ldr	r2, [pc, #144]	; (800414c <HAL_GPIO_Init+0x2e0>)
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040c0:	4b22      	ldr	r3, [pc, #136]	; (800414c <HAL_GPIO_Init+0x2e0>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	43db      	mvns	r3, r3
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	4013      	ands	r3, r2
 80040ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d003      	beq.n	80040e4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80040e4:	4a19      	ldr	r2, [pc, #100]	; (800414c <HAL_GPIO_Init+0x2e0>)
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040ea:	4b18      	ldr	r3, [pc, #96]	; (800414c <HAL_GPIO_Init+0x2e0>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	43db      	mvns	r3, r3
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	4013      	ands	r3, r2
 80040f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4313      	orrs	r3, r2
 800410c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800410e:	4a0f      	ldr	r2, [pc, #60]	; (800414c <HAL_GPIO_Init+0x2e0>)
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	3301      	adds	r3, #1
 8004118:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	fa22 f303 	lsr.w	r3, r2, r3
 8004124:	2b00      	cmp	r3, #0
 8004126:	f47f aea9 	bne.w	8003e7c <HAL_GPIO_Init+0x10>
  }
}
 800412a:	bf00      	nop
 800412c:	bf00      	nop
 800412e:	371c      	adds	r7, #28
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	40021000 	.word	0x40021000
 800413c:	40010000 	.word	0x40010000
 8004140:	48000400 	.word	0x48000400
 8004144:	48000800 	.word	0x48000800
 8004148:	48000c00 	.word	0x48000c00
 800414c:	40010400 	.word	0x40010400

08004150 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691a      	ldr	r2, [r3, #16]
 8004160:	887b      	ldrh	r3, [r7, #2]
 8004162:	4013      	ands	r3, r2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d002      	beq.n	800416e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004168:	2301      	movs	r3, #1
 800416a:	73fb      	strb	r3, [r7, #15]
 800416c:	e001      	b.n	8004172 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800416e:	2300      	movs	r3, #0
 8004170:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004172:	7bfb      	ldrb	r3, [r7, #15]
}
 8004174:	4618      	mov	r0, r3
 8004176:	3714      	adds	r7, #20
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	460b      	mov	r3, r1
 800418a:	807b      	strh	r3, [r7, #2]
 800418c:	4613      	mov	r3, r2
 800418e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004190:	787b      	ldrb	r3, [r7, #1]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d003      	beq.n	800419e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004196:	887a      	ldrh	r2, [r7, #2]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800419c:	e002      	b.n	80041a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800419e:	887a      	ldrh	r2, [r7, #2]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e081      	b.n	80042c6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d106      	bne.n	80041dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7fd fee4 	bl	8001fa4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2224      	movs	r2, #36	; 0x24
 80041e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0201 	bic.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004200:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	689a      	ldr	r2, [r3, #8]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004210:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d107      	bne.n	800422a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689a      	ldr	r2, [r3, #8]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004226:	609a      	str	r2, [r3, #8]
 8004228:	e006      	b.n	8004238 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689a      	ldr	r2, [r3, #8]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004236:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	2b02      	cmp	r3, #2
 800423e:	d104      	bne.n	800424a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004248:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6812      	ldr	r2, [r2, #0]
 8004254:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004258:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800425c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68da      	ldr	r2, [r3, #12]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800426c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691a      	ldr	r2, [r3, #16]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	69d9      	ldr	r1, [r3, #28]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a1a      	ldr	r2, [r3, #32]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	430a      	orrs	r2, r1
 8004296:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0201 	orr.w	r2, r2, #1
 80042a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2220      	movs	r2, #32
 80042b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af02      	add	r7, sp, #8
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	607a      	str	r2, [r7, #4]
 80042da:	461a      	mov	r2, r3
 80042dc:	460b      	mov	r3, r1
 80042de:	817b      	strh	r3, [r7, #10]
 80042e0:	4613      	mov	r3, r2
 80042e2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	2b20      	cmp	r3, #32
 80042ee:	f040 80db 	bne.w	80044a8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d101      	bne.n	8004300 <HAL_I2C_Master_Receive+0x30>
 80042fc:	2302      	movs	r3, #2
 80042fe:	e0d4      	b.n	80044aa <HAL_I2C_Master_Receive+0x1da>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004308:	f7fe f9f0 	bl	80026ec <HAL_GetTick>
 800430c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	9300      	str	r3, [sp, #0]
 8004312:	2319      	movs	r3, #25
 8004314:	2201      	movs	r2, #1
 8004316:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f000 f8f2 	bl	8004504 <I2C_WaitOnFlagUntilTimeout>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e0bf      	b.n	80044aa <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2222      	movs	r2, #34	; 0x22
 800432e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2210      	movs	r2, #16
 8004336:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	893a      	ldrh	r2, [r7, #8]
 800434a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004356:	b29b      	uxth	r3, r3
 8004358:	2bff      	cmp	r3, #255	; 0xff
 800435a:	d90e      	bls.n	800437a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	22ff      	movs	r2, #255	; 0xff
 8004360:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004366:	b2da      	uxtb	r2, r3
 8004368:	8979      	ldrh	r1, [r7, #10]
 800436a:	4b52      	ldr	r3, [pc, #328]	; (80044b4 <HAL_I2C_Master_Receive+0x1e4>)
 800436c:	9300      	str	r3, [sp, #0]
 800436e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f000 faba 	bl	80048ec <I2C_TransferConfig>
 8004378:	e06d      	b.n	8004456 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004388:	b2da      	uxtb	r2, r3
 800438a:	8979      	ldrh	r1, [r7, #10]
 800438c:	4b49      	ldr	r3, [pc, #292]	; (80044b4 <HAL_I2C_Master_Receive+0x1e4>)
 800438e:	9300      	str	r3, [sp, #0]
 8004390:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 faa9 	bl	80048ec <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800439a:	e05c      	b.n	8004456 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800439c:	697a      	ldr	r2, [r7, #20]
 800439e:	6a39      	ldr	r1, [r7, #32]
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 f941 	bl	8004628 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d001      	beq.n	80043b0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e07c      	b.n	80044aa <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ba:	b2d2      	uxtb	r2, r2
 80043bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c2:	1c5a      	adds	r2, r3, #1
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043cc:	3b01      	subs	r3, #1
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043d8:	b29b      	uxth	r3, r3
 80043da:	3b01      	subs	r3, #1
 80043dc:	b29a      	uxth	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d034      	beq.n	8004456 <HAL_I2C_Master_Receive+0x186>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d130      	bne.n	8004456 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	9300      	str	r3, [sp, #0]
 80043f8:	6a3b      	ldr	r3, [r7, #32]
 80043fa:	2200      	movs	r2, #0
 80043fc:	2180      	movs	r1, #128	; 0x80
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 f880 	bl	8004504 <I2C_WaitOnFlagUntilTimeout>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e04d      	b.n	80044aa <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004412:	b29b      	uxth	r3, r3
 8004414:	2bff      	cmp	r3, #255	; 0xff
 8004416:	d90e      	bls.n	8004436 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	22ff      	movs	r2, #255	; 0xff
 800441c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004422:	b2da      	uxtb	r2, r3
 8004424:	8979      	ldrh	r1, [r7, #10]
 8004426:	2300      	movs	r3, #0
 8004428:	9300      	str	r3, [sp, #0]
 800442a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800442e:	68f8      	ldr	r0, [r7, #12]
 8004430:	f000 fa5c 	bl	80048ec <I2C_TransferConfig>
 8004434:	e00f      	b.n	8004456 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800443a:	b29a      	uxth	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004444:	b2da      	uxtb	r2, r3
 8004446:	8979      	ldrh	r1, [r7, #10]
 8004448:	2300      	movs	r3, #0
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f000 fa4b 	bl	80048ec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800445a:	b29b      	uxth	r3, r3
 800445c:	2b00      	cmp	r3, #0
 800445e:	d19d      	bne.n	800439c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	6a39      	ldr	r1, [r7, #32]
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f000 f89c 	bl	80045a2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d001      	beq.n	8004474 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e01a      	b.n	80044aa <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2220      	movs	r2, #32
 800447a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6859      	ldr	r1, [r3, #4]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	4b0c      	ldr	r3, [pc, #48]	; (80044b8 <HAL_I2C_Master_Receive+0x1e8>)
 8004488:	400b      	ands	r3, r1
 800448a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2220      	movs	r2, #32
 8004490:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80044a4:	2300      	movs	r3, #0
 80044a6:	e000      	b.n	80044aa <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80044a8:	2302      	movs	r3, #2
  }
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3718      	adds	r7, #24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	80002400 	.word	0x80002400
 80044b8:	fe00e800 	.word	0xfe00e800

080044bc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d103      	bne.n	80044da <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2200      	movs	r2, #0
 80044d8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d007      	beq.n	80044f8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699a      	ldr	r2, [r3, #24]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f042 0201 	orr.w	r2, r2, #1
 80044f6:	619a      	str	r2, [r3, #24]
  }
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	603b      	str	r3, [r7, #0]
 8004510:	4613      	mov	r3, r2
 8004512:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004514:	e031      	b.n	800457a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451c:	d02d      	beq.n	800457a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800451e:	f7fe f8e5 	bl	80026ec <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	429a      	cmp	r2, r3
 800452c:	d302      	bcc.n	8004534 <I2C_WaitOnFlagUntilTimeout+0x30>
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d122      	bne.n	800457a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	699a      	ldr	r2, [r3, #24]
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	4013      	ands	r3, r2
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	429a      	cmp	r2, r3
 8004542:	bf0c      	ite	eq
 8004544:	2301      	moveq	r3, #1
 8004546:	2300      	movne	r3, #0
 8004548:	b2db      	uxtb	r3, r3
 800454a:	461a      	mov	r2, r3
 800454c:	79fb      	ldrb	r3, [r7, #7]
 800454e:	429a      	cmp	r2, r3
 8004550:	d113      	bne.n	800457a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004556:	f043 0220 	orr.w	r2, r3, #32
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2220      	movs	r2, #32
 8004562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e00f      	b.n	800459a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	699a      	ldr	r2, [r3, #24]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	4013      	ands	r3, r2
 8004584:	68ba      	ldr	r2, [r7, #8]
 8004586:	429a      	cmp	r2, r3
 8004588:	bf0c      	ite	eq
 800458a:	2301      	moveq	r3, #1
 800458c:	2300      	movne	r3, #0
 800458e:	b2db      	uxtb	r3, r3
 8004590:	461a      	mov	r2, r3
 8004592:	79fb      	ldrb	r3, [r7, #7]
 8004594:	429a      	cmp	r2, r3
 8004596:	d0be      	beq.n	8004516 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80045a2:	b580      	push	{r7, lr}
 80045a4:	b084      	sub	sp, #16
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	60f8      	str	r0, [r7, #12]
 80045aa:	60b9      	str	r1, [r7, #8]
 80045ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045ae:	e02f      	b.n	8004610 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	68b9      	ldr	r1, [r7, #8]
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f000 f8b9 	bl	800472c <I2C_IsErrorOccurred>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d001      	beq.n	80045c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e02d      	b.n	8004620 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045c4:	f7fe f892 	bl	80026ec <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	68ba      	ldr	r2, [r7, #8]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d302      	bcc.n	80045da <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d11a      	bne.n	8004610 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	f003 0320 	and.w	r3, r3, #32
 80045e4:	2b20      	cmp	r3, #32
 80045e6:	d013      	beq.n	8004610 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ec:	f043 0220 	orr.w	r2, r3, #32
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2220      	movs	r2, #32
 80045f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e007      	b.n	8004620 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	f003 0320 	and.w	r3, r3, #32
 800461a:	2b20      	cmp	r3, #32
 800461c:	d1c8      	bne.n	80045b0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800461e:	2300      	movs	r3, #0
}
 8004620:	4618      	mov	r0, r3
 8004622:	3710      	adds	r7, #16
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004634:	e06b      	b.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	68b9      	ldr	r1, [r7, #8]
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f000 f876 	bl	800472c <I2C_IsErrorOccurred>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e069      	b.n	800471e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	f003 0320 	and.w	r3, r3, #32
 8004654:	2b20      	cmp	r3, #32
 8004656:	d138      	bne.n	80046ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	f003 0304 	and.w	r3, r3, #4
 8004662:	2b04      	cmp	r3, #4
 8004664:	d105      	bne.n	8004672 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800466a:	2b00      	cmp	r3, #0
 800466c:	d001      	beq.n	8004672 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800466e:	2300      	movs	r3, #0
 8004670:	e055      	b.n	800471e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	f003 0310 	and.w	r3, r3, #16
 800467c:	2b10      	cmp	r3, #16
 800467e:	d107      	bne.n	8004690 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2210      	movs	r2, #16
 8004686:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2204      	movs	r2, #4
 800468c:	645a      	str	r2, [r3, #68]	; 0x44
 800468e:	e002      	b.n	8004696 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2220      	movs	r2, #32
 800469c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	6859      	ldr	r1, [r3, #4]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	4b1f      	ldr	r3, [pc, #124]	; (8004728 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 80046aa:	400b      	ands	r3, r1
 80046ac:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2220      	movs	r2, #32
 80046b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e029      	b.n	800471e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ca:	f7fe f80f 	bl	80026ec <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	68ba      	ldr	r2, [r7, #8]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d302      	bcc.n	80046e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d116      	bne.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	f003 0304 	and.w	r3, r3, #4
 80046ea:	2b04      	cmp	r3, #4
 80046ec:	d00f      	beq.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f2:	f043 0220 	orr.w	r2, r3, #32
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2220      	movs	r2, #32
 80046fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e007      	b.n	800471e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	f003 0304 	and.w	r3, r3, #4
 8004718:	2b04      	cmp	r3, #4
 800471a:	d18c      	bne.n	8004636 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	fe00e800 	.word	0xfe00e800

0800472c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b08a      	sub	sp, #40	; 0x28
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004738:	2300      	movs	r3, #0
 800473a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004746:	2300      	movs	r3, #0
 8004748:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800474e:	69bb      	ldr	r3, [r7, #24]
 8004750:	f003 0310 	and.w	r3, r3, #16
 8004754:	2b00      	cmp	r3, #0
 8004756:	d068      	beq.n	800482a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2210      	movs	r2, #16
 800475e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004760:	e049      	b.n	80047f6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004768:	d045      	beq.n	80047f6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800476a:	f7fd ffbf 	bl	80026ec <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	429a      	cmp	r2, r3
 8004778:	d302      	bcc.n	8004780 <I2C_IsErrorOccurred+0x54>
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d13a      	bne.n	80047f6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800478a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004792:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800479e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047a2:	d121      	bne.n	80047e8 <I2C_IsErrorOccurred+0xbc>
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047aa:	d01d      	beq.n	80047e8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80047ac:	7cfb      	ldrb	r3, [r7, #19]
 80047ae:	2b20      	cmp	r3, #32
 80047b0:	d01a      	beq.n	80047e8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685a      	ldr	r2, [r3, #4]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047c0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80047c2:	f7fd ff93 	bl	80026ec <HAL_GetTick>
 80047c6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047c8:	e00e      	b.n	80047e8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80047ca:	f7fd ff8f 	bl	80026ec <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b19      	cmp	r3, #25
 80047d6:	d907      	bls.n	80047e8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80047d8:	6a3b      	ldr	r3, [r7, #32]
 80047da:	f043 0320 	orr.w	r3, r3, #32
 80047de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80047e6:	e006      	b.n	80047f6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	f003 0320 	and.w	r3, r3, #32
 80047f2:	2b20      	cmp	r3, #32
 80047f4:	d1e9      	bne.n	80047ca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	f003 0320 	and.w	r3, r3, #32
 8004800:	2b20      	cmp	r3, #32
 8004802:	d003      	beq.n	800480c <I2C_IsErrorOccurred+0xe0>
 8004804:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004808:	2b00      	cmp	r3, #0
 800480a:	d0aa      	beq.n	8004762 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800480c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004810:	2b00      	cmp	r3, #0
 8004812:	d103      	bne.n	800481c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2220      	movs	r2, #32
 800481a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800481c:	6a3b      	ldr	r3, [r7, #32]
 800481e:	f043 0304 	orr.w	r3, r3, #4
 8004822:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00b      	beq.n	8004854 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800483c:	6a3b      	ldr	r3, [r7, #32]
 800483e:	f043 0301 	orr.w	r3, r3, #1
 8004842:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f44f 7280 	mov.w	r2, #256	; 0x100
 800484c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00b      	beq.n	8004876 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800485e:	6a3b      	ldr	r3, [r7, #32]
 8004860:	f043 0308 	orr.w	r3, r3, #8
 8004864:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800486e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00b      	beq.n	8004898 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004880:	6a3b      	ldr	r3, [r7, #32]
 8004882:	f043 0302 	orr.w	r3, r3, #2
 8004886:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004890:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004898:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800489c:	2b00      	cmp	r3, #0
 800489e:	d01c      	beq.n	80048da <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f7ff fe0b 	bl	80044bc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	6859      	ldr	r1, [r3, #4]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	4b0d      	ldr	r3, [pc, #52]	; (80048e8 <I2C_IsErrorOccurred+0x1bc>)
 80048b2:	400b      	ands	r3, r1
 80048b4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048ba:	6a3b      	ldr	r3, [r7, #32]
 80048bc:	431a      	orrs	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2220      	movs	r2, #32
 80048c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80048da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3728      	adds	r7, #40	; 0x28
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	fe00e800 	.word	0xfe00e800

080048ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b087      	sub	sp, #28
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	607b      	str	r3, [r7, #4]
 80048f6:	460b      	mov	r3, r1
 80048f8:	817b      	strh	r3, [r7, #10]
 80048fa:	4613      	mov	r3, r2
 80048fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048fe:	897b      	ldrh	r3, [r7, #10]
 8004900:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004904:	7a7b      	ldrb	r3, [r7, #9]
 8004906:	041b      	lsls	r3, r3, #16
 8004908:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800490c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004912:	6a3b      	ldr	r3, [r7, #32]
 8004914:	4313      	orrs	r3, r2
 8004916:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800491a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	6a3b      	ldr	r3, [r7, #32]
 8004924:	0d5b      	lsrs	r3, r3, #21
 8004926:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800492a:	4b08      	ldr	r3, [pc, #32]	; (800494c <I2C_TransferConfig+0x60>)
 800492c:	430b      	orrs	r3, r1
 800492e:	43db      	mvns	r3, r3
 8004930:	ea02 0103 	and.w	r1, r2, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	697a      	ldr	r2, [r7, #20]
 800493a:	430a      	orrs	r2, r1
 800493c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800493e:	bf00      	nop
 8004940:	371c      	adds	r7, #28
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	03ff63ff 	.word	0x03ff63ff

08004950 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b20      	cmp	r3, #32
 8004964:	d138      	bne.n	80049d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800496c:	2b01      	cmp	r3, #1
 800496e:	d101      	bne.n	8004974 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004970:	2302      	movs	r3, #2
 8004972:	e032      	b.n	80049da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2224      	movs	r2, #36	; 0x24
 8004980:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f022 0201 	bic.w	r2, r2, #1
 8004992:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80049a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6819      	ldr	r1, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80049d4:	2300      	movs	r3, #0
 80049d6:	e000      	b.n	80049da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80049d8:	2302      	movs	r3, #2
  }
}
 80049da:	4618      	mov	r0, r3
 80049dc:	370c      	adds	r7, #12
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr

080049e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b085      	sub	sp, #20
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
 80049ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2b20      	cmp	r3, #32
 80049fa:	d139      	bne.n	8004a70 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d101      	bne.n	8004a0a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a06:	2302      	movs	r3, #2
 8004a08:	e033      	b.n	8004a72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2224      	movs	r2, #36	; 0x24
 8004a16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f022 0201 	bic.w	r2, r2, #1
 8004a28:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004a38:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	021b      	lsls	r3, r3, #8
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f042 0201 	orr.w	r2, r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	e000      	b.n	8004a72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004a70:	2302      	movs	r3, #2
  }
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
	...

08004a80 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a88:	4b0b      	ldr	r3, [pc, #44]	; (8004ab8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	4a0a      	ldr	r2, [pc, #40]	; (8004ab8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8004a8e:	f043 0301 	orr.w	r3, r3, #1
 8004a92:	6193      	str	r3, [r2, #24]
 8004a94:	4b08      	ldr	r3, [pc, #32]	; (8004ab8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	60fb      	str	r3, [r7, #12]
 8004a9e:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8004aa0:	4b06      	ldr	r3, [pc, #24]	; (8004abc <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	4905      	ldr	r1, [pc, #20]	; (8004abc <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	600b      	str	r3, [r1, #0]
}
 8004aac:	bf00      	nop
 8004aae:	3714      	adds	r7, #20
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr
 8004ab8:	40021000 	.word	0x40021000
 8004abc:	40010000 	.word	0x40010000

08004ac0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004acc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ad0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ad2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ad6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d102      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f001 b823 	b.w	8005b2c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ae6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004aea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0301 	and.w	r3, r3, #1
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 817d 	beq.w	8004df6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004afc:	4bbc      	ldr	r3, [pc, #752]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f003 030c 	and.w	r3, r3, #12
 8004b04:	2b04      	cmp	r3, #4
 8004b06:	d00c      	beq.n	8004b22 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004b08:	4bb9      	ldr	r3, [pc, #740]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f003 030c 	and.w	r3, r3, #12
 8004b10:	2b08      	cmp	r3, #8
 8004b12:	d15c      	bne.n	8004bce <HAL_RCC_OscConfig+0x10e>
 8004b14:	4bb6      	ldr	r3, [pc, #728]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b20:	d155      	bne.n	8004bce <HAL_RCC_OscConfig+0x10e>
 8004b22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b26:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b2a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004b2e:	fa93 f3a3 	rbit	r3, r3
 8004b32:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004b36:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b3a:	fab3 f383 	clz	r3, r3
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	095b      	lsrs	r3, r3, #5
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	f043 0301 	orr.w	r3, r3, #1
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d102      	bne.n	8004b54 <HAL_RCC_OscConfig+0x94>
 8004b4e:	4ba8      	ldr	r3, [pc, #672]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	e015      	b.n	8004b80 <HAL_RCC_OscConfig+0xc0>
 8004b54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b58:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b5c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004b60:	fa93 f3a3 	rbit	r3, r3
 8004b64:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004b68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b6c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004b70:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004b74:	fa93 f3a3 	rbit	r3, r3
 8004b78:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004b7c:	4b9c      	ldr	r3, [pc, #624]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b80:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b84:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004b88:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004b8c:	fa92 f2a2 	rbit	r2, r2
 8004b90:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004b94:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004b98:	fab2 f282 	clz	r2, r2
 8004b9c:	b2d2      	uxtb	r2, r2
 8004b9e:	f042 0220 	orr.w	r2, r2, #32
 8004ba2:	b2d2      	uxtb	r2, r2
 8004ba4:	f002 021f 	and.w	r2, r2, #31
 8004ba8:	2101      	movs	r1, #1
 8004baa:	fa01 f202 	lsl.w	r2, r1, r2
 8004bae:	4013      	ands	r3, r2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	f000 811f 	beq.w	8004df4 <HAL_RCC_OscConfig+0x334>
 8004bb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f040 8116 	bne.w	8004df4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	f000 bfaf 	b.w	8005b2c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bd2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bde:	d106      	bne.n	8004bee <HAL_RCC_OscConfig+0x12e>
 8004be0:	4b83      	ldr	r3, [pc, #524]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a82      	ldr	r2, [pc, #520]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004be6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bea:	6013      	str	r3, [r2, #0]
 8004bec:	e036      	b.n	8004c5c <HAL_RCC_OscConfig+0x19c>
 8004bee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bf2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d10c      	bne.n	8004c18 <HAL_RCC_OscConfig+0x158>
 8004bfe:	4b7c      	ldr	r3, [pc, #496]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a7b      	ldr	r2, [pc, #492]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c08:	6013      	str	r3, [r2, #0]
 8004c0a:	4b79      	ldr	r3, [pc, #484]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a78      	ldr	r2, [pc, #480]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c14:	6013      	str	r3, [r2, #0]
 8004c16:	e021      	b.n	8004c5c <HAL_RCC_OscConfig+0x19c>
 8004c18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c1c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c28:	d10c      	bne.n	8004c44 <HAL_RCC_OscConfig+0x184>
 8004c2a:	4b71      	ldr	r3, [pc, #452]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a70      	ldr	r2, [pc, #448]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c34:	6013      	str	r3, [r2, #0]
 8004c36:	4b6e      	ldr	r3, [pc, #440]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a6d      	ldr	r2, [pc, #436]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c40:	6013      	str	r3, [r2, #0]
 8004c42:	e00b      	b.n	8004c5c <HAL_RCC_OscConfig+0x19c>
 8004c44:	4b6a      	ldr	r3, [pc, #424]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a69      	ldr	r2, [pc, #420]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c4e:	6013      	str	r3, [r2, #0]
 8004c50:	4b67      	ldr	r3, [pc, #412]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a66      	ldr	r2, [pc, #408]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c5a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004c5c:	4b64      	ldr	r3, [pc, #400]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c60:	f023 020f 	bic.w	r2, r3, #15
 8004c64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	495f      	ldr	r1, [pc, #380]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d059      	beq.n	8004d3a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c86:	f7fd fd31 	bl	80026ec <HAL_GetTick>
 8004c8a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c8e:	e00a      	b.n	8004ca6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c90:	f7fd fd2c 	bl	80026ec <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b64      	cmp	r3, #100	; 0x64
 8004c9e:	d902      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	f000 bf43 	b.w	8005b2c <HAL_RCC_OscConfig+0x106c>
 8004ca6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004caa:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cae:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004cb2:	fa93 f3a3 	rbit	r3, r3
 8004cb6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004cba:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cbe:	fab3 f383 	clz	r3, r3
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	095b      	lsrs	r3, r3, #5
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	f043 0301 	orr.w	r3, r3, #1
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d102      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x218>
 8004cd2:	4b47      	ldr	r3, [pc, #284]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	e015      	b.n	8004d04 <HAL_RCC_OscConfig+0x244>
 8004cd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cdc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ce0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004ce4:	fa93 f3a3 	rbit	r3, r3
 8004ce8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004cec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cf0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004cf4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004cf8:	fa93 f3a3 	rbit	r3, r3
 8004cfc:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004d00:	4b3b      	ldr	r3, [pc, #236]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d04:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004d08:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004d0c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004d10:	fa92 f2a2 	rbit	r2, r2
 8004d14:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004d18:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004d1c:	fab2 f282 	clz	r2, r2
 8004d20:	b2d2      	uxtb	r2, r2
 8004d22:	f042 0220 	orr.w	r2, r2, #32
 8004d26:	b2d2      	uxtb	r2, r2
 8004d28:	f002 021f 	and.w	r2, r2, #31
 8004d2c:	2101      	movs	r1, #1
 8004d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8004d32:	4013      	ands	r3, r2
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0ab      	beq.n	8004c90 <HAL_RCC_OscConfig+0x1d0>
 8004d38:	e05d      	b.n	8004df6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d3a:	f7fd fcd7 	bl	80026ec <HAL_GetTick>
 8004d3e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d42:	e00a      	b.n	8004d5a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d44:	f7fd fcd2 	bl	80026ec <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b64      	cmp	r3, #100	; 0x64
 8004d52:	d902      	bls.n	8004d5a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	f000 bee9 	b.w	8005b2c <HAL_RCC_OscConfig+0x106c>
 8004d5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d5e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d62:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004d66:	fa93 f3a3 	rbit	r3, r3
 8004d6a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004d6e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d72:	fab3 f383 	clz	r3, r3
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	095b      	lsrs	r3, r3, #5
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d102      	bne.n	8004d8c <HAL_RCC_OscConfig+0x2cc>
 8004d86:	4b1a      	ldr	r3, [pc, #104]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	e015      	b.n	8004db8 <HAL_RCC_OscConfig+0x2f8>
 8004d8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d90:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d94:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004d98:	fa93 f3a3 	rbit	r3, r3
 8004d9c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004da0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004da4:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004da8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004dac:	fa93 f3a3 	rbit	r3, r3
 8004db0:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004db4:	4b0e      	ldr	r3, [pc, #56]	; (8004df0 <HAL_RCC_OscConfig+0x330>)
 8004db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004dbc:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004dc0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004dc4:	fa92 f2a2 	rbit	r2, r2
 8004dc8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004dcc:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004dd0:	fab2 f282 	clz	r2, r2
 8004dd4:	b2d2      	uxtb	r2, r2
 8004dd6:	f042 0220 	orr.w	r2, r2, #32
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	f002 021f 	and.w	r2, r2, #31
 8004de0:	2101      	movs	r1, #1
 8004de2:	fa01 f202 	lsl.w	r2, r1, r2
 8004de6:	4013      	ands	r3, r2
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1ab      	bne.n	8004d44 <HAL_RCC_OscConfig+0x284>
 8004dec:	e003      	b.n	8004df6 <HAL_RCC_OscConfig+0x336>
 8004dee:	bf00      	nop
 8004df0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004df4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004df6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dfa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0302 	and.w	r3, r3, #2
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	f000 817d 	beq.w	8005106 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004e0c:	4ba6      	ldr	r3, [pc, #664]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f003 030c 	and.w	r3, r3, #12
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00b      	beq.n	8004e30 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004e18:	4ba3      	ldr	r3, [pc, #652]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	f003 030c 	and.w	r3, r3, #12
 8004e20:	2b08      	cmp	r3, #8
 8004e22:	d172      	bne.n	8004f0a <HAL_RCC_OscConfig+0x44a>
 8004e24:	4ba0      	ldr	r3, [pc, #640]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d16c      	bne.n	8004f0a <HAL_RCC_OscConfig+0x44a>
 8004e30:	2302      	movs	r3, #2
 8004e32:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e36:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004e3a:	fa93 f3a3 	rbit	r3, r3
 8004e3e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004e42:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e46:	fab3 f383 	clz	r3, r3
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	095b      	lsrs	r3, r3, #5
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	f043 0301 	orr.w	r3, r3, #1
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d102      	bne.n	8004e60 <HAL_RCC_OscConfig+0x3a0>
 8004e5a:	4b93      	ldr	r3, [pc, #588]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	e013      	b.n	8004e88 <HAL_RCC_OscConfig+0x3c8>
 8004e60:	2302      	movs	r3, #2
 8004e62:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e66:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004e6a:	fa93 f3a3 	rbit	r3, r3
 8004e6e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004e72:	2302      	movs	r3, #2
 8004e74:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004e78:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004e7c:	fa93 f3a3 	rbit	r3, r3
 8004e80:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004e84:	4b88      	ldr	r3, [pc, #544]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8004e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e88:	2202      	movs	r2, #2
 8004e8a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004e8e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004e92:	fa92 f2a2 	rbit	r2, r2
 8004e96:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004e9a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004e9e:	fab2 f282 	clz	r2, r2
 8004ea2:	b2d2      	uxtb	r2, r2
 8004ea4:	f042 0220 	orr.w	r2, r2, #32
 8004ea8:	b2d2      	uxtb	r2, r2
 8004eaa:	f002 021f 	and.w	r2, r2, #31
 8004eae:	2101      	movs	r1, #1
 8004eb0:	fa01 f202 	lsl.w	r2, r1, r2
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00a      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x410>
 8004eba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ebe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d002      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	f000 be2e 	b.w	8005b2c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed0:	4b75      	ldr	r3, [pc, #468]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ed8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004edc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	21f8      	movs	r1, #248	; 0xf8
 8004ee6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eea:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004eee:	fa91 f1a1 	rbit	r1, r1
 8004ef2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004ef6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004efa:	fab1 f181 	clz	r1, r1
 8004efe:	b2c9      	uxtb	r1, r1
 8004f00:	408b      	lsls	r3, r1
 8004f02:	4969      	ldr	r1, [pc, #420]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8004f04:	4313      	orrs	r3, r2
 8004f06:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f08:	e0fd      	b.n	8005106 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	f000 8088 	beq.w	800502c <HAL_RCC_OscConfig+0x56c>
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f22:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004f26:	fa93 f3a3 	rbit	r3, r3
 8004f2a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004f2e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f32:	fab3 f383 	clz	r3, r3
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004f3c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	461a      	mov	r2, r3
 8004f44:	2301      	movs	r3, #1
 8004f46:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f48:	f7fd fbd0 	bl	80026ec <HAL_GetTick>
 8004f4c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f50:	e00a      	b.n	8004f68 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f52:	f7fd fbcb 	bl	80026ec <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d902      	bls.n	8004f68 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	f000 bde2 	b.w	8005b2c <HAL_RCC_OscConfig+0x106c>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f6e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004f72:	fa93 f3a3 	rbit	r3, r3
 8004f76:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004f7a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f7e:	fab3 f383 	clz	r3, r3
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	095b      	lsrs	r3, r3, #5
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	f043 0301 	orr.w	r3, r3, #1
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d102      	bne.n	8004f98 <HAL_RCC_OscConfig+0x4d8>
 8004f92:	4b45      	ldr	r3, [pc, #276]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	e013      	b.n	8004fc0 <HAL_RCC_OscConfig+0x500>
 8004f98:	2302      	movs	r3, #2
 8004f9a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f9e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004fa2:	fa93 f3a3 	rbit	r3, r3
 8004fa6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004faa:	2302      	movs	r3, #2
 8004fac:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004fb0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004fb4:	fa93 f3a3 	rbit	r3, r3
 8004fb8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004fbc:	4b3a      	ldr	r3, [pc, #232]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8004fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc0:	2202      	movs	r2, #2
 8004fc2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004fc6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004fca:	fa92 f2a2 	rbit	r2, r2
 8004fce:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004fd2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004fd6:	fab2 f282 	clz	r2, r2
 8004fda:	b2d2      	uxtb	r2, r2
 8004fdc:	f042 0220 	orr.w	r2, r2, #32
 8004fe0:	b2d2      	uxtb	r2, r2
 8004fe2:	f002 021f 	and.w	r2, r2, #31
 8004fe6:	2101      	movs	r1, #1
 8004fe8:	fa01 f202 	lsl.w	r2, r1, r2
 8004fec:	4013      	ands	r3, r2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d0af      	beq.n	8004f52 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff2:	4b2d      	ldr	r3, [pc, #180]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ffa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ffe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	21f8      	movs	r1, #248	; 0xf8
 8005008:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800500c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005010:	fa91 f1a1 	rbit	r1, r1
 8005014:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005018:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800501c:	fab1 f181 	clz	r1, r1
 8005020:	b2c9      	uxtb	r1, r1
 8005022:	408b      	lsls	r3, r1
 8005024:	4920      	ldr	r1, [pc, #128]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 8005026:	4313      	orrs	r3, r2
 8005028:	600b      	str	r3, [r1, #0]
 800502a:	e06c      	b.n	8005106 <HAL_RCC_OscConfig+0x646>
 800502c:	2301      	movs	r3, #1
 800502e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005032:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005036:	fa93 f3a3 	rbit	r3, r3
 800503a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800503e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005042:	fab3 f383 	clz	r3, r3
 8005046:	b2db      	uxtb	r3, r3
 8005048:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800504c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	461a      	mov	r2, r3
 8005054:	2300      	movs	r3, #0
 8005056:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005058:	f7fd fb48 	bl	80026ec <HAL_GetTick>
 800505c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005060:	e00a      	b.n	8005078 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005062:	f7fd fb43 	bl	80026ec <HAL_GetTick>
 8005066:	4602      	mov	r2, r0
 8005068:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	2b02      	cmp	r3, #2
 8005070:	d902      	bls.n	8005078 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	f000 bd5a 	b.w	8005b2c <HAL_RCC_OscConfig+0x106c>
 8005078:	2302      	movs	r3, #2
 800507a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800507e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005082:	fa93 f3a3 	rbit	r3, r3
 8005086:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800508a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800508e:	fab3 f383 	clz	r3, r3
 8005092:	b2db      	uxtb	r3, r3
 8005094:	095b      	lsrs	r3, r3, #5
 8005096:	b2db      	uxtb	r3, r3
 8005098:	f043 0301 	orr.w	r3, r3, #1
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d104      	bne.n	80050ac <HAL_RCC_OscConfig+0x5ec>
 80050a2:	4b01      	ldr	r3, [pc, #4]	; (80050a8 <HAL_RCC_OscConfig+0x5e8>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	e015      	b.n	80050d4 <HAL_RCC_OscConfig+0x614>
 80050a8:	40021000 	.word	0x40021000
 80050ac:	2302      	movs	r3, #2
 80050ae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80050b6:	fa93 f3a3 	rbit	r3, r3
 80050ba:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80050be:	2302      	movs	r3, #2
 80050c0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80050c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80050c8:	fa93 f3a3 	rbit	r3, r3
 80050cc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80050d0:	4bc8      	ldr	r3, [pc, #800]	; (80053f4 <HAL_RCC_OscConfig+0x934>)
 80050d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d4:	2202      	movs	r2, #2
 80050d6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80050da:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80050de:	fa92 f2a2 	rbit	r2, r2
 80050e2:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80050e6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80050ea:	fab2 f282 	clz	r2, r2
 80050ee:	b2d2      	uxtb	r2, r2
 80050f0:	f042 0220 	orr.w	r2, r2, #32
 80050f4:	b2d2      	uxtb	r2, r2
 80050f6:	f002 021f 	and.w	r2, r2, #31
 80050fa:	2101      	movs	r1, #1
 80050fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005100:	4013      	ands	r3, r2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1ad      	bne.n	8005062 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005106:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800510a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0308 	and.w	r3, r3, #8
 8005116:	2b00      	cmp	r3, #0
 8005118:	f000 8110 	beq.w	800533c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800511c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005120:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d079      	beq.n	8005220 <HAL_RCC_OscConfig+0x760>
 800512c:	2301      	movs	r3, #1
 800512e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005132:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005136:	fa93 f3a3 	rbit	r3, r3
 800513a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800513e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005142:	fab3 f383 	clz	r3, r3
 8005146:	b2db      	uxtb	r3, r3
 8005148:	461a      	mov	r2, r3
 800514a:	4bab      	ldr	r3, [pc, #684]	; (80053f8 <HAL_RCC_OscConfig+0x938>)
 800514c:	4413      	add	r3, r2
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	461a      	mov	r2, r3
 8005152:	2301      	movs	r3, #1
 8005154:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005156:	f7fd fac9 	bl	80026ec <HAL_GetTick>
 800515a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800515e:	e00a      	b.n	8005176 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005160:	f7fd fac4 	bl	80026ec <HAL_GetTick>
 8005164:	4602      	mov	r2, r0
 8005166:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800516a:	1ad3      	subs	r3, r2, r3
 800516c:	2b02      	cmp	r3, #2
 800516e:	d902      	bls.n	8005176 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	f000 bcdb 	b.w	8005b2c <HAL_RCC_OscConfig+0x106c>
 8005176:	2302      	movs	r3, #2
 8005178:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800517c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005180:	fa93 f3a3 	rbit	r3, r3
 8005184:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005188:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800518c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005190:	2202      	movs	r2, #2
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005198:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	fa93 f2a3 	rbit	r2, r3
 80051a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80051b4:	2202      	movs	r2, #2
 80051b6:	601a      	str	r2, [r3, #0]
 80051b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	fa93 f2a3 	rbit	r2, r3
 80051c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051ca:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80051ce:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051d0:	4b88      	ldr	r3, [pc, #544]	; (80053f4 <HAL_RCC_OscConfig+0x934>)
 80051d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051d8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80051dc:	2102      	movs	r1, #2
 80051de:	6019      	str	r1, [r3, #0]
 80051e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051e4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	fa93 f1a3 	rbit	r1, r3
 80051ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051f2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80051f6:	6019      	str	r1, [r3, #0]
  return result;
 80051f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051fc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	fab3 f383 	clz	r3, r3
 8005206:	b2db      	uxtb	r3, r3
 8005208:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800520c:	b2db      	uxtb	r3, r3
 800520e:	f003 031f 	and.w	r3, r3, #31
 8005212:	2101      	movs	r1, #1
 8005214:	fa01 f303 	lsl.w	r3, r1, r3
 8005218:	4013      	ands	r3, r2
 800521a:	2b00      	cmp	r3, #0
 800521c:	d0a0      	beq.n	8005160 <HAL_RCC_OscConfig+0x6a0>
 800521e:	e08d      	b.n	800533c <HAL_RCC_OscConfig+0x87c>
 8005220:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005224:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005228:	2201      	movs	r2, #1
 800522a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800522c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005230:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	fa93 f2a3 	rbit	r2, r3
 800523a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800523e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005242:	601a      	str	r2, [r3, #0]
  return result;
 8005244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005248:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800524c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800524e:	fab3 f383 	clz	r3, r3
 8005252:	b2db      	uxtb	r3, r3
 8005254:	461a      	mov	r2, r3
 8005256:	4b68      	ldr	r3, [pc, #416]	; (80053f8 <HAL_RCC_OscConfig+0x938>)
 8005258:	4413      	add	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	461a      	mov	r2, r3
 800525e:	2300      	movs	r3, #0
 8005260:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005262:	f7fd fa43 	bl	80026ec <HAL_GetTick>
 8005266:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800526a:	e00a      	b.n	8005282 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800526c:	f7fd fa3e 	bl	80026ec <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	2b02      	cmp	r3, #2
 800527a:	d902      	bls.n	8005282 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	f000 bc55 	b.w	8005b2c <HAL_RCC_OscConfig+0x106c>
 8005282:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005286:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800528a:	2202      	movs	r2, #2
 800528c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800528e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005292:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	fa93 f2a3 	rbit	r2, r3
 800529c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052a0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052aa:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80052ae:	2202      	movs	r2, #2
 80052b0:	601a      	str	r2, [r3, #0]
 80052b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052b6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	fa93 f2a3 	rbit	r2, r3
 80052c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052c4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80052c8:	601a      	str	r2, [r3, #0]
 80052ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052ce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80052d2:	2202      	movs	r2, #2
 80052d4:	601a      	str	r2, [r3, #0]
 80052d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	fa93 f2a3 	rbit	r2, r3
 80052e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052e8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80052ec:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052ee:	4b41      	ldr	r3, [pc, #260]	; (80053f4 <HAL_RCC_OscConfig+0x934>)
 80052f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80052f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052f6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80052fa:	2102      	movs	r1, #2
 80052fc:	6019      	str	r1, [r3, #0]
 80052fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005302:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	fa93 f1a3 	rbit	r1, r3
 800530c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005310:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005314:	6019      	str	r1, [r3, #0]
  return result;
 8005316:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800531a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	fab3 f383 	clz	r3, r3
 8005324:	b2db      	uxtb	r3, r3
 8005326:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800532a:	b2db      	uxtb	r3, r3
 800532c:	f003 031f 	and.w	r3, r3, #31
 8005330:	2101      	movs	r1, #1
 8005332:	fa01 f303 	lsl.w	r3, r1, r3
 8005336:	4013      	ands	r3, r2
 8005338:	2b00      	cmp	r3, #0
 800533a:	d197      	bne.n	800526c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800533c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005340:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0304 	and.w	r3, r3, #4
 800534c:	2b00      	cmp	r3, #0
 800534e:	f000 81a1 	beq.w	8005694 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005352:	2300      	movs	r3, #0
 8005354:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005358:	4b26      	ldr	r3, [pc, #152]	; (80053f4 <HAL_RCC_OscConfig+0x934>)
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d116      	bne.n	8005392 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005364:	4b23      	ldr	r3, [pc, #140]	; (80053f4 <HAL_RCC_OscConfig+0x934>)
 8005366:	69db      	ldr	r3, [r3, #28]
 8005368:	4a22      	ldr	r2, [pc, #136]	; (80053f4 <HAL_RCC_OscConfig+0x934>)
 800536a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800536e:	61d3      	str	r3, [r2, #28]
 8005370:	4b20      	ldr	r3, [pc, #128]	; (80053f4 <HAL_RCC_OscConfig+0x934>)
 8005372:	69db      	ldr	r3, [r3, #28]
 8005374:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800537c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005380:	601a      	str	r2, [r3, #0]
 8005382:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005386:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800538a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800538c:	2301      	movs	r3, #1
 800538e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005392:	4b1a      	ldr	r3, [pc, #104]	; (80053fc <HAL_RCC_OscConfig+0x93c>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800539a:	2b00      	cmp	r3, #0
 800539c:	d11a      	bne.n	80053d4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800539e:	4b17      	ldr	r3, [pc, #92]	; (80053fc <HAL_RCC_OscConfig+0x93c>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a16      	ldr	r2, [pc, #88]	; (80053fc <HAL_RCC_OscConfig+0x93c>)
 80053a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053a8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053aa:	f7fd f99f 	bl	80026ec <HAL_GetTick>
 80053ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053b2:	e009      	b.n	80053c8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053b4:	f7fd f99a 	bl	80026ec <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	2b64      	cmp	r3, #100	; 0x64
 80053c2:	d901      	bls.n	80053c8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e3b1      	b.n	8005b2c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053c8:	4b0c      	ldr	r3, [pc, #48]	; (80053fc <HAL_RCC_OscConfig+0x93c>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d0ef      	beq.n	80053b4 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d10d      	bne.n	8005400 <HAL_RCC_OscConfig+0x940>
 80053e4:	4b03      	ldr	r3, [pc, #12]	; (80053f4 <HAL_RCC_OscConfig+0x934>)
 80053e6:	6a1b      	ldr	r3, [r3, #32]
 80053e8:	4a02      	ldr	r2, [pc, #8]	; (80053f4 <HAL_RCC_OscConfig+0x934>)
 80053ea:	f043 0301 	orr.w	r3, r3, #1
 80053ee:	6213      	str	r3, [r2, #32]
 80053f0:	e03c      	b.n	800546c <HAL_RCC_OscConfig+0x9ac>
 80053f2:	bf00      	nop
 80053f4:	40021000 	.word	0x40021000
 80053f8:	10908120 	.word	0x10908120
 80053fc:	40007000 	.word	0x40007000
 8005400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005404:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d10c      	bne.n	800542a <HAL_RCC_OscConfig+0x96a>
 8005410:	4bc1      	ldr	r3, [pc, #772]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005412:	6a1b      	ldr	r3, [r3, #32]
 8005414:	4ac0      	ldr	r2, [pc, #768]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005416:	f023 0301 	bic.w	r3, r3, #1
 800541a:	6213      	str	r3, [r2, #32]
 800541c:	4bbe      	ldr	r3, [pc, #760]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	4abd      	ldr	r2, [pc, #756]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005422:	f023 0304 	bic.w	r3, r3, #4
 8005426:	6213      	str	r3, [r2, #32]
 8005428:	e020      	b.n	800546c <HAL_RCC_OscConfig+0x9ac>
 800542a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800542e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	2b05      	cmp	r3, #5
 8005438:	d10c      	bne.n	8005454 <HAL_RCC_OscConfig+0x994>
 800543a:	4bb7      	ldr	r3, [pc, #732]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 800543c:	6a1b      	ldr	r3, [r3, #32]
 800543e:	4ab6      	ldr	r2, [pc, #728]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005440:	f043 0304 	orr.w	r3, r3, #4
 8005444:	6213      	str	r3, [r2, #32]
 8005446:	4bb4      	ldr	r3, [pc, #720]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	4ab3      	ldr	r2, [pc, #716]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 800544c:	f043 0301 	orr.w	r3, r3, #1
 8005450:	6213      	str	r3, [r2, #32]
 8005452:	e00b      	b.n	800546c <HAL_RCC_OscConfig+0x9ac>
 8005454:	4bb0      	ldr	r3, [pc, #704]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005456:	6a1b      	ldr	r3, [r3, #32]
 8005458:	4aaf      	ldr	r2, [pc, #700]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 800545a:	f023 0301 	bic.w	r3, r3, #1
 800545e:	6213      	str	r3, [r2, #32]
 8005460:	4bad      	ldr	r3, [pc, #692]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005462:	6a1b      	ldr	r3, [r3, #32]
 8005464:	4aac      	ldr	r2, [pc, #688]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005466:	f023 0304 	bic.w	r3, r3, #4
 800546a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800546c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005470:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 8081 	beq.w	8005580 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800547e:	f7fd f935 	bl	80026ec <HAL_GetTick>
 8005482:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005486:	e00b      	b.n	80054a0 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005488:	f7fd f930 	bl	80026ec <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	f241 3288 	movw	r2, #5000	; 0x1388
 8005498:	4293      	cmp	r3, r2
 800549a:	d901      	bls.n	80054a0 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	e345      	b.n	8005b2c <HAL_RCC_OscConfig+0x106c>
 80054a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054a4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80054a8:	2202      	movs	r2, #2
 80054aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054b0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	fa93 f2a3 	rbit	r2, r3
 80054ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054be:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80054c2:	601a      	str	r2, [r3, #0]
 80054c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054c8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80054cc:	2202      	movs	r2, #2
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054d4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	fa93 f2a3 	rbit	r2, r3
 80054de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054e2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80054e6:	601a      	str	r2, [r3, #0]
  return result;
 80054e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ec:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80054f0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054f2:	fab3 f383 	clz	r3, r3
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	095b      	lsrs	r3, r3, #5
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	f043 0302 	orr.w	r3, r3, #2
 8005500:	b2db      	uxtb	r3, r3
 8005502:	2b02      	cmp	r3, #2
 8005504:	d102      	bne.n	800550c <HAL_RCC_OscConfig+0xa4c>
 8005506:	4b84      	ldr	r3, [pc, #528]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	e013      	b.n	8005534 <HAL_RCC_OscConfig+0xa74>
 800550c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005510:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005514:	2202      	movs	r2, #2
 8005516:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005518:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800551c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	fa93 f2a3 	rbit	r2, r3
 8005526:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800552a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800552e:	601a      	str	r2, [r3, #0]
 8005530:	4b79      	ldr	r3, [pc, #484]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005534:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005538:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800553c:	2102      	movs	r1, #2
 800553e:	6011      	str	r1, [r2, #0]
 8005540:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005544:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005548:	6812      	ldr	r2, [r2, #0]
 800554a:	fa92 f1a2 	rbit	r1, r2
 800554e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005552:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005556:	6011      	str	r1, [r2, #0]
  return result;
 8005558:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800555c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005560:	6812      	ldr	r2, [r2, #0]
 8005562:	fab2 f282 	clz	r2, r2
 8005566:	b2d2      	uxtb	r2, r2
 8005568:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800556c:	b2d2      	uxtb	r2, r2
 800556e:	f002 021f 	and.w	r2, r2, #31
 8005572:	2101      	movs	r1, #1
 8005574:	fa01 f202 	lsl.w	r2, r1, r2
 8005578:	4013      	ands	r3, r2
 800557a:	2b00      	cmp	r3, #0
 800557c:	d084      	beq.n	8005488 <HAL_RCC_OscConfig+0x9c8>
 800557e:	e07f      	b.n	8005680 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005580:	f7fd f8b4 	bl	80026ec <HAL_GetTick>
 8005584:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005588:	e00b      	b.n	80055a2 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800558a:	f7fd f8af 	bl	80026ec <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	f241 3288 	movw	r2, #5000	; 0x1388
 800559a:	4293      	cmp	r3, r2
 800559c:	d901      	bls.n	80055a2 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e2c4      	b.n	8005b2c <HAL_RCC_OscConfig+0x106c>
 80055a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055a6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80055aa:	2202      	movs	r2, #2
 80055ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055b2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	fa93 f2a3 	rbit	r2, r3
 80055bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055c0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80055c4:	601a      	str	r2, [r3, #0]
 80055c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ca:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80055ce:	2202      	movs	r2, #2
 80055d0:	601a      	str	r2, [r3, #0]
 80055d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055d6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	fa93 f2a3 	rbit	r2, r3
 80055e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055e4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80055e8:	601a      	str	r2, [r3, #0]
  return result;
 80055ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ee:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80055f2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055f4:	fab3 f383 	clz	r3, r3
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	095b      	lsrs	r3, r3, #5
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	f043 0302 	orr.w	r3, r3, #2
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b02      	cmp	r3, #2
 8005606:	d102      	bne.n	800560e <HAL_RCC_OscConfig+0xb4e>
 8005608:	4b43      	ldr	r3, [pc, #268]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 800560a:	6a1b      	ldr	r3, [r3, #32]
 800560c:	e013      	b.n	8005636 <HAL_RCC_OscConfig+0xb76>
 800560e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005612:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005616:	2202      	movs	r2, #2
 8005618:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800561a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800561e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	fa93 f2a3 	rbit	r2, r3
 8005628:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800562c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005630:	601a      	str	r2, [r3, #0]
 8005632:	4b39      	ldr	r3, [pc, #228]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 8005634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005636:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800563a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800563e:	2102      	movs	r1, #2
 8005640:	6011      	str	r1, [r2, #0]
 8005642:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005646:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800564a:	6812      	ldr	r2, [r2, #0]
 800564c:	fa92 f1a2 	rbit	r1, r2
 8005650:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005654:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005658:	6011      	str	r1, [r2, #0]
  return result;
 800565a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800565e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005662:	6812      	ldr	r2, [r2, #0]
 8005664:	fab2 f282 	clz	r2, r2
 8005668:	b2d2      	uxtb	r2, r2
 800566a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800566e:	b2d2      	uxtb	r2, r2
 8005670:	f002 021f 	and.w	r2, r2, #31
 8005674:	2101      	movs	r1, #1
 8005676:	fa01 f202 	lsl.w	r2, r1, r2
 800567a:	4013      	ands	r3, r2
 800567c:	2b00      	cmp	r3, #0
 800567e:	d184      	bne.n	800558a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005680:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005684:	2b01      	cmp	r3, #1
 8005686:	d105      	bne.n	8005694 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005688:	4b23      	ldr	r3, [pc, #140]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	4a22      	ldr	r2, [pc, #136]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 800568e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005692:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005694:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005698:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	69db      	ldr	r3, [r3, #28]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 8242 	beq.w	8005b2a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056a6:	4b1c      	ldr	r3, [pc, #112]	; (8005718 <HAL_RCC_OscConfig+0xc58>)
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f003 030c 	and.w	r3, r3, #12
 80056ae:	2b08      	cmp	r3, #8
 80056b0:	f000 8213 	beq.w	8005ada <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	69db      	ldr	r3, [r3, #28]
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	f040 8162 	bne.w	800598a <HAL_RCC_OscConfig+0xeca>
 80056c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056ca:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80056ce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80056d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056d8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	fa93 f2a3 	rbit	r2, r3
 80056e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056e6:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80056ea:	601a      	str	r2, [r3, #0]
  return result;
 80056ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056f0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80056f4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056f6:	fab3 f383 	clz	r3, r3
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005700:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	461a      	mov	r2, r3
 8005708:	2300      	movs	r3, #0
 800570a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800570c:	f7fc ffee 	bl	80026ec <HAL_GetTick>
 8005710:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005714:	e00c      	b.n	8005730 <HAL_RCC_OscConfig+0xc70>
 8005716:	bf00      	nop
 8005718:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800571c:	f7fc ffe6 	bl	80026ec <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	2b02      	cmp	r3, #2
 800572a:	d901      	bls.n	8005730 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800572c:	2303      	movs	r3, #3
 800572e:	e1fd      	b.n	8005b2c <HAL_RCC_OscConfig+0x106c>
 8005730:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005734:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005738:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800573c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005742:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	fa93 f2a3 	rbit	r2, r3
 800574c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005750:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005754:	601a      	str	r2, [r3, #0]
  return result;
 8005756:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800575a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800575e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005760:	fab3 f383 	clz	r3, r3
 8005764:	b2db      	uxtb	r3, r3
 8005766:	095b      	lsrs	r3, r3, #5
 8005768:	b2db      	uxtb	r3, r3
 800576a:	f043 0301 	orr.w	r3, r3, #1
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b01      	cmp	r3, #1
 8005772:	d102      	bne.n	800577a <HAL_RCC_OscConfig+0xcba>
 8005774:	4bb0      	ldr	r3, [pc, #704]	; (8005a38 <HAL_RCC_OscConfig+0xf78>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	e027      	b.n	80057ca <HAL_RCC_OscConfig+0xd0a>
 800577a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800577e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005782:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005786:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005788:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800578c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	fa93 f2a3 	rbit	r2, r3
 8005796:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800579a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800579e:	601a      	str	r2, [r3, #0]
 80057a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057a4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80057a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057b2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	fa93 f2a3 	rbit	r2, r3
 80057bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057c0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80057c4:	601a      	str	r2, [r3, #0]
 80057c6:	4b9c      	ldr	r3, [pc, #624]	; (8005a38 <HAL_RCC_OscConfig+0xf78>)
 80057c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057ce:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80057d2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80057d6:	6011      	str	r1, [r2, #0]
 80057d8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057dc:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80057e0:	6812      	ldr	r2, [r2, #0]
 80057e2:	fa92 f1a2 	rbit	r1, r2
 80057e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057ea:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80057ee:	6011      	str	r1, [r2, #0]
  return result;
 80057f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057f4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80057f8:	6812      	ldr	r2, [r2, #0]
 80057fa:	fab2 f282 	clz	r2, r2
 80057fe:	b2d2      	uxtb	r2, r2
 8005800:	f042 0220 	orr.w	r2, r2, #32
 8005804:	b2d2      	uxtb	r2, r2
 8005806:	f002 021f 	and.w	r2, r2, #31
 800580a:	2101      	movs	r1, #1
 800580c:	fa01 f202 	lsl.w	r2, r1, r2
 8005810:	4013      	ands	r3, r2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d182      	bne.n	800571c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005816:	4b88      	ldr	r3, [pc, #544]	; (8005a38 <HAL_RCC_OscConfig+0xf78>)
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800581e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005822:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800582a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800582e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	430b      	orrs	r3, r1
 8005838:	497f      	ldr	r1, [pc, #508]	; (8005a38 <HAL_RCC_OscConfig+0xf78>)
 800583a:	4313      	orrs	r3, r2
 800583c:	604b      	str	r3, [r1, #4]
 800583e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005842:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005846:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800584a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800584c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005850:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	fa93 f2a3 	rbit	r2, r3
 800585a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800585e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005862:	601a      	str	r2, [r3, #0]
  return result;
 8005864:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005868:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800586c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800586e:	fab3 f383 	clz	r3, r3
 8005872:	b2db      	uxtb	r3, r3
 8005874:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005878:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	461a      	mov	r2, r3
 8005880:	2301      	movs	r3, #1
 8005882:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005884:	f7fc ff32 	bl	80026ec <HAL_GetTick>
 8005888:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800588c:	e009      	b.n	80058a2 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800588e:	f7fc ff2d 	bl	80026ec <HAL_GetTick>
 8005892:	4602      	mov	r2, r0
 8005894:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	2b02      	cmp	r3, #2
 800589c:	d901      	bls.n	80058a2 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e144      	b.n	8005b2c <HAL_RCC_OscConfig+0x106c>
 80058a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058a6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80058aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058b4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	fa93 f2a3 	rbit	r2, r3
 80058be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058c2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80058c6:	601a      	str	r2, [r3, #0]
  return result;
 80058c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058cc:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80058d0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80058d2:	fab3 f383 	clz	r3, r3
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	095b      	lsrs	r3, r3, #5
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	f043 0301 	orr.w	r3, r3, #1
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d102      	bne.n	80058ec <HAL_RCC_OscConfig+0xe2c>
 80058e6:	4b54      	ldr	r3, [pc, #336]	; (8005a38 <HAL_RCC_OscConfig+0xf78>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	e027      	b.n	800593c <HAL_RCC_OscConfig+0xe7c>
 80058ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058f0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80058f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058fe:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	fa93 f2a3 	rbit	r2, r3
 8005908:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800590c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005910:	601a      	str	r2, [r3, #0]
 8005912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005916:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800591a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800591e:	601a      	str	r2, [r3, #0]
 8005920:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005924:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	fa93 f2a3 	rbit	r2, r3
 800592e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005932:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005936:	601a      	str	r2, [r3, #0]
 8005938:	4b3f      	ldr	r3, [pc, #252]	; (8005a38 <HAL_RCC_OscConfig+0xf78>)
 800593a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005940:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005944:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005948:	6011      	str	r1, [r2, #0]
 800594a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800594e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005952:	6812      	ldr	r2, [r2, #0]
 8005954:	fa92 f1a2 	rbit	r1, r2
 8005958:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800595c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005960:	6011      	str	r1, [r2, #0]
  return result;
 8005962:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005966:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800596a:	6812      	ldr	r2, [r2, #0]
 800596c:	fab2 f282 	clz	r2, r2
 8005970:	b2d2      	uxtb	r2, r2
 8005972:	f042 0220 	orr.w	r2, r2, #32
 8005976:	b2d2      	uxtb	r2, r2
 8005978:	f002 021f 	and.w	r2, r2, #31
 800597c:	2101      	movs	r1, #1
 800597e:	fa01 f202 	lsl.w	r2, r1, r2
 8005982:	4013      	ands	r3, r2
 8005984:	2b00      	cmp	r3, #0
 8005986:	d082      	beq.n	800588e <HAL_RCC_OscConfig+0xdce>
 8005988:	e0cf      	b.n	8005b2a <HAL_RCC_OscConfig+0x106a>
 800598a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800598e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005992:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005996:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005998:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800599c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	fa93 f2a3 	rbit	r2, r3
 80059a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059aa:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80059ae:	601a      	str	r2, [r3, #0]
  return result;
 80059b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059b4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80059b8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ba:	fab3 f383 	clz	r3, r3
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80059c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	461a      	mov	r2, r3
 80059cc:	2300      	movs	r3, #0
 80059ce:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059d0:	f7fc fe8c 	bl	80026ec <HAL_GetTick>
 80059d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059d8:	e009      	b.n	80059ee <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059da:	f7fc fe87 	bl	80026ec <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d901      	bls.n	80059ee <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e09e      	b.n	8005b2c <HAL_RCC_OscConfig+0x106c>
 80059ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059f2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80059f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a00:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	fa93 f2a3 	rbit	r2, r3
 8005a0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a0e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005a12:	601a      	str	r2, [r3, #0]
  return result;
 8005a14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a18:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005a1c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a1e:	fab3 f383 	clz	r3, r3
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	095b      	lsrs	r3, r3, #5
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	f043 0301 	orr.w	r3, r3, #1
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d104      	bne.n	8005a3c <HAL_RCC_OscConfig+0xf7c>
 8005a32:	4b01      	ldr	r3, [pc, #4]	; (8005a38 <HAL_RCC_OscConfig+0xf78>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	e029      	b.n	8005a8c <HAL_RCC_OscConfig+0xfcc>
 8005a38:	40021000 	.word	0x40021000
 8005a3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a40:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005a44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a4e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	fa93 f2a3 	rbit	r2, r3
 8005a58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a5c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005a60:	601a      	str	r2, [r3, #0]
 8005a62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a66:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005a6a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a6e:	601a      	str	r2, [r3, #0]
 8005a70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a74:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	fa93 f2a3 	rbit	r2, r3
 8005a7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a82:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005a86:	601a      	str	r2, [r3, #0]
 8005a88:	4b2b      	ldr	r3, [pc, #172]	; (8005b38 <HAL_RCC_OscConfig+0x1078>)
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a90:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005a94:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005a98:	6011      	str	r1, [r2, #0]
 8005a9a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a9e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005aa2:	6812      	ldr	r2, [r2, #0]
 8005aa4:	fa92 f1a2 	rbit	r1, r2
 8005aa8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005aac:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005ab0:	6011      	str	r1, [r2, #0]
  return result;
 8005ab2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005ab6:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005aba:	6812      	ldr	r2, [r2, #0]
 8005abc:	fab2 f282 	clz	r2, r2
 8005ac0:	b2d2      	uxtb	r2, r2
 8005ac2:	f042 0220 	orr.w	r2, r2, #32
 8005ac6:	b2d2      	uxtb	r2, r2
 8005ac8:	f002 021f 	and.w	r2, r2, #31
 8005acc:	2101      	movs	r1, #1
 8005ace:	fa01 f202 	lsl.w	r2, r1, r2
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d180      	bne.n	80059da <HAL_RCC_OscConfig+0xf1a>
 8005ad8:	e027      	b.n	8005b2a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ada:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ade:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	69db      	ldr	r3, [r3, #28]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d101      	bne.n	8005aee <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e01e      	b.n	8005b2c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005aee:	4b12      	ldr	r3, [pc, #72]	; (8005b38 <HAL_RCC_OscConfig+0x1078>)
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005af6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005afa:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005afe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d10b      	bne.n	8005b26 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005b0e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005b12:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005b16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b1a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d001      	beq.n	8005b2a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e000      	b.n	8005b2c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005b2a:	2300      	movs	r3, #0
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	40021000 	.word	0x40021000

08005b3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b09e      	sub	sp, #120	; 0x78
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005b46:	2300      	movs	r3, #0
 8005b48:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d101      	bne.n	8005b54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e162      	b.n	8005e1a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b54:	4b90      	ldr	r3, [pc, #576]	; (8005d98 <HAL_RCC_ClockConfig+0x25c>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0307 	and.w	r3, r3, #7
 8005b5c:	683a      	ldr	r2, [r7, #0]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d910      	bls.n	8005b84 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b62:	4b8d      	ldr	r3, [pc, #564]	; (8005d98 <HAL_RCC_ClockConfig+0x25c>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f023 0207 	bic.w	r2, r3, #7
 8005b6a:	498b      	ldr	r1, [pc, #556]	; (8005d98 <HAL_RCC_ClockConfig+0x25c>)
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b72:	4b89      	ldr	r3, [pc, #548]	; (8005d98 <HAL_RCC_ClockConfig+0x25c>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0307 	and.w	r3, r3, #7
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d001      	beq.n	8005b84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e14a      	b.n	8005e1a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0302 	and.w	r3, r3, #2
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d008      	beq.n	8005ba2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b90:	4b82      	ldr	r3, [pc, #520]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	497f      	ldr	r1, [pc, #508]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0301 	and.w	r3, r3, #1
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 80dc 	beq.w	8005d68 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d13c      	bne.n	8005c32 <HAL_RCC_ClockConfig+0xf6>
 8005bb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005bbc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bbe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005bc0:	fa93 f3a3 	rbit	r3, r3
 8005bc4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005bc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bc8:	fab3 f383 	clz	r3, r3
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	095b      	lsrs	r3, r3, #5
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	f043 0301 	orr.w	r3, r3, #1
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d102      	bne.n	8005be2 <HAL_RCC_ClockConfig+0xa6>
 8005bdc:	4b6f      	ldr	r3, [pc, #444]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	e00f      	b.n	8005c02 <HAL_RCC_ClockConfig+0xc6>
 8005be2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005be6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005be8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005bea:	fa93 f3a3 	rbit	r3, r3
 8005bee:	667b      	str	r3, [r7, #100]	; 0x64
 8005bf0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005bf4:	663b      	str	r3, [r7, #96]	; 0x60
 8005bf6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005bf8:	fa93 f3a3 	rbit	r3, r3
 8005bfc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005bfe:	4b67      	ldr	r3, [pc, #412]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c02:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005c06:	65ba      	str	r2, [r7, #88]	; 0x58
 8005c08:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005c0a:	fa92 f2a2 	rbit	r2, r2
 8005c0e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005c10:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005c12:	fab2 f282 	clz	r2, r2
 8005c16:	b2d2      	uxtb	r2, r2
 8005c18:	f042 0220 	orr.w	r2, r2, #32
 8005c1c:	b2d2      	uxtb	r2, r2
 8005c1e:	f002 021f 	and.w	r2, r2, #31
 8005c22:	2101      	movs	r1, #1
 8005c24:	fa01 f202 	lsl.w	r2, r1, r2
 8005c28:	4013      	ands	r3, r2
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d17b      	bne.n	8005d26 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e0f3      	b.n	8005e1a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d13c      	bne.n	8005cb4 <HAL_RCC_ClockConfig+0x178>
 8005c3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c3e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c42:	fa93 f3a3 	rbit	r3, r3
 8005c46:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005c48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c4a:	fab3 f383 	clz	r3, r3
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	095b      	lsrs	r3, r3, #5
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	f043 0301 	orr.w	r3, r3, #1
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d102      	bne.n	8005c64 <HAL_RCC_ClockConfig+0x128>
 8005c5e:	4b4f      	ldr	r3, [pc, #316]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	e00f      	b.n	8005c84 <HAL_RCC_ClockConfig+0x148>
 8005c64:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c68:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c6c:	fa93 f3a3 	rbit	r3, r3
 8005c70:	647b      	str	r3, [r7, #68]	; 0x44
 8005c72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c76:	643b      	str	r3, [r7, #64]	; 0x40
 8005c78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c7a:	fa93 f3a3 	rbit	r3, r3
 8005c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c80:	4b46      	ldr	r3, [pc, #280]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c84:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c88:	63ba      	str	r2, [r7, #56]	; 0x38
 8005c8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c8c:	fa92 f2a2 	rbit	r2, r2
 8005c90:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005c92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c94:	fab2 f282 	clz	r2, r2
 8005c98:	b2d2      	uxtb	r2, r2
 8005c9a:	f042 0220 	orr.w	r2, r2, #32
 8005c9e:	b2d2      	uxtb	r2, r2
 8005ca0:	f002 021f 	and.w	r2, r2, #31
 8005ca4:	2101      	movs	r1, #1
 8005ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8005caa:	4013      	ands	r3, r2
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d13a      	bne.n	8005d26 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e0b2      	b.n	8005e1a <HAL_RCC_ClockConfig+0x2de>
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cba:	fa93 f3a3 	rbit	r3, r3
 8005cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cc2:	fab3 f383 	clz	r3, r3
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	095b      	lsrs	r3, r3, #5
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	f043 0301 	orr.w	r3, r3, #1
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d102      	bne.n	8005cdc <HAL_RCC_ClockConfig+0x1a0>
 8005cd6:	4b31      	ldr	r3, [pc, #196]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	e00d      	b.n	8005cf8 <HAL_RCC_ClockConfig+0x1bc>
 8005cdc:	2302      	movs	r3, #2
 8005cde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ce2:	fa93 f3a3 	rbit	r3, r3
 8005ce6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ce8:	2302      	movs	r3, #2
 8005cea:	623b      	str	r3, [r7, #32]
 8005cec:	6a3b      	ldr	r3, [r7, #32]
 8005cee:	fa93 f3a3 	rbit	r3, r3
 8005cf2:	61fb      	str	r3, [r7, #28]
 8005cf4:	4b29      	ldr	r3, [pc, #164]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	61ba      	str	r2, [r7, #24]
 8005cfc:	69ba      	ldr	r2, [r7, #24]
 8005cfe:	fa92 f2a2 	rbit	r2, r2
 8005d02:	617a      	str	r2, [r7, #20]
  return result;
 8005d04:	697a      	ldr	r2, [r7, #20]
 8005d06:	fab2 f282 	clz	r2, r2
 8005d0a:	b2d2      	uxtb	r2, r2
 8005d0c:	f042 0220 	orr.w	r2, r2, #32
 8005d10:	b2d2      	uxtb	r2, r2
 8005d12:	f002 021f 	and.w	r2, r2, #31
 8005d16:	2101      	movs	r1, #1
 8005d18:	fa01 f202 	lsl.w	r2, r1, r2
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d101      	bne.n	8005d26 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e079      	b.n	8005e1a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d26:	4b1d      	ldr	r3, [pc, #116]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	f023 0203 	bic.w	r2, r3, #3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	491a      	ldr	r1, [pc, #104]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005d34:	4313      	orrs	r3, r2
 8005d36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d38:	f7fc fcd8 	bl	80026ec <HAL_GetTick>
 8005d3c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d3e:	e00a      	b.n	8005d56 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d40:	f7fc fcd4 	bl	80026ec <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d901      	bls.n	8005d56 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e061      	b.n	8005e1a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d56:	4b11      	ldr	r3, [pc, #68]	; (8005d9c <HAL_RCC_ClockConfig+0x260>)
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	f003 020c 	and.w	r2, r3, #12
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d1eb      	bne.n	8005d40 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d68:	4b0b      	ldr	r3, [pc, #44]	; (8005d98 <HAL_RCC_ClockConfig+0x25c>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0307 	and.w	r3, r3, #7
 8005d70:	683a      	ldr	r2, [r7, #0]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d214      	bcs.n	8005da0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d76:	4b08      	ldr	r3, [pc, #32]	; (8005d98 <HAL_RCC_ClockConfig+0x25c>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f023 0207 	bic.w	r2, r3, #7
 8005d7e:	4906      	ldr	r1, [pc, #24]	; (8005d98 <HAL_RCC_ClockConfig+0x25c>)
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d86:	4b04      	ldr	r3, [pc, #16]	; (8005d98 <HAL_RCC_ClockConfig+0x25c>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 0307 	and.w	r3, r3, #7
 8005d8e:	683a      	ldr	r2, [r7, #0]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d005      	beq.n	8005da0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e040      	b.n	8005e1a <HAL_RCC_ClockConfig+0x2de>
 8005d98:	40022000 	.word	0x40022000
 8005d9c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0304 	and.w	r3, r3, #4
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d008      	beq.n	8005dbe <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dac:	4b1d      	ldr	r3, [pc, #116]	; (8005e24 <HAL_RCC_ClockConfig+0x2e8>)
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	491a      	ldr	r1, [pc, #104]	; (8005e24 <HAL_RCC_ClockConfig+0x2e8>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0308 	and.w	r3, r3, #8
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d009      	beq.n	8005dde <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005dca:	4b16      	ldr	r3, [pc, #88]	; (8005e24 <HAL_RCC_ClockConfig+0x2e8>)
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	00db      	lsls	r3, r3, #3
 8005dd8:	4912      	ldr	r1, [pc, #72]	; (8005e24 <HAL_RCC_ClockConfig+0x2e8>)
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005dde:	f000 f829 	bl	8005e34 <HAL_RCC_GetSysClockFreq>
 8005de2:	4601      	mov	r1, r0
 8005de4:	4b0f      	ldr	r3, [pc, #60]	; (8005e24 <HAL_RCC_ClockConfig+0x2e8>)
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005dec:	22f0      	movs	r2, #240	; 0xf0
 8005dee:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	fa92 f2a2 	rbit	r2, r2
 8005df6:	60fa      	str	r2, [r7, #12]
  return result;
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	fab2 f282 	clz	r2, r2
 8005dfe:	b2d2      	uxtb	r2, r2
 8005e00:	40d3      	lsrs	r3, r2
 8005e02:	4a09      	ldr	r2, [pc, #36]	; (8005e28 <HAL_RCC_ClockConfig+0x2ec>)
 8005e04:	5cd3      	ldrb	r3, [r2, r3]
 8005e06:	fa21 f303 	lsr.w	r3, r1, r3
 8005e0a:	4a08      	ldr	r2, [pc, #32]	; (8005e2c <HAL_RCC_ClockConfig+0x2f0>)
 8005e0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005e0e:	4b08      	ldr	r3, [pc, #32]	; (8005e30 <HAL_RCC_ClockConfig+0x2f4>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7fc fc26 	bl	8002664 <HAL_InitTick>
  
  return HAL_OK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3778      	adds	r7, #120	; 0x78
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	40021000 	.word	0x40021000
 8005e28:	08008868 	.word	0x08008868
 8005e2c:	20000000 	.word	0x20000000
 8005e30:	20000004 	.word	0x20000004

08005e34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b08b      	sub	sp, #44	; 0x2c
 8005e38:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	61fb      	str	r3, [r7, #28]
 8005e3e:	2300      	movs	r3, #0
 8005e40:	61bb      	str	r3, [r7, #24]
 8005e42:	2300      	movs	r3, #0
 8005e44:	627b      	str	r3, [r7, #36]	; 0x24
 8005e46:	2300      	movs	r3, #0
 8005e48:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005e4e:	4b29      	ldr	r3, [pc, #164]	; (8005ef4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	f003 030c 	and.w	r3, r3, #12
 8005e5a:	2b04      	cmp	r3, #4
 8005e5c:	d002      	beq.n	8005e64 <HAL_RCC_GetSysClockFreq+0x30>
 8005e5e:	2b08      	cmp	r3, #8
 8005e60:	d003      	beq.n	8005e6a <HAL_RCC_GetSysClockFreq+0x36>
 8005e62:	e03c      	b.n	8005ede <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e64:	4b24      	ldr	r3, [pc, #144]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005e66:	623b      	str	r3, [r7, #32]
      break;
 8005e68:	e03c      	b.n	8005ee4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005e70:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005e74:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e76:	68ba      	ldr	r2, [r7, #8]
 8005e78:	fa92 f2a2 	rbit	r2, r2
 8005e7c:	607a      	str	r2, [r7, #4]
  return result;
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	fab2 f282 	clz	r2, r2
 8005e84:	b2d2      	uxtb	r2, r2
 8005e86:	40d3      	lsrs	r3, r2
 8005e88:	4a1c      	ldr	r2, [pc, #112]	; (8005efc <HAL_RCC_GetSysClockFreq+0xc8>)
 8005e8a:	5cd3      	ldrb	r3, [r2, r3]
 8005e8c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005e8e:	4b19      	ldr	r3, [pc, #100]	; (8005ef4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e92:	f003 030f 	and.w	r3, r3, #15
 8005e96:	220f      	movs	r2, #15
 8005e98:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	fa92 f2a2 	rbit	r2, r2
 8005ea0:	60fa      	str	r2, [r7, #12]
  return result;
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	fab2 f282 	clz	r2, r2
 8005ea8:	b2d2      	uxtb	r2, r2
 8005eaa:	40d3      	lsrs	r3, r2
 8005eac:	4a14      	ldr	r2, [pc, #80]	; (8005f00 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005eae:	5cd3      	ldrb	r3, [r2, r3]
 8005eb0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d008      	beq.n	8005ece <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005ebc:	4a0e      	ldr	r2, [pc, #56]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	fb02 f303 	mul.w	r3, r2, r3
 8005eca:	627b      	str	r3, [r7, #36]	; 0x24
 8005ecc:	e004      	b.n	8005ed8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	4a0c      	ldr	r2, [pc, #48]	; (8005f04 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005ed2:	fb02 f303 	mul.w	r3, r2, r3
 8005ed6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eda:	623b      	str	r3, [r7, #32]
      break;
 8005edc:	e002      	b.n	8005ee4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005ede:	4b06      	ldr	r3, [pc, #24]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005ee0:	623b      	str	r3, [r7, #32]
      break;
 8005ee2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ee4:	6a3b      	ldr	r3, [r7, #32]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	372c      	adds	r7, #44	; 0x2c
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	40021000 	.word	0x40021000
 8005ef8:	007a1200 	.word	0x007a1200
 8005efc:	08008880 	.word	0x08008880
 8005f00:	08008890 	.word	0x08008890
 8005f04:	003d0900 	.word	0x003d0900

08005f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f0c:	4b03      	ldr	r3, [pc, #12]	; (8005f1c <HAL_RCC_GetHCLKFreq+0x14>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	20000000 	.word	0x20000000

08005f20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b082      	sub	sp, #8
 8005f24:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005f26:	f7ff ffef 	bl	8005f08 <HAL_RCC_GetHCLKFreq>
 8005f2a:	4601      	mov	r1, r0
 8005f2c:	4b0b      	ldr	r3, [pc, #44]	; (8005f5c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005f34:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005f38:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	fa92 f2a2 	rbit	r2, r2
 8005f40:	603a      	str	r2, [r7, #0]
  return result;
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	fab2 f282 	clz	r2, r2
 8005f48:	b2d2      	uxtb	r2, r2
 8005f4a:	40d3      	lsrs	r3, r2
 8005f4c:	4a04      	ldr	r2, [pc, #16]	; (8005f60 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005f4e:	5cd3      	ldrb	r3, [r2, r3]
 8005f50:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005f54:	4618      	mov	r0, r3
 8005f56:	3708      	adds	r7, #8
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	40021000 	.word	0x40021000
 8005f60:	08008878 	.word	0x08008878

08005f64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005f6a:	f7ff ffcd 	bl	8005f08 <HAL_RCC_GetHCLKFreq>
 8005f6e:	4601      	mov	r1, r0
 8005f70:	4b0b      	ldr	r3, [pc, #44]	; (8005fa0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005f78:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005f7c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	fa92 f2a2 	rbit	r2, r2
 8005f84:	603a      	str	r2, [r7, #0]
  return result;
 8005f86:	683a      	ldr	r2, [r7, #0]
 8005f88:	fab2 f282 	clz	r2, r2
 8005f8c:	b2d2      	uxtb	r2, r2
 8005f8e:	40d3      	lsrs	r3, r2
 8005f90:	4a04      	ldr	r2, [pc, #16]	; (8005fa4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005f92:	5cd3      	ldrb	r3, [r2, r3]
 8005f94:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3708      	adds	r7, #8
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}
 8005fa0:	40021000 	.word	0x40021000
 8005fa4:	08008878 	.word	0x08008878

08005fa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b092      	sub	sp, #72	; 0x48
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f000 80cd 	beq.w	8006166 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fcc:	4b86      	ldr	r3, [pc, #536]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fce:	69db      	ldr	r3, [r3, #28]
 8005fd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10e      	bne.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fd8:	4b83      	ldr	r3, [pc, #524]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fda:	69db      	ldr	r3, [r3, #28]
 8005fdc:	4a82      	ldr	r2, [pc, #520]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fe2:	61d3      	str	r3, [r2, #28]
 8005fe4:	4b80      	ldr	r3, [pc, #512]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fe6:	69db      	ldr	r3, [r3, #28]
 8005fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fec:	60bb      	str	r3, [r7, #8]
 8005fee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ff6:	4b7d      	ldr	r3, [pc, #500]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d118      	bne.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006002:	4b7a      	ldr	r3, [pc, #488]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a79      	ldr	r2, [pc, #484]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006008:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800600c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800600e:	f7fc fb6d 	bl	80026ec <HAL_GetTick>
 8006012:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006014:	e008      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006016:	f7fc fb69 	bl	80026ec <HAL_GetTick>
 800601a:	4602      	mov	r2, r0
 800601c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800601e:	1ad3      	subs	r3, r2, r3
 8006020:	2b64      	cmp	r3, #100	; 0x64
 8006022:	d901      	bls.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e0db      	b.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006028:	4b70      	ldr	r3, [pc, #448]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006030:	2b00      	cmp	r3, #0
 8006032:	d0f0      	beq.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006034:	4b6c      	ldr	r3, [pc, #432]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800603c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800603e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006040:	2b00      	cmp	r3, #0
 8006042:	d07d      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800604c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800604e:	429a      	cmp	r2, r3
 8006050:	d076      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006052:	4b65      	ldr	r3, [pc, #404]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800605a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800605c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006060:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006064:	fa93 f3a3 	rbit	r3, r3
 8006068:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800606a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800606c:	fab3 f383 	clz	r3, r3
 8006070:	b2db      	uxtb	r3, r3
 8006072:	461a      	mov	r2, r3
 8006074:	4b5e      	ldr	r3, [pc, #376]	; (80061f0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006076:	4413      	add	r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	461a      	mov	r2, r3
 800607c:	2301      	movs	r3, #1
 800607e:	6013      	str	r3, [r2, #0]
 8006080:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006084:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006088:	fa93 f3a3 	rbit	r3, r3
 800608c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800608e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006090:	fab3 f383 	clz	r3, r3
 8006094:	b2db      	uxtb	r3, r3
 8006096:	461a      	mov	r2, r3
 8006098:	4b55      	ldr	r3, [pc, #340]	; (80061f0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800609a:	4413      	add	r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	461a      	mov	r2, r3
 80060a0:	2300      	movs	r3, #0
 80060a2:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80060a4:	4a50      	ldr	r2, [pc, #320]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80060a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060a8:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80060aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060ac:	f003 0301 	and.w	r3, r3, #1
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d045      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060b4:	f7fc fb1a 	bl	80026ec <HAL_GetTick>
 80060b8:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ba:	e00a      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060bc:	f7fc fb16 	bl	80026ec <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d901      	bls.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e086      	b.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
 80060d2:	2302      	movs	r3, #2
 80060d4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060d8:	fa93 f3a3 	rbit	r3, r3
 80060dc:	627b      	str	r3, [r7, #36]	; 0x24
 80060de:	2302      	movs	r3, #2
 80060e0:	623b      	str	r3, [r7, #32]
 80060e2:	6a3b      	ldr	r3, [r7, #32]
 80060e4:	fa93 f3a3 	rbit	r3, r3
 80060e8:	61fb      	str	r3, [r7, #28]
  return result;
 80060ea:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ec:	fab3 f383 	clz	r3, r3
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	095b      	lsrs	r3, r3, #5
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	f043 0302 	orr.w	r3, r3, #2
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d102      	bne.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006100:	4b39      	ldr	r3, [pc, #228]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006102:	6a1b      	ldr	r3, [r3, #32]
 8006104:	e007      	b.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8006106:	2302      	movs	r3, #2
 8006108:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	fa93 f3a3 	rbit	r3, r3
 8006110:	617b      	str	r3, [r7, #20]
 8006112:	4b35      	ldr	r3, [pc, #212]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006116:	2202      	movs	r2, #2
 8006118:	613a      	str	r2, [r7, #16]
 800611a:	693a      	ldr	r2, [r7, #16]
 800611c:	fa92 f2a2 	rbit	r2, r2
 8006120:	60fa      	str	r2, [r7, #12]
  return result;
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	fab2 f282 	clz	r2, r2
 8006128:	b2d2      	uxtb	r2, r2
 800612a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800612e:	b2d2      	uxtb	r2, r2
 8006130:	f002 021f 	and.w	r2, r2, #31
 8006134:	2101      	movs	r1, #1
 8006136:	fa01 f202 	lsl.w	r2, r1, r2
 800613a:	4013      	ands	r3, r2
 800613c:	2b00      	cmp	r3, #0
 800613e:	d0bd      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006140:	4b29      	ldr	r3, [pc, #164]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006142:	6a1b      	ldr	r3, [r3, #32]
 8006144:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	4926      	ldr	r1, [pc, #152]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800614e:	4313      	orrs	r3, r2
 8006150:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006152:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006156:	2b01      	cmp	r3, #1
 8006158:	d105      	bne.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800615a:	4b23      	ldr	r3, [pc, #140]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	4a22      	ldr	r2, [pc, #136]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006160:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006164:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	2b00      	cmp	r3, #0
 8006170:	d008      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006172:	4b1d      	ldr	r3, [pc, #116]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006176:	f023 0203 	bic.w	r2, r3, #3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	491a      	ldr	r1, [pc, #104]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006180:	4313      	orrs	r3, r2
 8006182:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0320 	and.w	r3, r3, #32
 800618c:	2b00      	cmp	r3, #0
 800618e:	d008      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006190:	4b15      	ldr	r3, [pc, #84]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006194:	f023 0210 	bic.w	r2, r3, #16
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	4912      	ldr	r1, [pc, #72]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800619e:	4313      	orrs	r3, r2
 80061a0:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d008      	beq.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80061ae:	4b0e      	ldr	r3, [pc, #56]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	490b      	ldr	r1, [pc, #44]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d008      	beq.n	80061de <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80061cc:	4b06      	ldr	r3, [pc, #24]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	4903      	ldr	r1, [pc, #12]	; (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061da:	4313      	orrs	r3, r2
 80061dc:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3748      	adds	r7, #72	; 0x48
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	40021000 	.word	0x40021000
 80061ec:	40007000 	.word	0x40007000
 80061f0:	10908100 	.word	0x10908100

080061f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b082      	sub	sp, #8
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d101      	bne.n	8006206 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e049      	b.n	800629a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d106      	bne.n	8006220 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7fc f83e 	bl	800229c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	3304      	adds	r3, #4
 8006230:	4619      	mov	r1, r3
 8006232:	4610      	mov	r0, r2
 8006234:	f000 fc32 	bl	8006a9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3708      	adds	r7, #8
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
	...

080062a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d001      	beq.n	80062bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e040      	b.n	800633e <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2202      	movs	r2, #2
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68da      	ldr	r2, [r3, #12]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0201 	orr.w	r2, r2, #1
 80062d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a1c      	ldr	r2, [pc, #112]	; (800634c <HAL_TIM_Base_Start_IT+0xa8>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d00e      	beq.n	80062fc <HAL_TIM_Base_Start_IT+0x58>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062e6:	d009      	beq.n	80062fc <HAL_TIM_Base_Start_IT+0x58>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a18      	ldr	r2, [pc, #96]	; (8006350 <HAL_TIM_Base_Start_IT+0xac>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d004      	beq.n	80062fc <HAL_TIM_Base_Start_IT+0x58>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a17      	ldr	r2, [pc, #92]	; (8006354 <HAL_TIM_Base_Start_IT+0xb0>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d115      	bne.n	8006328 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	689a      	ldr	r2, [r3, #8]
 8006302:	4b15      	ldr	r3, [pc, #84]	; (8006358 <HAL_TIM_Base_Start_IT+0xb4>)
 8006304:	4013      	ands	r3, r2
 8006306:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2b06      	cmp	r3, #6
 800630c:	d015      	beq.n	800633a <HAL_TIM_Base_Start_IT+0x96>
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006314:	d011      	beq.n	800633a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f042 0201 	orr.w	r2, r2, #1
 8006324:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006326:	e008      	b.n	800633a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f042 0201 	orr.w	r2, r2, #1
 8006336:	601a      	str	r2, [r3, #0]
 8006338:	e000      	b.n	800633c <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800633a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800633c:	2300      	movs	r3, #0
}
 800633e:	4618      	mov	r0, r3
 8006340:	3714      	adds	r7, #20
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	40012c00 	.word	0x40012c00
 8006350:	40000400 	.word	0x40000400
 8006354:	40014000 	.word	0x40014000
 8006358:	00010007 	.word	0x00010007

0800635c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b082      	sub	sp, #8
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d101      	bne.n	800636e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e049      	b.n	8006402 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006374:	b2db      	uxtb	r3, r3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d106      	bne.n	8006388 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7fb fe5a 	bl	800203c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2202      	movs	r2, #2
 800638c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	3304      	adds	r3, #4
 8006398:	4619      	mov	r1, r3
 800639a:	4610      	mov	r0, r2
 800639c:	f000 fb7e 	bl	8006a9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2201      	movs	r2, #1
 80063e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3708      	adds	r7, #8
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
	...

0800640c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d109      	bne.n	8006430 <HAL_TIM_PWM_Start+0x24>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006422:	b2db      	uxtb	r3, r3
 8006424:	2b01      	cmp	r3, #1
 8006426:	bf14      	ite	ne
 8006428:	2301      	movne	r3, #1
 800642a:	2300      	moveq	r3, #0
 800642c:	b2db      	uxtb	r3, r3
 800642e:	e03c      	b.n	80064aa <HAL_TIM_PWM_Start+0x9e>
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	2b04      	cmp	r3, #4
 8006434:	d109      	bne.n	800644a <HAL_TIM_PWM_Start+0x3e>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b01      	cmp	r3, #1
 8006440:	bf14      	ite	ne
 8006442:	2301      	movne	r3, #1
 8006444:	2300      	moveq	r3, #0
 8006446:	b2db      	uxtb	r3, r3
 8006448:	e02f      	b.n	80064aa <HAL_TIM_PWM_Start+0x9e>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	2b08      	cmp	r3, #8
 800644e:	d109      	bne.n	8006464 <HAL_TIM_PWM_Start+0x58>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006456:	b2db      	uxtb	r3, r3
 8006458:	2b01      	cmp	r3, #1
 800645a:	bf14      	ite	ne
 800645c:	2301      	movne	r3, #1
 800645e:	2300      	moveq	r3, #0
 8006460:	b2db      	uxtb	r3, r3
 8006462:	e022      	b.n	80064aa <HAL_TIM_PWM_Start+0x9e>
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	2b0c      	cmp	r3, #12
 8006468:	d109      	bne.n	800647e <HAL_TIM_PWM_Start+0x72>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006470:	b2db      	uxtb	r3, r3
 8006472:	2b01      	cmp	r3, #1
 8006474:	bf14      	ite	ne
 8006476:	2301      	movne	r3, #1
 8006478:	2300      	moveq	r3, #0
 800647a:	b2db      	uxtb	r3, r3
 800647c:	e015      	b.n	80064aa <HAL_TIM_PWM_Start+0x9e>
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	2b10      	cmp	r3, #16
 8006482:	d109      	bne.n	8006498 <HAL_TIM_PWM_Start+0x8c>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800648a:	b2db      	uxtb	r3, r3
 800648c:	2b01      	cmp	r3, #1
 800648e:	bf14      	ite	ne
 8006490:	2301      	movne	r3, #1
 8006492:	2300      	moveq	r3, #0
 8006494:	b2db      	uxtb	r3, r3
 8006496:	e008      	b.n	80064aa <HAL_TIM_PWM_Start+0x9e>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	bf14      	ite	ne
 80064a4:	2301      	movne	r3, #1
 80064a6:	2300      	moveq	r3, #0
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d001      	beq.n	80064b2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e088      	b.n	80065c4 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d104      	bne.n	80064c2 <HAL_TIM_PWM_Start+0xb6>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2202      	movs	r2, #2
 80064bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064c0:	e023      	b.n	800650a <HAL_TIM_PWM_Start+0xfe>
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	2b04      	cmp	r3, #4
 80064c6:	d104      	bne.n	80064d2 <HAL_TIM_PWM_Start+0xc6>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2202      	movs	r2, #2
 80064cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064d0:	e01b      	b.n	800650a <HAL_TIM_PWM_Start+0xfe>
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	2b08      	cmp	r3, #8
 80064d6:	d104      	bne.n	80064e2 <HAL_TIM_PWM_Start+0xd6>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2202      	movs	r2, #2
 80064dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064e0:	e013      	b.n	800650a <HAL_TIM_PWM_Start+0xfe>
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	2b0c      	cmp	r3, #12
 80064e6:	d104      	bne.n	80064f2 <HAL_TIM_PWM_Start+0xe6>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80064f0:	e00b      	b.n	800650a <HAL_TIM_PWM_Start+0xfe>
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	2b10      	cmp	r3, #16
 80064f6:	d104      	bne.n	8006502 <HAL_TIM_PWM_Start+0xf6>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2202      	movs	r2, #2
 80064fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006500:	e003      	b.n	800650a <HAL_TIM_PWM_Start+0xfe>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2202      	movs	r2, #2
 8006506:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	2201      	movs	r2, #1
 8006510:	6839      	ldr	r1, [r7, #0]
 8006512:	4618      	mov	r0, r3
 8006514:	f000 fde0 	bl	80070d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a2b      	ldr	r2, [pc, #172]	; (80065cc <HAL_TIM_PWM_Start+0x1c0>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d00e      	beq.n	8006540 <HAL_TIM_PWM_Start+0x134>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a2a      	ldr	r2, [pc, #168]	; (80065d0 <HAL_TIM_PWM_Start+0x1c4>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d009      	beq.n	8006540 <HAL_TIM_PWM_Start+0x134>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a28      	ldr	r2, [pc, #160]	; (80065d4 <HAL_TIM_PWM_Start+0x1c8>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d004      	beq.n	8006540 <HAL_TIM_PWM_Start+0x134>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a27      	ldr	r2, [pc, #156]	; (80065d8 <HAL_TIM_PWM_Start+0x1cc>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d101      	bne.n	8006544 <HAL_TIM_PWM_Start+0x138>
 8006540:	2301      	movs	r3, #1
 8006542:	e000      	b.n	8006546 <HAL_TIM_PWM_Start+0x13a>
 8006544:	2300      	movs	r3, #0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d007      	beq.n	800655a <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006558:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a1b      	ldr	r2, [pc, #108]	; (80065cc <HAL_TIM_PWM_Start+0x1c0>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d00e      	beq.n	8006582 <HAL_TIM_PWM_Start+0x176>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800656c:	d009      	beq.n	8006582 <HAL_TIM_PWM_Start+0x176>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a1a      	ldr	r2, [pc, #104]	; (80065dc <HAL_TIM_PWM_Start+0x1d0>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d004      	beq.n	8006582 <HAL_TIM_PWM_Start+0x176>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a14      	ldr	r2, [pc, #80]	; (80065d0 <HAL_TIM_PWM_Start+0x1c4>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d115      	bne.n	80065ae <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	689a      	ldr	r2, [r3, #8]
 8006588:	4b15      	ldr	r3, [pc, #84]	; (80065e0 <HAL_TIM_PWM_Start+0x1d4>)
 800658a:	4013      	ands	r3, r2
 800658c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2b06      	cmp	r3, #6
 8006592:	d015      	beq.n	80065c0 <HAL_TIM_PWM_Start+0x1b4>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800659a:	d011      	beq.n	80065c0 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f042 0201 	orr.w	r2, r2, #1
 80065aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ac:	e008      	b.n	80065c0 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f042 0201 	orr.w	r2, r2, #1
 80065bc:	601a      	str	r2, [r3, #0]
 80065be:	e000      	b.n	80065c2 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3710      	adds	r7, #16
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	40012c00 	.word	0x40012c00
 80065d0:	40014000 	.word	0x40014000
 80065d4:	40014400 	.word	0x40014400
 80065d8:	40014800 	.word	0x40014800
 80065dc:	40000400 	.word	0x40000400
 80065e0:	00010007 	.word	0x00010007

080065e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b082      	sub	sp, #8
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	f003 0302 	and.w	r3, r3, #2
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	d122      	bne.n	8006640 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	f003 0302 	and.w	r3, r3, #2
 8006604:	2b02      	cmp	r3, #2
 8006606:	d11b      	bne.n	8006640 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f06f 0202 	mvn.w	r2, #2
 8006610:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2201      	movs	r2, #1
 8006616:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	f003 0303 	and.w	r3, r3, #3
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 fa1a 	bl	8006a60 <HAL_TIM_IC_CaptureCallback>
 800662c:	e005      	b.n	800663a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 fa0c 	bl	8006a4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 fa1d 	bl	8006a74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	f003 0304 	and.w	r3, r3, #4
 800664a:	2b04      	cmp	r3, #4
 800664c:	d122      	bne.n	8006694 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	f003 0304 	and.w	r3, r3, #4
 8006658:	2b04      	cmp	r3, #4
 800665a:	d11b      	bne.n	8006694 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f06f 0204 	mvn.w	r2, #4
 8006664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2202      	movs	r2, #2
 800666a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006676:	2b00      	cmp	r3, #0
 8006678:	d003      	beq.n	8006682 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f9f0 	bl	8006a60 <HAL_TIM_IC_CaptureCallback>
 8006680:	e005      	b.n	800668e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f9e2 	bl	8006a4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 f9f3 	bl	8006a74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	f003 0308 	and.w	r3, r3, #8
 800669e:	2b08      	cmp	r3, #8
 80066a0:	d122      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	f003 0308 	and.w	r3, r3, #8
 80066ac:	2b08      	cmp	r3, #8
 80066ae:	d11b      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f06f 0208 	mvn.w	r2, #8
 80066b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2204      	movs	r2, #4
 80066be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	69db      	ldr	r3, [r3, #28]
 80066c6:	f003 0303 	and.w	r3, r3, #3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d003      	beq.n	80066d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f9c6 	bl	8006a60 <HAL_TIM_IC_CaptureCallback>
 80066d4:	e005      	b.n	80066e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 f9b8 	bl	8006a4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 f9c9 	bl	8006a74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	691b      	ldr	r3, [r3, #16]
 80066ee:	f003 0310 	and.w	r3, r3, #16
 80066f2:	2b10      	cmp	r3, #16
 80066f4:	d122      	bne.n	800673c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	f003 0310 	and.w	r3, r3, #16
 8006700:	2b10      	cmp	r3, #16
 8006702:	d11b      	bne.n	800673c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f06f 0210 	mvn.w	r2, #16
 800670c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2208      	movs	r2, #8
 8006712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	69db      	ldr	r3, [r3, #28]
 800671a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800671e:	2b00      	cmp	r3, #0
 8006720:	d003      	beq.n	800672a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 f99c 	bl	8006a60 <HAL_TIM_IC_CaptureCallback>
 8006728:	e005      	b.n	8006736 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f98e 	bl	8006a4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 f99f 	bl	8006a74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	f003 0301 	and.w	r3, r3, #1
 8006746:	2b01      	cmp	r3, #1
 8006748:	d10e      	bne.n	8006768 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	f003 0301 	and.w	r3, r3, #1
 8006754:	2b01      	cmp	r3, #1
 8006756:	d107      	bne.n	8006768 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f06f 0201 	mvn.w	r2, #1
 8006760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f7fb fb3e 	bl	8001de4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006772:	2b80      	cmp	r3, #128	; 0x80
 8006774:	d10e      	bne.n	8006794 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006780:	2b80      	cmp	r3, #128	; 0x80
 8006782:	d107      	bne.n	8006794 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800678c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 fdb8 	bl	8007304 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800679e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067a2:	d10e      	bne.n	80067c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067ae:	2b80      	cmp	r3, #128	; 0x80
 80067b0:	d107      	bne.n	80067c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80067ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 fdab 	bl	8007318 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067cc:	2b40      	cmp	r3, #64	; 0x40
 80067ce:	d10e      	bne.n	80067ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067da:	2b40      	cmp	r3, #64	; 0x40
 80067dc:	d107      	bne.n	80067ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80067e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 f94d 	bl	8006a88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	f003 0320 	and.w	r3, r3, #32
 80067f8:	2b20      	cmp	r3, #32
 80067fa:	d10e      	bne.n	800681a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	f003 0320 	and.w	r3, r3, #32
 8006806:	2b20      	cmp	r3, #32
 8006808:	d107      	bne.n	800681a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f06f 0220 	mvn.w	r2, #32
 8006812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f000 fd6b 	bl	80072f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800681a:	bf00      	nop
 800681c:	3708      	adds	r7, #8
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
	...

08006824 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b086      	sub	sp, #24
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006830:	2300      	movs	r3, #0
 8006832:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800683a:	2b01      	cmp	r3, #1
 800683c:	d101      	bne.n	8006842 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800683e:	2302      	movs	r3, #2
 8006840:	e0ff      	b.n	8006a42 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2b14      	cmp	r3, #20
 800684e:	f200 80f0 	bhi.w	8006a32 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006852:	a201      	add	r2, pc, #4	; (adr r2, 8006858 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006858:	080068ad 	.word	0x080068ad
 800685c:	08006a33 	.word	0x08006a33
 8006860:	08006a33 	.word	0x08006a33
 8006864:	08006a33 	.word	0x08006a33
 8006868:	080068ed 	.word	0x080068ed
 800686c:	08006a33 	.word	0x08006a33
 8006870:	08006a33 	.word	0x08006a33
 8006874:	08006a33 	.word	0x08006a33
 8006878:	0800692f 	.word	0x0800692f
 800687c:	08006a33 	.word	0x08006a33
 8006880:	08006a33 	.word	0x08006a33
 8006884:	08006a33 	.word	0x08006a33
 8006888:	0800696f 	.word	0x0800696f
 800688c:	08006a33 	.word	0x08006a33
 8006890:	08006a33 	.word	0x08006a33
 8006894:	08006a33 	.word	0x08006a33
 8006898:	080069b1 	.word	0x080069b1
 800689c:	08006a33 	.word	0x08006a33
 80068a0:	08006a33 	.word	0x08006a33
 80068a4:	08006a33 	.word	0x08006a33
 80068a8:	080069f1 	.word	0x080069f1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68b9      	ldr	r1, [r7, #8]
 80068b2:	4618      	mov	r0, r3
 80068b4:	f000 f96a 	bl	8006b8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	699a      	ldr	r2, [r3, #24]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f042 0208 	orr.w	r2, r2, #8
 80068c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	699a      	ldr	r2, [r3, #24]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f022 0204 	bic.w	r2, r2, #4
 80068d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	6999      	ldr	r1, [r3, #24]
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	691a      	ldr	r2, [r3, #16]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	430a      	orrs	r2, r1
 80068e8:	619a      	str	r2, [r3, #24]
      break;
 80068ea:	e0a5      	b.n	8006a38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68b9      	ldr	r1, [r7, #8]
 80068f2:	4618      	mov	r0, r3
 80068f4:	f000 f9d0 	bl	8006c98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	699a      	ldr	r2, [r3, #24]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006906:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	699a      	ldr	r2, [r3, #24]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006916:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	6999      	ldr	r1, [r3, #24]
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	021a      	lsls	r2, r3, #8
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	430a      	orrs	r2, r1
 800692a:	619a      	str	r2, [r3, #24]
      break;
 800692c:	e084      	b.n	8006a38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68b9      	ldr	r1, [r7, #8]
 8006934:	4618      	mov	r0, r3
 8006936:	f000 fa2f 	bl	8006d98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	69da      	ldr	r2, [r3, #28]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f042 0208 	orr.w	r2, r2, #8
 8006948:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	69da      	ldr	r2, [r3, #28]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f022 0204 	bic.w	r2, r2, #4
 8006958:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	69d9      	ldr	r1, [r3, #28]
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	691a      	ldr	r2, [r3, #16]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	430a      	orrs	r2, r1
 800696a:	61da      	str	r2, [r3, #28]
      break;
 800696c:	e064      	b.n	8006a38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68b9      	ldr	r1, [r7, #8]
 8006974:	4618      	mov	r0, r3
 8006976:	f000 fa8d 	bl	8006e94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	69da      	ldr	r2, [r3, #28]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006988:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	69da      	ldr	r2, [r3, #28]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006998:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	69d9      	ldr	r1, [r3, #28]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	691b      	ldr	r3, [r3, #16]
 80069a4:	021a      	lsls	r2, r3, #8
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	430a      	orrs	r2, r1
 80069ac:	61da      	str	r2, [r3, #28]
      break;
 80069ae:	e043      	b.n	8006a38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68b9      	ldr	r1, [r7, #8]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f000 fad0 	bl	8006f5c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f042 0208 	orr.w	r2, r2, #8
 80069ca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 0204 	bic.w	r2, r2, #4
 80069da:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	691a      	ldr	r2, [r3, #16]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80069ee:	e023      	b.n	8006a38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68b9      	ldr	r1, [r7, #8]
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 fb0e 	bl	8007018 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a0a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a1a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	021a      	lsls	r2, r3, #8
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	430a      	orrs	r2, r1
 8006a2e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006a30:	e002      	b.n	8006a38 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	75fb      	strb	r3, [r7, #23]
      break;
 8006a36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3718      	adds	r7, #24
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop

08006a4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a54:	bf00      	nop
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a7c:	bf00      	nop
 8006a7e:	370c      	adds	r7, #12
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b085      	sub	sp, #20
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a32      	ldr	r2, [pc, #200]	; (8006b78 <TIM_Base_SetConfig+0xdc>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d007      	beq.n	8006ac4 <TIM_Base_SetConfig+0x28>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aba:	d003      	beq.n	8006ac4 <TIM_Base_SetConfig+0x28>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a2f      	ldr	r2, [pc, #188]	; (8006b7c <TIM_Base_SetConfig+0xe0>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d108      	bne.n	8006ad6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a27      	ldr	r2, [pc, #156]	; (8006b78 <TIM_Base_SetConfig+0xdc>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d013      	beq.n	8006b06 <TIM_Base_SetConfig+0x6a>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ae4:	d00f      	beq.n	8006b06 <TIM_Base_SetConfig+0x6a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a24      	ldr	r2, [pc, #144]	; (8006b7c <TIM_Base_SetConfig+0xe0>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d00b      	beq.n	8006b06 <TIM_Base_SetConfig+0x6a>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a23      	ldr	r2, [pc, #140]	; (8006b80 <TIM_Base_SetConfig+0xe4>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d007      	beq.n	8006b06 <TIM_Base_SetConfig+0x6a>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a22      	ldr	r2, [pc, #136]	; (8006b84 <TIM_Base_SetConfig+0xe8>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d003      	beq.n	8006b06 <TIM_Base_SetConfig+0x6a>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a21      	ldr	r2, [pc, #132]	; (8006b88 <TIM_Base_SetConfig+0xec>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d108      	bne.n	8006b18 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	695b      	ldr	r3, [r3, #20]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	68fa      	ldr	r2, [r7, #12]
 8006b2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	689a      	ldr	r2, [r3, #8]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a0e      	ldr	r2, [pc, #56]	; (8006b78 <TIM_Base_SetConfig+0xdc>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d00b      	beq.n	8006b5c <TIM_Base_SetConfig+0xc0>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a0e      	ldr	r2, [pc, #56]	; (8006b80 <TIM_Base_SetConfig+0xe4>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d007      	beq.n	8006b5c <TIM_Base_SetConfig+0xc0>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a0d      	ldr	r2, [pc, #52]	; (8006b84 <TIM_Base_SetConfig+0xe8>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d003      	beq.n	8006b5c <TIM_Base_SetConfig+0xc0>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a0c      	ldr	r2, [pc, #48]	; (8006b88 <TIM_Base_SetConfig+0xec>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d103      	bne.n	8006b64 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	691a      	ldr	r2, [r3, #16]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	615a      	str	r2, [r3, #20]
}
 8006b6a:	bf00      	nop
 8006b6c:	3714      	adds	r7, #20
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop
 8006b78:	40012c00 	.word	0x40012c00
 8006b7c:	40000400 	.word	0x40000400
 8006b80:	40014000 	.word	0x40014000
 8006b84:	40014400 	.word	0x40014400
 8006b88:	40014800 	.word	0x40014800

08006b8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b087      	sub	sp, #28
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
 8006b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	f023 0201 	bic.w	r2, r3, #1
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a1b      	ldr	r3, [r3, #32]
 8006ba6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f023 0303 	bic.w	r3, r3, #3
 8006bc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	f023 0302 	bic.w	r3, r3, #2
 8006bd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a28      	ldr	r2, [pc, #160]	; (8006c88 <TIM_OC1_SetConfig+0xfc>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d00b      	beq.n	8006c04 <TIM_OC1_SetConfig+0x78>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	4a27      	ldr	r2, [pc, #156]	; (8006c8c <TIM_OC1_SetConfig+0x100>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d007      	beq.n	8006c04 <TIM_OC1_SetConfig+0x78>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	4a26      	ldr	r2, [pc, #152]	; (8006c90 <TIM_OC1_SetConfig+0x104>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d003      	beq.n	8006c04 <TIM_OC1_SetConfig+0x78>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	4a25      	ldr	r2, [pc, #148]	; (8006c94 <TIM_OC1_SetConfig+0x108>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d10c      	bne.n	8006c1e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	f023 0308 	bic.w	r3, r3, #8
 8006c0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f023 0304 	bic.w	r3, r3, #4
 8006c1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a19      	ldr	r2, [pc, #100]	; (8006c88 <TIM_OC1_SetConfig+0xfc>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d00b      	beq.n	8006c3e <TIM_OC1_SetConfig+0xb2>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a18      	ldr	r2, [pc, #96]	; (8006c8c <TIM_OC1_SetConfig+0x100>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d007      	beq.n	8006c3e <TIM_OC1_SetConfig+0xb2>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a17      	ldr	r2, [pc, #92]	; (8006c90 <TIM_OC1_SetConfig+0x104>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d003      	beq.n	8006c3e <TIM_OC1_SetConfig+0xb2>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a16      	ldr	r2, [pc, #88]	; (8006c94 <TIM_OC1_SetConfig+0x108>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d111      	bne.n	8006c62 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	693a      	ldr	r2, [r7, #16]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	699b      	ldr	r3, [r3, #24]
 8006c5c:	693a      	ldr	r2, [r7, #16]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	693a      	ldr	r2, [r7, #16]
 8006c66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	621a      	str	r2, [r3, #32]
}
 8006c7c:	bf00      	nop
 8006c7e:	371c      	adds	r7, #28
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr
 8006c88:	40012c00 	.word	0x40012c00
 8006c8c:	40014000 	.word	0x40014000
 8006c90:	40014400 	.word	0x40014400
 8006c94:	40014800 	.word	0x40014800

08006c98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b087      	sub	sp, #28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a1b      	ldr	r3, [r3, #32]
 8006ca6:	f023 0210 	bic.w	r2, r3, #16
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	699b      	ldr	r3, [r3, #24]
 8006cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006cc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	021b      	lsls	r3, r3, #8
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	f023 0320 	bic.w	r3, r3, #32
 8006ce6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	011b      	lsls	r3, r3, #4
 8006cee:	697a      	ldr	r2, [r7, #20]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a24      	ldr	r2, [pc, #144]	; (8006d88 <TIM_OC2_SetConfig+0xf0>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d10d      	bne.n	8006d18 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	68db      	ldr	r3, [r3, #12]
 8006d08:	011b      	lsls	r3, r3, #4
 8006d0a:	697a      	ldr	r2, [r7, #20]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d16:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4a1b      	ldr	r2, [pc, #108]	; (8006d88 <TIM_OC2_SetConfig+0xf0>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d00b      	beq.n	8006d38 <TIM_OC2_SetConfig+0xa0>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a1a      	ldr	r2, [pc, #104]	; (8006d8c <TIM_OC2_SetConfig+0xf4>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d007      	beq.n	8006d38 <TIM_OC2_SetConfig+0xa0>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	4a19      	ldr	r2, [pc, #100]	; (8006d90 <TIM_OC2_SetConfig+0xf8>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d003      	beq.n	8006d38 <TIM_OC2_SetConfig+0xa0>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a18      	ldr	r2, [pc, #96]	; (8006d94 <TIM_OC2_SetConfig+0xfc>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d113      	bne.n	8006d60 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d3e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d46:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	695b      	ldr	r3, [r3, #20]
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	693a      	ldr	r2, [r7, #16]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	699b      	ldr	r3, [r3, #24]
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	693a      	ldr	r2, [r7, #16]
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	693a      	ldr	r2, [r7, #16]
 8006d64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	685a      	ldr	r2, [r3, #4]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	621a      	str	r2, [r3, #32]
}
 8006d7a:	bf00      	nop
 8006d7c:	371c      	adds	r7, #28
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d84:	4770      	bx	lr
 8006d86:	bf00      	nop
 8006d88:	40012c00 	.word	0x40012c00
 8006d8c:	40014000 	.word	0x40014000
 8006d90:	40014400 	.word	0x40014400
 8006d94:	40014800 	.word	0x40014800

08006d98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b087      	sub	sp, #28
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a1b      	ldr	r3, [r3, #32]
 8006da6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a1b      	ldr	r3, [r3, #32]
 8006db2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	69db      	ldr	r3, [r3, #28]
 8006dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f023 0303 	bic.w	r3, r3, #3
 8006dd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006de4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	021b      	lsls	r3, r3, #8
 8006dec:	697a      	ldr	r2, [r7, #20]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4a23      	ldr	r2, [pc, #140]	; (8006e84 <TIM_OC3_SetConfig+0xec>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d10d      	bne.n	8006e16 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	021b      	lsls	r3, r3, #8
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e14:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a1a      	ldr	r2, [pc, #104]	; (8006e84 <TIM_OC3_SetConfig+0xec>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d00b      	beq.n	8006e36 <TIM_OC3_SetConfig+0x9e>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4a19      	ldr	r2, [pc, #100]	; (8006e88 <TIM_OC3_SetConfig+0xf0>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d007      	beq.n	8006e36 <TIM_OC3_SetConfig+0x9e>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4a18      	ldr	r2, [pc, #96]	; (8006e8c <TIM_OC3_SetConfig+0xf4>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d003      	beq.n	8006e36 <TIM_OC3_SetConfig+0x9e>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a17      	ldr	r2, [pc, #92]	; (8006e90 <TIM_OC3_SetConfig+0xf8>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d113      	bne.n	8006e5e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	695b      	ldr	r3, [r3, #20]
 8006e4a:	011b      	lsls	r3, r3, #4
 8006e4c:	693a      	ldr	r2, [r7, #16]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	699b      	ldr	r3, [r3, #24]
 8006e56:	011b      	lsls	r3, r3, #4
 8006e58:	693a      	ldr	r2, [r7, #16]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	693a      	ldr	r2, [r7, #16]
 8006e62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	685a      	ldr	r2, [r3, #4]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	697a      	ldr	r2, [r7, #20]
 8006e76:	621a      	str	r2, [r3, #32]
}
 8006e78:	bf00      	nop
 8006e7a:	371c      	adds	r7, #28
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr
 8006e84:	40012c00 	.word	0x40012c00
 8006e88:	40014000 	.word	0x40014000
 8006e8c:	40014400 	.word	0x40014400
 8006e90:	40014800 	.word	0x40014800

08006e94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b087      	sub	sp, #28
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a1b      	ldr	r3, [r3, #32]
 8006eae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	69db      	ldr	r3, [r3, #28]
 8006eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ec2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ece:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	021b      	lsls	r3, r3, #8
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ee2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	031b      	lsls	r3, r3, #12
 8006eea:	693a      	ldr	r2, [r7, #16]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a16      	ldr	r2, [pc, #88]	; (8006f4c <TIM_OC4_SetConfig+0xb8>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d00b      	beq.n	8006f10 <TIM_OC4_SetConfig+0x7c>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a15      	ldr	r2, [pc, #84]	; (8006f50 <TIM_OC4_SetConfig+0xbc>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d007      	beq.n	8006f10 <TIM_OC4_SetConfig+0x7c>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a14      	ldr	r2, [pc, #80]	; (8006f54 <TIM_OC4_SetConfig+0xc0>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d003      	beq.n	8006f10 <TIM_OC4_SetConfig+0x7c>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4a13      	ldr	r2, [pc, #76]	; (8006f58 <TIM_OC4_SetConfig+0xc4>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d109      	bne.n	8006f24 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	695b      	ldr	r3, [r3, #20]
 8006f1c:	019b      	lsls	r3, r3, #6
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	68fa      	ldr	r2, [r7, #12]
 8006f2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	685a      	ldr	r2, [r3, #4]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	693a      	ldr	r2, [r7, #16]
 8006f3c:	621a      	str	r2, [r3, #32]
}
 8006f3e:	bf00      	nop
 8006f40:	371c      	adds	r7, #28
 8006f42:	46bd      	mov	sp, r7
 8006f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f48:	4770      	bx	lr
 8006f4a:	bf00      	nop
 8006f4c:	40012c00 	.word	0x40012c00
 8006f50:	40014000 	.word	0x40014000
 8006f54:	40014400 	.word	0x40014400
 8006f58:	40014800 	.word	0x40014800

08006f5c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b087      	sub	sp, #28
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a1b      	ldr	r3, [r3, #32]
 8006f6a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6a1b      	ldr	r3, [r3, #32]
 8006f76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68fa      	ldr	r2, [r7, #12]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006fa0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	041b      	lsls	r3, r3, #16
 8006fa8:	693a      	ldr	r2, [r7, #16]
 8006faa:	4313      	orrs	r3, r2
 8006fac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4a15      	ldr	r2, [pc, #84]	; (8007008 <TIM_OC5_SetConfig+0xac>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d00b      	beq.n	8006fce <TIM_OC5_SetConfig+0x72>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	4a14      	ldr	r2, [pc, #80]	; (800700c <TIM_OC5_SetConfig+0xb0>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d007      	beq.n	8006fce <TIM_OC5_SetConfig+0x72>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4a13      	ldr	r2, [pc, #76]	; (8007010 <TIM_OC5_SetConfig+0xb4>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d003      	beq.n	8006fce <TIM_OC5_SetConfig+0x72>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	4a12      	ldr	r2, [pc, #72]	; (8007014 <TIM_OC5_SetConfig+0xb8>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d109      	bne.n	8006fe2 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fd4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	695b      	ldr	r3, [r3, #20]
 8006fda:	021b      	lsls	r3, r3, #8
 8006fdc:	697a      	ldr	r2, [r7, #20]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	697a      	ldr	r2, [r7, #20]
 8006fe6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	68fa      	ldr	r2, [r7, #12]
 8006fec:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	685a      	ldr	r2, [r3, #4]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	621a      	str	r2, [r3, #32]
}
 8006ffc:	bf00      	nop
 8006ffe:	371c      	adds	r7, #28
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr
 8007008:	40012c00 	.word	0x40012c00
 800700c:	40014000 	.word	0x40014000
 8007010:	40014400 	.word	0x40014400
 8007014:	40014800 	.word	0x40014800

08007018 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007018:	b480      	push	{r7}
 800701a:	b087      	sub	sp, #28
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6a1b      	ldr	r3, [r3, #32]
 8007026:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6a1b      	ldr	r3, [r3, #32]
 8007032:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800703e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007046:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800704a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	021b      	lsls	r3, r3, #8
 8007052:	68fa      	ldr	r2, [r7, #12]
 8007054:	4313      	orrs	r3, r2
 8007056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800705e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	051b      	lsls	r3, r3, #20
 8007066:	693a      	ldr	r2, [r7, #16]
 8007068:	4313      	orrs	r3, r2
 800706a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4a16      	ldr	r2, [pc, #88]	; (80070c8 <TIM_OC6_SetConfig+0xb0>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d00b      	beq.n	800708c <TIM_OC6_SetConfig+0x74>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	4a15      	ldr	r2, [pc, #84]	; (80070cc <TIM_OC6_SetConfig+0xb4>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d007      	beq.n	800708c <TIM_OC6_SetConfig+0x74>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	4a14      	ldr	r2, [pc, #80]	; (80070d0 <TIM_OC6_SetConfig+0xb8>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d003      	beq.n	800708c <TIM_OC6_SetConfig+0x74>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	4a13      	ldr	r2, [pc, #76]	; (80070d4 <TIM_OC6_SetConfig+0xbc>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d109      	bne.n	80070a0 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007092:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	695b      	ldr	r3, [r3, #20]
 8007098:	029b      	lsls	r3, r3, #10
 800709a:	697a      	ldr	r2, [r7, #20]
 800709c:	4313      	orrs	r3, r2
 800709e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	697a      	ldr	r2, [r7, #20]
 80070a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	685a      	ldr	r2, [r3, #4]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	693a      	ldr	r2, [r7, #16]
 80070b8:	621a      	str	r2, [r3, #32]
}
 80070ba:	bf00      	nop
 80070bc:	371c      	adds	r7, #28
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop
 80070c8:	40012c00 	.word	0x40012c00
 80070cc:	40014000 	.word	0x40014000
 80070d0:	40014400 	.word	0x40014400
 80070d4:	40014800 	.word	0x40014800

080070d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070d8:	b480      	push	{r7}
 80070da:	b087      	sub	sp, #28
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	f003 031f 	and.w	r3, r3, #31
 80070ea:	2201      	movs	r2, #1
 80070ec:	fa02 f303 	lsl.w	r3, r2, r3
 80070f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6a1a      	ldr	r2, [r3, #32]
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	43db      	mvns	r3, r3
 80070fa:	401a      	ands	r2, r3
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6a1a      	ldr	r2, [r3, #32]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	f003 031f 	and.w	r3, r3, #31
 800710a:	6879      	ldr	r1, [r7, #4]
 800710c:	fa01 f303 	lsl.w	r3, r1, r3
 8007110:	431a      	orrs	r2, r3
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	621a      	str	r2, [r3, #32]
}
 8007116:	bf00      	nop
 8007118:	371c      	adds	r7, #28
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
	...

08007124 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007134:	2b01      	cmp	r3, #1
 8007136:	d101      	bne.n	800713c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007138:	2302      	movs	r3, #2
 800713a:	e054      	b.n	80071e6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2202      	movs	r2, #2
 8007148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a24      	ldr	r2, [pc, #144]	; (80071f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d108      	bne.n	8007178 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800716c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	68fa      	ldr	r2, [r7, #12]
 8007174:	4313      	orrs	r3, r2
 8007176:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800717e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	4313      	orrs	r3, r2
 8007188:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a17      	ldr	r2, [pc, #92]	; (80071f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d00e      	beq.n	80071ba <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071a4:	d009      	beq.n	80071ba <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a13      	ldr	r2, [pc, #76]	; (80071f8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d004      	beq.n	80071ba <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a11      	ldr	r2, [pc, #68]	; (80071fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d10c      	bne.n	80071d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	4313      	orrs	r3, r2
 80071ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68ba      	ldr	r2, [r7, #8]
 80071d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071e4:	2300      	movs	r3, #0
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3714      	adds	r7, #20
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop
 80071f4:	40012c00 	.word	0x40012c00
 80071f8:	40000400 	.word	0x40000400
 80071fc:	40014000 	.word	0x40014000

08007200 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007200:	b480      	push	{r7}
 8007202:	b085      	sub	sp, #20
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800720a:	2300      	movs	r3, #0
 800720c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007214:	2b01      	cmp	r3, #1
 8007216:	d101      	bne.n	800721c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007218:	2302      	movs	r3, #2
 800721a:	e060      	b.n	80072de <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	68db      	ldr	r3, [r3, #12]
 800722e:	4313      	orrs	r3, r2
 8007230:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	4313      	orrs	r3, r2
 800723e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	4313      	orrs	r3, r2
 800724c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4313      	orrs	r3, r2
 800725a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	4313      	orrs	r3, r2
 8007268:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	695b      	ldr	r3, [r3, #20]
 8007274:	4313      	orrs	r3, r2
 8007276:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007282:	4313      	orrs	r3, r2
 8007284:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	699b      	ldr	r3, [r3, #24]
 8007290:	041b      	lsls	r3, r3, #16
 8007292:	4313      	orrs	r3, r2
 8007294:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a14      	ldr	r2, [pc, #80]	; (80072ec <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d115      	bne.n	80072cc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072aa:	051b      	lsls	r3, r3, #20
 80072ac:	4313      	orrs	r3, r2
 80072ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	6a1b      	ldr	r3, [r3, #32]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	68fa      	ldr	r2, [r7, #12]
 80072d2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072dc:	2300      	movs	r3, #0
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3714      	adds	r7, #20
 80072e2:	46bd      	mov	sp, r7
 80072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e8:	4770      	bx	lr
 80072ea:	bf00      	nop
 80072ec:	40012c00 	.word	0x40012c00

080072f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072f8:	bf00      	nop
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800730c:	bf00      	nop
 800730e:	370c      	adds	r7, #12
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007320:	bf00      	nop
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b082      	sub	sp, #8
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d101      	bne.n	800733e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	e040      	b.n	80073c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007342:	2b00      	cmp	r3, #0
 8007344:	d106      	bne.n	8007354 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f7fb f87a 	bl	8002448 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2224      	movs	r2, #36	; 0x24
 8007358:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f022 0201 	bic.w	r2, r2, #1
 8007368:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fc00 	bl	8007b70 <UART_SetConfig>
 8007370:	4603      	mov	r3, r0
 8007372:	2b01      	cmp	r3, #1
 8007374:	d101      	bne.n	800737a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e022      	b.n	80073c0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737e:	2b00      	cmp	r3, #0
 8007380:	d002      	beq.n	8007388 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 fd2a 	bl	8007ddc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	685a      	ldr	r2, [r3, #4]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007396:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	689a      	ldr	r2, [r3, #8]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f042 0201 	orr.w	r2, r2, #1
 80073b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f000 fdb1 	bl	8007f20 <UART_CheckIdleState>
 80073be:	4603      	mov	r3, r0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3708      	adds	r7, #8
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b08a      	sub	sp, #40	; 0x28
 80073cc:	af02      	add	r7, sp, #8
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	603b      	str	r3, [r7, #0]
 80073d4:	4613      	mov	r3, r2
 80073d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073dc:	2b20      	cmp	r3, #32
 80073de:	d178      	bne.n	80074d2 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d002      	beq.n	80073ec <HAL_UART_Transmit+0x24>
 80073e6:	88fb      	ldrh	r3, [r7, #6]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d101      	bne.n	80073f0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	e071      	b.n	80074d4 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2221      	movs	r2, #33	; 0x21
 80073fc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80073fe:	f7fb f975 	bl	80026ec <HAL_GetTick>
 8007402:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	88fa      	ldrh	r2, [r7, #6]
 8007408:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	88fa      	ldrh	r2, [r7, #6]
 8007410:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800741c:	d108      	bne.n	8007430 <HAL_UART_Transmit+0x68>
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d104      	bne.n	8007430 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007426:	2300      	movs	r3, #0
 8007428:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	61bb      	str	r3, [r7, #24]
 800742e:	e003      	b.n	8007438 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007434:	2300      	movs	r3, #0
 8007436:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007438:	e030      	b.n	800749c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	9300      	str	r3, [sp, #0]
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	2200      	movs	r2, #0
 8007442:	2180      	movs	r1, #128	; 0x80
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f000 fe13 	bl	8008070 <UART_WaitOnFlagUntilTimeout>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d004      	beq.n	800745a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2220      	movs	r2, #32
 8007454:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007456:	2303      	movs	r3, #3
 8007458:	e03c      	b.n	80074d4 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d10b      	bne.n	8007478 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007460:	69bb      	ldr	r3, [r7, #24]
 8007462:	881a      	ldrh	r2, [r3, #0]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800746c:	b292      	uxth	r2, r2
 800746e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	3302      	adds	r3, #2
 8007474:	61bb      	str	r3, [r7, #24]
 8007476:	e008      	b.n	800748a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	781a      	ldrb	r2, [r3, #0]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	b292      	uxth	r2, r2
 8007482:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007484:	69fb      	ldr	r3, [r7, #28]
 8007486:	3301      	adds	r3, #1
 8007488:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007490:	b29b      	uxth	r3, r3
 8007492:	3b01      	subs	r3, #1
 8007494:	b29a      	uxth	r2, r3
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d1c8      	bne.n	800743a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	9300      	str	r3, [sp, #0]
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	2200      	movs	r2, #0
 80074b0:	2140      	movs	r1, #64	; 0x40
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	f000 fddc 	bl	8008070 <UART_WaitOnFlagUntilTimeout>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d004      	beq.n	80074c8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2220      	movs	r2, #32
 80074c2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e005      	b.n	80074d4 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2220      	movs	r2, #32
 80074cc:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80074ce:	2300      	movs	r3, #0
 80074d0:	e000      	b.n	80074d4 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80074d2:	2302      	movs	r3, #2
  }
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3720      	adds	r7, #32
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b08a      	sub	sp, #40	; 0x28
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	4613      	mov	r3, r2
 80074e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074f0:	2b20      	cmp	r3, #32
 80074f2:	d132      	bne.n	800755a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d002      	beq.n	8007500 <HAL_UART_Receive_IT+0x24>
 80074fa:	88fb      	ldrh	r3, [r7, #6]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d101      	bne.n	8007504 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	e02b      	b.n	800755c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2200      	movs	r2, #0
 8007508:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007514:	2b00      	cmp	r3, #0
 8007516:	d018      	beq.n	800754a <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	e853 3f00 	ldrex	r3, [r3]
 8007524:	613b      	str	r3, [r7, #16]
   return(result);
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800752c:	627b      	str	r3, [r7, #36]	; 0x24
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	461a      	mov	r2, r3
 8007534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007536:	623b      	str	r3, [r7, #32]
 8007538:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800753a:	69f9      	ldr	r1, [r7, #28]
 800753c:	6a3a      	ldr	r2, [r7, #32]
 800753e:	e841 2300 	strex	r3, r2, [r1]
 8007542:	61bb      	str	r3, [r7, #24]
   return(result);
 8007544:	69bb      	ldr	r3, [r7, #24]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d1e6      	bne.n	8007518 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800754a:	88fb      	ldrh	r3, [r7, #6]
 800754c:	461a      	mov	r2, r3
 800754e:	68b9      	ldr	r1, [r7, #8]
 8007550:	68f8      	ldr	r0, [r7, #12]
 8007552:	f000 fdf5 	bl	8008140 <UART_Start_Receive_IT>
 8007556:	4603      	mov	r3, r0
 8007558:	e000      	b.n	800755c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800755a:	2302      	movs	r3, #2
  }
}
 800755c:	4618      	mov	r0, r3
 800755e:	3728      	adds	r7, #40	; 0x28
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b0ba      	sub	sp, #232	; 0xe8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	69db      	ldr	r3, [r3, #28]
 8007572:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800758a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800758e:	f640 030f 	movw	r3, #2063	; 0x80f
 8007592:	4013      	ands	r3, r2
 8007594:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007598:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800759c:	2b00      	cmp	r3, #0
 800759e:	d115      	bne.n	80075cc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80075a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075a4:	f003 0320 	and.w	r3, r3, #32
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d00f      	beq.n	80075cc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80075ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075b0:	f003 0320 	and.w	r3, r3, #32
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d009      	beq.n	80075cc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f000 82ab 	beq.w	8007b18 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	4798      	blx	r3
      }
      return;
 80075ca:	e2a5      	b.n	8007b18 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80075cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	f000 8117 	beq.w	8007804 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80075d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d106      	bne.n	80075f0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80075e2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80075e6:	4b85      	ldr	r3, [pc, #532]	; (80077fc <HAL_UART_IRQHandler+0x298>)
 80075e8:	4013      	ands	r3, r2
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	f000 810a 	beq.w	8007804 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80075f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075f4:	f003 0301 	and.w	r3, r3, #1
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d011      	beq.n	8007620 <HAL_UART_IRQHandler+0xbc>
 80075fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007604:	2b00      	cmp	r3, #0
 8007606:	d00b      	beq.n	8007620 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2201      	movs	r2, #1
 800760e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007616:	f043 0201 	orr.w	r2, r3, #1
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007624:	f003 0302 	and.w	r3, r3, #2
 8007628:	2b00      	cmp	r3, #0
 800762a:	d011      	beq.n	8007650 <HAL_UART_IRQHandler+0xec>
 800762c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007630:	f003 0301 	and.w	r3, r3, #1
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00b      	beq.n	8007650 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2202      	movs	r2, #2
 800763e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007646:	f043 0204 	orr.w	r2, r3, #4
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007654:	f003 0304 	and.w	r3, r3, #4
 8007658:	2b00      	cmp	r3, #0
 800765a:	d011      	beq.n	8007680 <HAL_UART_IRQHandler+0x11c>
 800765c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007660:	f003 0301 	and.w	r3, r3, #1
 8007664:	2b00      	cmp	r3, #0
 8007666:	d00b      	beq.n	8007680 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2204      	movs	r2, #4
 800766e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007676:	f043 0202 	orr.w	r2, r3, #2
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007684:	f003 0308 	and.w	r3, r3, #8
 8007688:	2b00      	cmp	r3, #0
 800768a:	d017      	beq.n	80076bc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800768c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007690:	f003 0320 	and.w	r3, r3, #32
 8007694:	2b00      	cmp	r3, #0
 8007696:	d105      	bne.n	80076a4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007698:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800769c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d00b      	beq.n	80076bc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2208      	movs	r2, #8
 80076aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076b2:	f043 0208 	orr.w	r2, r3, #8
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80076bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d012      	beq.n	80076ee <HAL_UART_IRQHandler+0x18a>
 80076c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d00c      	beq.n	80076ee <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80076dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076e4:	f043 0220 	orr.w	r2, r3, #32
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	f000 8211 	beq.w	8007b1c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80076fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076fe:	f003 0320 	and.w	r3, r3, #32
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00d      	beq.n	8007722 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007706:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800770a:	f003 0320 	and.w	r3, r3, #32
 800770e:	2b00      	cmp	r3, #0
 8007710:	d007      	beq.n	8007722 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007716:	2b00      	cmp	r3, #0
 8007718:	d003      	beq.n	8007722 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007728:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007736:	2b40      	cmp	r3, #64	; 0x40
 8007738:	d005      	beq.n	8007746 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800773a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800773e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007742:	2b00      	cmp	r3, #0
 8007744:	d04f      	beq.n	80077e6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f000 fdc0 	bl	80082cc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	689b      	ldr	r3, [r3, #8]
 8007752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007756:	2b40      	cmp	r3, #64	; 0x40
 8007758:	d141      	bne.n	80077de <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	3308      	adds	r3, #8
 8007760:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007764:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007768:	e853 3f00 	ldrex	r3, [r3]
 800776c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007770:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007774:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007778:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	3308      	adds	r3, #8
 8007782:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007786:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800778a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007792:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007796:	e841 2300 	strex	r3, r2, [r1]
 800779a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800779e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1d9      	bne.n	800775a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d013      	beq.n	80077d6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077b2:	4a13      	ldr	r2, [pc, #76]	; (8007800 <HAL_UART_IRQHandler+0x29c>)
 80077b4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7fc fa26 	bl	8003c0c <HAL_DMA_Abort_IT>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d017      	beq.n	80077f6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077cc:	687a      	ldr	r2, [r7, #4]
 80077ce:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80077d0:	4610      	mov	r0, r2
 80077d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077d4:	e00f      	b.n	80077f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 f9b4 	bl	8007b44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077dc:	e00b      	b.n	80077f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 f9b0 	bl	8007b44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077e4:	e007      	b.n	80077f6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 f9ac 	bl	8007b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80077f4:	e192      	b.n	8007b1c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077f6:	bf00      	nop
    return;
 80077f8:	e190      	b.n	8007b1c <HAL_UART_IRQHandler+0x5b8>
 80077fa:	bf00      	nop
 80077fc:	04000120 	.word	0x04000120
 8007800:	08008395 	.word	0x08008395

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007808:	2b01      	cmp	r3, #1
 800780a:	f040 814b 	bne.w	8007aa4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800780e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007812:	f003 0310 	and.w	r3, r3, #16
 8007816:	2b00      	cmp	r3, #0
 8007818:	f000 8144 	beq.w	8007aa4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800781c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007820:	f003 0310 	and.w	r3, r3, #16
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 813d 	beq.w	8007aa4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2210      	movs	r2, #16
 8007830:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800783c:	2b40      	cmp	r3, #64	; 0x40
 800783e:	f040 80b5 	bne.w	80079ac <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800784e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007852:	2b00      	cmp	r3, #0
 8007854:	f000 8164 	beq.w	8007b20 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800785e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007862:	429a      	cmp	r2, r3
 8007864:	f080 815c 	bcs.w	8007b20 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800786e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007876:	699b      	ldr	r3, [r3, #24]
 8007878:	2b20      	cmp	r3, #32
 800787a:	f000 8086 	beq.w	800798a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007886:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800788a:	e853 3f00 	ldrex	r3, [r3]
 800788e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007892:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007896:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800789a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	461a      	mov	r2, r3
 80078a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80078a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80078ac:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80078b4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80078b8:	e841 2300 	strex	r3, r2, [r1]
 80078bc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80078c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d1da      	bne.n	800787e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	3308      	adds	r3, #8
 80078ce:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80078d2:	e853 3f00 	ldrex	r3, [r3]
 80078d6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80078d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80078da:	f023 0301 	bic.w	r3, r3, #1
 80078de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	3308      	adds	r3, #8
 80078e8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80078ec:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80078f0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80078f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80078f8:	e841 2300 	strex	r3, r2, [r1]
 80078fc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80078fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007900:	2b00      	cmp	r3, #0
 8007902:	d1e1      	bne.n	80078c8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	3308      	adds	r3, #8
 800790a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800790e:	e853 3f00 	ldrex	r3, [r3]
 8007912:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007914:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800791a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	3308      	adds	r3, #8
 8007924:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007928:	66fa      	str	r2, [r7, #108]	; 0x6c
 800792a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800792e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007930:	e841 2300 	strex	r3, r2, [r1]
 8007934:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007936:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007938:	2b00      	cmp	r3, #0
 800793a:	d1e3      	bne.n	8007904 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2220      	movs	r2, #32
 8007940:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007952:	e853 3f00 	ldrex	r3, [r3]
 8007956:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007958:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800795a:	f023 0310 	bic.w	r3, r3, #16
 800795e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	461a      	mov	r2, r3
 8007968:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800796c:	65bb      	str	r3, [r7, #88]	; 0x58
 800796e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007970:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007972:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007974:	e841 2300 	strex	r3, r2, [r1]
 8007978:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800797a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1e4      	bne.n	800794a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007984:	4618      	mov	r0, r3
 8007986:	f7fc f908 	bl	8003b9a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2202      	movs	r2, #2
 800798e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800799c:	b29b      	uxth	r3, r3
 800799e:	1ad3      	subs	r3, r2, r3
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	4619      	mov	r1, r3
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f000 f8d7 	bl	8007b58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80079aa:	e0b9      	b.n	8007b20 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	f000 80ab 	beq.w	8007b24 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80079ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	f000 80a6 	beq.w	8007b24 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e0:	e853 3f00 	ldrex	r3, [r3]
 80079e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80079e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80079ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	461a      	mov	r2, r3
 80079f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80079fa:	647b      	str	r3, [r7, #68]	; 0x44
 80079fc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007a00:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a02:	e841 2300 	strex	r3, r2, [r1]
 8007a06:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d1e4      	bne.n	80079d8 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	3308      	adds	r3, #8
 8007a14:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a18:	e853 3f00 	ldrex	r3, [r3]
 8007a1c:	623b      	str	r3, [r7, #32]
   return(result);
 8007a1e:	6a3b      	ldr	r3, [r7, #32]
 8007a20:	f023 0301 	bic.w	r3, r3, #1
 8007a24:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	3308      	adds	r3, #8
 8007a2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007a32:	633a      	str	r2, [r7, #48]	; 0x30
 8007a34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a3a:	e841 2300 	strex	r3, r2, [r1]
 8007a3e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1e3      	bne.n	8007a0e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2220      	movs	r2, #32
 8007a4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	e853 3f00 	ldrex	r3, [r3]
 8007a66:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f023 0310 	bic.w	r3, r3, #16
 8007a6e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	461a      	mov	r2, r3
 8007a78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007a7c:	61fb      	str	r3, [r7, #28]
 8007a7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a80:	69b9      	ldr	r1, [r7, #24]
 8007a82:	69fa      	ldr	r2, [r7, #28]
 8007a84:	e841 2300 	strex	r3, r2, [r1]
 8007a88:	617b      	str	r3, [r7, #20]
   return(result);
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d1e4      	bne.n	8007a5a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2202      	movs	r2, #2
 8007a94:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a96:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a9a:	4619      	mov	r1, r3
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f000 f85b 	bl	8007b58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007aa2:	e03f      	b.n	8007b24 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007aa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aa8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00e      	beq.n	8007ace <HAL_UART_IRQHandler+0x56a>
 8007ab0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ab4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d008      	beq.n	8007ace <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007ac4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fe4c 	bl	8008764 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007acc:	e02d      	b.n	8007b2a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00e      	beq.n	8007af8 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007ada:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d008      	beq.n	8007af8 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d01c      	beq.n	8007b28 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	4798      	blx	r3
    }
    return;
 8007af6:	e017      	b.n	8007b28 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d012      	beq.n	8007b2a <HAL_UART_IRQHandler+0x5c6>
 8007b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d00c      	beq.n	8007b2a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 fc55 	bl	80083c0 <UART_EndTransmit_IT>
    return;
 8007b16:	e008      	b.n	8007b2a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007b18:	bf00      	nop
 8007b1a:	e006      	b.n	8007b2a <HAL_UART_IRQHandler+0x5c6>
    return;
 8007b1c:	bf00      	nop
 8007b1e:	e004      	b.n	8007b2a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007b20:	bf00      	nop
 8007b22:	e002      	b.n	8007b2a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007b24:	bf00      	nop
 8007b26:	e000      	b.n	8007b2a <HAL_UART_IRQHandler+0x5c6>
    return;
 8007b28:	bf00      	nop
  }

}
 8007b2a:	37e8      	adds	r7, #232	; 0xe8
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007b38:	bf00      	nop
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b4c:	bf00      	nop
 8007b4e:	370c      	adds	r7, #12
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr

08007b58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	460b      	mov	r3, r1
 8007b62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b64:	bf00      	nop
 8007b66:	370c      	adds	r7, #12
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b088      	sub	sp, #32
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	689a      	ldr	r2, [r3, #8]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	431a      	orrs	r2, r3
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	695b      	ldr	r3, [r3, #20]
 8007b8a:	431a      	orrs	r2, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	69db      	ldr	r3, [r3, #28]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	4b8a      	ldr	r3, [pc, #552]	; (8007dc4 <UART_SetConfig+0x254>)
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	6812      	ldr	r2, [r2, #0]
 8007ba2:	6979      	ldr	r1, [r7, #20]
 8007ba4:	430b      	orrs	r3, r1
 8007ba6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	68da      	ldr	r2, [r3, #12]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	430a      	orrs	r2, r1
 8007bbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	699b      	ldr	r3, [r3, #24]
 8007bc2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6a1b      	ldr	r3, [r3, #32]
 8007bc8:	697a      	ldr	r2, [r7, #20]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	697a      	ldr	r2, [r7, #20]
 8007bde:	430a      	orrs	r2, r1
 8007be0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a78      	ldr	r2, [pc, #480]	; (8007dc8 <UART_SetConfig+0x258>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d120      	bne.n	8007c2e <UART_SetConfig+0xbe>
 8007bec:	4b77      	ldr	r3, [pc, #476]	; (8007dcc <UART_SetConfig+0x25c>)
 8007bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bf0:	f003 0303 	and.w	r3, r3, #3
 8007bf4:	2b03      	cmp	r3, #3
 8007bf6:	d817      	bhi.n	8007c28 <UART_SetConfig+0xb8>
 8007bf8:	a201      	add	r2, pc, #4	; (adr r2, 8007c00 <UART_SetConfig+0x90>)
 8007bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bfe:	bf00      	nop
 8007c00:	08007c11 	.word	0x08007c11
 8007c04:	08007c1d 	.word	0x08007c1d
 8007c08:	08007c23 	.word	0x08007c23
 8007c0c:	08007c17 	.word	0x08007c17
 8007c10:	2300      	movs	r3, #0
 8007c12:	77fb      	strb	r3, [r7, #31]
 8007c14:	e01d      	b.n	8007c52 <UART_SetConfig+0xe2>
 8007c16:	2302      	movs	r3, #2
 8007c18:	77fb      	strb	r3, [r7, #31]
 8007c1a:	e01a      	b.n	8007c52 <UART_SetConfig+0xe2>
 8007c1c:	2304      	movs	r3, #4
 8007c1e:	77fb      	strb	r3, [r7, #31]
 8007c20:	e017      	b.n	8007c52 <UART_SetConfig+0xe2>
 8007c22:	2308      	movs	r3, #8
 8007c24:	77fb      	strb	r3, [r7, #31]
 8007c26:	e014      	b.n	8007c52 <UART_SetConfig+0xe2>
 8007c28:	2310      	movs	r3, #16
 8007c2a:	77fb      	strb	r3, [r7, #31]
 8007c2c:	e011      	b.n	8007c52 <UART_SetConfig+0xe2>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a67      	ldr	r2, [pc, #412]	; (8007dd0 <UART_SetConfig+0x260>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d102      	bne.n	8007c3e <UART_SetConfig+0xce>
 8007c38:	2300      	movs	r3, #0
 8007c3a:	77fb      	strb	r3, [r7, #31]
 8007c3c:	e009      	b.n	8007c52 <UART_SetConfig+0xe2>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a64      	ldr	r2, [pc, #400]	; (8007dd4 <UART_SetConfig+0x264>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d102      	bne.n	8007c4e <UART_SetConfig+0xde>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	77fb      	strb	r3, [r7, #31]
 8007c4c:	e001      	b.n	8007c52 <UART_SetConfig+0xe2>
 8007c4e:	2310      	movs	r3, #16
 8007c50:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	69db      	ldr	r3, [r3, #28]
 8007c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c5a:	d15a      	bne.n	8007d12 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8007c5c:	7ffb      	ldrb	r3, [r7, #31]
 8007c5e:	2b08      	cmp	r3, #8
 8007c60:	d827      	bhi.n	8007cb2 <UART_SetConfig+0x142>
 8007c62:	a201      	add	r2, pc, #4	; (adr r2, 8007c68 <UART_SetConfig+0xf8>)
 8007c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c68:	08007c8d 	.word	0x08007c8d
 8007c6c:	08007c95 	.word	0x08007c95
 8007c70:	08007c9d 	.word	0x08007c9d
 8007c74:	08007cb3 	.word	0x08007cb3
 8007c78:	08007ca3 	.word	0x08007ca3
 8007c7c:	08007cb3 	.word	0x08007cb3
 8007c80:	08007cb3 	.word	0x08007cb3
 8007c84:	08007cb3 	.word	0x08007cb3
 8007c88:	08007cab 	.word	0x08007cab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c8c:	f7fe f948 	bl	8005f20 <HAL_RCC_GetPCLK1Freq>
 8007c90:	61b8      	str	r0, [r7, #24]
        break;
 8007c92:	e013      	b.n	8007cbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c94:	f7fe f966 	bl	8005f64 <HAL_RCC_GetPCLK2Freq>
 8007c98:	61b8      	str	r0, [r7, #24]
        break;
 8007c9a:	e00f      	b.n	8007cbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c9c:	4b4e      	ldr	r3, [pc, #312]	; (8007dd8 <UART_SetConfig+0x268>)
 8007c9e:	61bb      	str	r3, [r7, #24]
        break;
 8007ca0:	e00c      	b.n	8007cbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ca2:	f7fe f8c7 	bl	8005e34 <HAL_RCC_GetSysClockFreq>
 8007ca6:	61b8      	str	r0, [r7, #24]
        break;
 8007ca8:	e008      	b.n	8007cbc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007caa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007cae:	61bb      	str	r3, [r7, #24]
        break;
 8007cb0:	e004      	b.n	8007cbc <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	77bb      	strb	r3, [r7, #30]
        break;
 8007cba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007cbc:	69bb      	ldr	r3, [r7, #24]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d074      	beq.n	8007dac <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	005a      	lsls	r2, r3, #1
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	085b      	lsrs	r3, r3, #1
 8007ccc:	441a      	add	r2, r3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cd6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	2b0f      	cmp	r3, #15
 8007cdc:	d916      	bls.n	8007d0c <UART_SetConfig+0x19c>
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ce4:	d212      	bcs.n	8007d0c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	b29b      	uxth	r3, r3
 8007cea:	f023 030f 	bic.w	r3, r3, #15
 8007cee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	085b      	lsrs	r3, r3, #1
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	f003 0307 	and.w	r3, r3, #7
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	89fb      	ldrh	r3, [r7, #14]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	89fa      	ldrh	r2, [r7, #14]
 8007d08:	60da      	str	r2, [r3, #12]
 8007d0a:	e04f      	b.n	8007dac <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	77bb      	strb	r3, [r7, #30]
 8007d10:	e04c      	b.n	8007dac <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d12:	7ffb      	ldrb	r3, [r7, #31]
 8007d14:	2b08      	cmp	r3, #8
 8007d16:	d828      	bhi.n	8007d6a <UART_SetConfig+0x1fa>
 8007d18:	a201      	add	r2, pc, #4	; (adr r2, 8007d20 <UART_SetConfig+0x1b0>)
 8007d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d1e:	bf00      	nop
 8007d20:	08007d45 	.word	0x08007d45
 8007d24:	08007d4d 	.word	0x08007d4d
 8007d28:	08007d55 	.word	0x08007d55
 8007d2c:	08007d6b 	.word	0x08007d6b
 8007d30:	08007d5b 	.word	0x08007d5b
 8007d34:	08007d6b 	.word	0x08007d6b
 8007d38:	08007d6b 	.word	0x08007d6b
 8007d3c:	08007d6b 	.word	0x08007d6b
 8007d40:	08007d63 	.word	0x08007d63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d44:	f7fe f8ec 	bl	8005f20 <HAL_RCC_GetPCLK1Freq>
 8007d48:	61b8      	str	r0, [r7, #24]
        break;
 8007d4a:	e013      	b.n	8007d74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d4c:	f7fe f90a 	bl	8005f64 <HAL_RCC_GetPCLK2Freq>
 8007d50:	61b8      	str	r0, [r7, #24]
        break;
 8007d52:	e00f      	b.n	8007d74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d54:	4b20      	ldr	r3, [pc, #128]	; (8007dd8 <UART_SetConfig+0x268>)
 8007d56:	61bb      	str	r3, [r7, #24]
        break;
 8007d58:	e00c      	b.n	8007d74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d5a:	f7fe f86b 	bl	8005e34 <HAL_RCC_GetSysClockFreq>
 8007d5e:	61b8      	str	r0, [r7, #24]
        break;
 8007d60:	e008      	b.n	8007d74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d66:	61bb      	str	r3, [r7, #24]
        break;
 8007d68:	e004      	b.n	8007d74 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	77bb      	strb	r3, [r7, #30]
        break;
 8007d72:	bf00      	nop
    }

    if (pclk != 0U)
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d018      	beq.n	8007dac <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	085a      	lsrs	r2, r3, #1
 8007d80:	69bb      	ldr	r3, [r7, #24]
 8007d82:	441a      	add	r2, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d8c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	2b0f      	cmp	r3, #15
 8007d92:	d909      	bls.n	8007da8 <UART_SetConfig+0x238>
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d9a:	d205      	bcs.n	8007da8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	b29a      	uxth	r2, r3
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	60da      	str	r2, [r3, #12]
 8007da6:	e001      	b.n	8007dac <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007db8:	7fbb      	ldrb	r3, [r7, #30]
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3720      	adds	r7, #32
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	efff69f3 	.word	0xefff69f3
 8007dc8:	40013800 	.word	0x40013800
 8007dcc:	40021000 	.word	0x40021000
 8007dd0:	40004400 	.word	0x40004400
 8007dd4:	40004800 	.word	0x40004800
 8007dd8:	007a1200 	.word	0x007a1200

08007ddc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b083      	sub	sp, #12
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de8:	f003 0301 	and.w	r3, r3, #1
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00a      	beq.n	8007e06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	430a      	orrs	r2, r1
 8007e04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e0a:	f003 0302 	and.w	r3, r3, #2
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00a      	beq.n	8007e28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	430a      	orrs	r2, r1
 8007e26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e2c:	f003 0304 	and.w	r3, r3, #4
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00a      	beq.n	8007e4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	430a      	orrs	r2, r1
 8007e48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e4e:	f003 0308 	and.w	r3, r3, #8
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00a      	beq.n	8007e6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	430a      	orrs	r2, r1
 8007e6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e70:	f003 0310 	and.w	r3, r3, #16
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00a      	beq.n	8007e8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	430a      	orrs	r2, r1
 8007e8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e92:	f003 0320 	and.w	r3, r3, #32
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00a      	beq.n	8007eb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	430a      	orrs	r2, r1
 8007eae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d01a      	beq.n	8007ef2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	430a      	orrs	r2, r1
 8007ed0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007eda:	d10a      	bne.n	8007ef2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	430a      	orrs	r2, r1
 8007ef0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00a      	beq.n	8007f14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	430a      	orrs	r2, r1
 8007f12:	605a      	str	r2, [r3, #4]
  }
}
 8007f14:	bf00      	nop
 8007f16:	370c      	adds	r7, #12
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr

08007f20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b098      	sub	sp, #96	; 0x60
 8007f24:	af02      	add	r7, sp, #8
 8007f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f30:	f7fa fbdc 	bl	80026ec <HAL_GetTick>
 8007f34:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0308 	and.w	r3, r3, #8
 8007f40:	2b08      	cmp	r3, #8
 8007f42:	d12e      	bne.n	8007fa2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007f48:	9300      	str	r3, [sp, #0]
 8007f4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 f88c 	bl	8008070 <UART_WaitOnFlagUntilTimeout>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d021      	beq.n	8007fa2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f66:	e853 3f00 	ldrex	r3, [r3]
 8007f6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f72:	653b      	str	r3, [r7, #80]	; 0x50
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	461a      	mov	r2, r3
 8007f7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f7c:	647b      	str	r3, [r7, #68]	; 0x44
 8007f7e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f80:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007f82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007f84:	e841 2300 	strex	r3, r2, [r1]
 8007f88:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007f8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d1e6      	bne.n	8007f5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2220      	movs	r2, #32
 8007f94:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f9e:	2303      	movs	r3, #3
 8007fa0:	e062      	b.n	8008068 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f003 0304 	and.w	r3, r3, #4
 8007fac:	2b04      	cmp	r3, #4
 8007fae:	d149      	bne.n	8008044 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007fb4:	9300      	str	r3, [sp, #0]
 8007fb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007fb8:	2200      	movs	r2, #0
 8007fba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 f856 	bl	8008070 <UART_WaitOnFlagUntilTimeout>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d03c      	beq.n	8008044 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd2:	e853 3f00 	ldrex	r3, [r3]
 8007fd6:	623b      	str	r3, [r7, #32]
   return(result);
 8007fd8:	6a3b      	ldr	r3, [r7, #32]
 8007fda:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fe8:	633b      	str	r3, [r7, #48]	; 0x30
 8007fea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ff0:	e841 2300 	strex	r3, r2, [r1]
 8007ff4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d1e6      	bne.n	8007fca <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	3308      	adds	r3, #8
 8008002:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	e853 3f00 	ldrex	r3, [r3]
 800800a:	60fb      	str	r3, [r7, #12]
   return(result);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	f023 0301 	bic.w	r3, r3, #1
 8008012:	64bb      	str	r3, [r7, #72]	; 0x48
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	3308      	adds	r3, #8
 800801a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800801c:	61fa      	str	r2, [r7, #28]
 800801e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008020:	69b9      	ldr	r1, [r7, #24]
 8008022:	69fa      	ldr	r2, [r7, #28]
 8008024:	e841 2300 	strex	r3, r2, [r1]
 8008028:	617b      	str	r3, [r7, #20]
   return(result);
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d1e5      	bne.n	8007ffc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2220      	movs	r2, #32
 8008034:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008040:	2303      	movs	r3, #3
 8008042:	e011      	b.n	8008068 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2220      	movs	r2, #32
 8008048:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2220      	movs	r2, #32
 800804e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008066:	2300      	movs	r3, #0
}
 8008068:	4618      	mov	r0, r3
 800806a:	3758      	adds	r7, #88	; 0x58
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}

08008070 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	603b      	str	r3, [r7, #0]
 800807c:	4613      	mov	r3, r2
 800807e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008080:	e049      	b.n	8008116 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008082:	69bb      	ldr	r3, [r7, #24]
 8008084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008088:	d045      	beq.n	8008116 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800808a:	f7fa fb2f 	bl	80026ec <HAL_GetTick>
 800808e:	4602      	mov	r2, r0
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	69ba      	ldr	r2, [r7, #24]
 8008096:	429a      	cmp	r2, r3
 8008098:	d302      	bcc.n	80080a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800809a:	69bb      	ldr	r3, [r7, #24]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d101      	bne.n	80080a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80080a0:	2303      	movs	r3, #3
 80080a2:	e048      	b.n	8008136 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0304 	and.w	r3, r3, #4
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d031      	beq.n	8008116 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	69db      	ldr	r3, [r3, #28]
 80080b8:	f003 0308 	and.w	r3, r3, #8
 80080bc:	2b08      	cmp	r3, #8
 80080be:	d110      	bne.n	80080e2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	2208      	movs	r2, #8
 80080c6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f000 f8ff 	bl	80082cc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2208      	movs	r2, #8
 80080d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	e029      	b.n	8008136 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	69db      	ldr	r3, [r3, #28]
 80080e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80080ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080f0:	d111      	bne.n	8008116 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80080fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080fc:	68f8      	ldr	r0, [r7, #12]
 80080fe:	f000 f8e5 	bl	80082cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2220      	movs	r2, #32
 8008106:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2200      	movs	r2, #0
 800810e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008112:	2303      	movs	r3, #3
 8008114:	e00f      	b.n	8008136 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	69da      	ldr	r2, [r3, #28]
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	4013      	ands	r3, r2
 8008120:	68ba      	ldr	r2, [r7, #8]
 8008122:	429a      	cmp	r2, r3
 8008124:	bf0c      	ite	eq
 8008126:	2301      	moveq	r3, #1
 8008128:	2300      	movne	r3, #0
 800812a:	b2db      	uxtb	r3, r3
 800812c:	461a      	mov	r2, r3
 800812e:	79fb      	ldrb	r3, [r7, #7]
 8008130:	429a      	cmp	r2, r3
 8008132:	d0a6      	beq.n	8008082 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3710      	adds	r7, #16
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
	...

08008140 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008140:	b480      	push	{r7}
 8008142:	b097      	sub	sp, #92	; 0x5c
 8008144:	af00      	add	r7, sp, #0
 8008146:	60f8      	str	r0, [r7, #12]
 8008148:	60b9      	str	r1, [r7, #8]
 800814a:	4613      	mov	r3, r2
 800814c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	68ba      	ldr	r2, [r7, #8]
 8008152:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	88fa      	ldrh	r2, [r7, #6]
 8008158:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	88fa      	ldrh	r2, [r7, #6]
 8008160:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2200      	movs	r2, #0
 8008168:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008172:	d10e      	bne.n	8008192 <UART_Start_Receive_IT+0x52>
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	691b      	ldr	r3, [r3, #16]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d105      	bne.n	8008188 <UART_Start_Receive_IT+0x48>
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008182:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008186:	e02d      	b.n	80081e4 <UART_Start_Receive_IT+0xa4>
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	22ff      	movs	r2, #255	; 0xff
 800818c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008190:	e028      	b.n	80081e4 <UART_Start_Receive_IT+0xa4>
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	689b      	ldr	r3, [r3, #8]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d10d      	bne.n	80081b6 <UART_Start_Receive_IT+0x76>
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d104      	bne.n	80081ac <UART_Start_Receive_IT+0x6c>
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	22ff      	movs	r2, #255	; 0xff
 80081a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081aa:	e01b      	b.n	80081e4 <UART_Start_Receive_IT+0xa4>
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	227f      	movs	r2, #127	; 0x7f
 80081b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081b4:	e016      	b.n	80081e4 <UART_Start_Receive_IT+0xa4>
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80081be:	d10d      	bne.n	80081dc <UART_Start_Receive_IT+0x9c>
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	691b      	ldr	r3, [r3, #16]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d104      	bne.n	80081d2 <UART_Start_Receive_IT+0x92>
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	227f      	movs	r2, #127	; 0x7f
 80081cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081d0:	e008      	b.n	80081e4 <UART_Start_Receive_IT+0xa4>
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	223f      	movs	r2, #63	; 0x3f
 80081d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081da:	e003      	b.n	80081e4 <UART_Start_Receive_IT+0xa4>
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2222      	movs	r2, #34	; 0x22
 80081f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	3308      	adds	r3, #8
 80081fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081fe:	e853 3f00 	ldrex	r3, [r3]
 8008202:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008206:	f043 0301 	orr.w	r3, r3, #1
 800820a:	657b      	str	r3, [r7, #84]	; 0x54
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	3308      	adds	r3, #8
 8008212:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008214:	64ba      	str	r2, [r7, #72]	; 0x48
 8008216:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008218:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800821a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800821c:	e841 2300 	strex	r3, r2, [r1]
 8008220:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008222:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008224:	2b00      	cmp	r3, #0
 8008226:	d1e5      	bne.n	80081f4 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008230:	d107      	bne.n	8008242 <UART_Start_Receive_IT+0x102>
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d103      	bne.n	8008242 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	4a21      	ldr	r2, [pc, #132]	; (80082c4 <UART_Start_Receive_IT+0x184>)
 800823e:	669a      	str	r2, [r3, #104]	; 0x68
 8008240:	e002      	b.n	8008248 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	4a20      	ldr	r2, [pc, #128]	; (80082c8 <UART_Start_Receive_IT+0x188>)
 8008246:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	691b      	ldr	r3, [r3, #16]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d019      	beq.n	8008284 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008258:	e853 3f00 	ldrex	r3, [r3]
 800825c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800825e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008260:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008264:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	461a      	mov	r2, r3
 800826c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800826e:	637b      	str	r3, [r7, #52]	; 0x34
 8008270:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008272:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008274:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008276:	e841 2300 	strex	r3, r2, [r1]
 800827a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800827c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800827e:	2b00      	cmp	r3, #0
 8008280:	d1e6      	bne.n	8008250 <UART_Start_Receive_IT+0x110>
 8008282:	e018      	b.n	80082b6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	e853 3f00 	ldrex	r3, [r3]
 8008290:	613b      	str	r3, [r7, #16]
   return(result);
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	f043 0320 	orr.w	r3, r3, #32
 8008298:	653b      	str	r3, [r7, #80]	; 0x50
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	461a      	mov	r2, r3
 80082a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082a2:	623b      	str	r3, [r7, #32]
 80082a4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a6:	69f9      	ldr	r1, [r7, #28]
 80082a8:	6a3a      	ldr	r2, [r7, #32]
 80082aa:	e841 2300 	strex	r3, r2, [r1]
 80082ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1e6      	bne.n	8008284 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80082b6:	2300      	movs	r3, #0
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	375c      	adds	r7, #92	; 0x5c
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr
 80082c4:	080085bd 	.word	0x080085bd
 80082c8:	08008415 	.word	0x08008415

080082cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b095      	sub	sp, #84	; 0x54
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082dc:	e853 3f00 	ldrex	r3, [r3]
 80082e0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80082e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80082e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	461a      	mov	r2, r3
 80082f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082f2:	643b      	str	r3, [r7, #64]	; 0x40
 80082f4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80082f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80082fa:	e841 2300 	strex	r3, r2, [r1]
 80082fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008302:	2b00      	cmp	r3, #0
 8008304:	d1e6      	bne.n	80082d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	3308      	adds	r3, #8
 800830c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800830e:	6a3b      	ldr	r3, [r7, #32]
 8008310:	e853 3f00 	ldrex	r3, [r3]
 8008314:	61fb      	str	r3, [r7, #28]
   return(result);
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	f023 0301 	bic.w	r3, r3, #1
 800831c:	64bb      	str	r3, [r7, #72]	; 0x48
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	3308      	adds	r3, #8
 8008324:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008326:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008328:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800832a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800832c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800832e:	e841 2300 	strex	r3, r2, [r1]
 8008332:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008336:	2b00      	cmp	r3, #0
 8008338:	d1e5      	bne.n	8008306 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800833e:	2b01      	cmp	r3, #1
 8008340:	d118      	bne.n	8008374 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	e853 3f00 	ldrex	r3, [r3]
 800834e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	f023 0310 	bic.w	r3, r3, #16
 8008356:	647b      	str	r3, [r7, #68]	; 0x44
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	461a      	mov	r2, r3
 800835e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008360:	61bb      	str	r3, [r7, #24]
 8008362:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008364:	6979      	ldr	r1, [r7, #20]
 8008366:	69ba      	ldr	r2, [r7, #24]
 8008368:	e841 2300 	strex	r3, r2, [r1]
 800836c:	613b      	str	r3, [r7, #16]
   return(result);
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d1e6      	bne.n	8008342 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2220      	movs	r2, #32
 8008378:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2200      	movs	r2, #0
 8008386:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008388:	bf00      	nop
 800838a:	3754      	adds	r7, #84	; 0x54
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b084      	sub	sp, #16
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2200      	movs	r2, #0
 80083ae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083b2:	68f8      	ldr	r0, [r7, #12]
 80083b4:	f7ff fbc6 	bl	8007b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083b8:	bf00      	nop
 80083ba:	3710      	adds	r7, #16
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}

080083c0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b088      	sub	sp, #32
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	e853 3f00 	ldrex	r3, [r3]
 80083d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083dc:	61fb      	str	r3, [r7, #28]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	461a      	mov	r2, r3
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	61bb      	str	r3, [r7, #24]
 80083e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ea:	6979      	ldr	r1, [r7, #20]
 80083ec:	69ba      	ldr	r2, [r7, #24]
 80083ee:	e841 2300 	strex	r3, r2, [r1]
 80083f2:	613b      	str	r3, [r7, #16]
   return(result);
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d1e6      	bne.n	80083c8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2220      	movs	r2, #32
 80083fe:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2200      	movs	r2, #0
 8008404:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f7ff fb92 	bl	8007b30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800840c:	bf00      	nop
 800840e:	3720      	adds	r7, #32
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}

08008414 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b09c      	sub	sp, #112	; 0x70
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008422:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800842c:	2b22      	cmp	r3, #34	; 0x22
 800842e:	f040 80b9 	bne.w	80085a4 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008438:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800843c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8008440:	b2d9      	uxtb	r1, r3
 8008442:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008446:	b2da      	uxtb	r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800844c:	400a      	ands	r2, r1
 800844e:	b2d2      	uxtb	r2, r2
 8008450:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008456:	1c5a      	adds	r2, r3, #1
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008462:	b29b      	uxth	r3, r3
 8008464:	3b01      	subs	r3, #1
 8008466:	b29a      	uxth	r2, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008474:	b29b      	uxth	r3, r3
 8008476:	2b00      	cmp	r3, #0
 8008478:	f040 809c 	bne.w	80085b4 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008484:	e853 3f00 	ldrex	r3, [r3]
 8008488:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800848a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800848c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008490:	66bb      	str	r3, [r7, #104]	; 0x68
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	461a      	mov	r2, r3
 8008498:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800849a:	65bb      	str	r3, [r7, #88]	; 0x58
 800849c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80084a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80084a2:	e841 2300 	strex	r3, r2, [r1]
 80084a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80084a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1e6      	bne.n	800847c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	3308      	adds	r3, #8
 80084b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b8:	e853 3f00 	ldrex	r3, [r3]
 80084bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80084be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084c0:	f023 0301 	bic.w	r3, r3, #1
 80084c4:	667b      	str	r3, [r7, #100]	; 0x64
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	3308      	adds	r3, #8
 80084cc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80084ce:	647a      	str	r2, [r7, #68]	; 0x44
 80084d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80084d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80084d6:	e841 2300 	strex	r3, r2, [r1]
 80084da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80084dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d1e5      	bne.n	80084ae <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2220      	movs	r2, #32
 80084e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008500:	2b00      	cmp	r3, #0
 8008502:	d018      	beq.n	8008536 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800850c:	e853 3f00 	ldrex	r3, [r3]
 8008510:	623b      	str	r3, [r7, #32]
   return(result);
 8008512:	6a3b      	ldr	r3, [r7, #32]
 8008514:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008518:	663b      	str	r3, [r7, #96]	; 0x60
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	461a      	mov	r2, r3
 8008520:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008522:	633b      	str	r3, [r7, #48]	; 0x30
 8008524:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008526:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008528:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800852a:	e841 2300 	strex	r3, r2, [r1]
 800852e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008532:	2b00      	cmp	r3, #0
 8008534:	d1e6      	bne.n	8008504 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800853a:	2b01      	cmp	r3, #1
 800853c:	d12e      	bne.n	800859c <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	e853 3f00 	ldrex	r3, [r3]
 8008550:	60fb      	str	r3, [r7, #12]
   return(result);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f023 0310 	bic.w	r3, r3, #16
 8008558:	65fb      	str	r3, [r7, #92]	; 0x5c
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	461a      	mov	r2, r3
 8008560:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008562:	61fb      	str	r3, [r7, #28]
 8008564:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008566:	69b9      	ldr	r1, [r7, #24]
 8008568:	69fa      	ldr	r2, [r7, #28]
 800856a:	e841 2300 	strex	r3, r2, [r1]
 800856e:	617b      	str	r3, [r7, #20]
   return(result);
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1e6      	bne.n	8008544 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	69db      	ldr	r3, [r3, #28]
 800857c:	f003 0310 	and.w	r3, r3, #16
 8008580:	2b10      	cmp	r3, #16
 8008582:	d103      	bne.n	800858c <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	2210      	movs	r2, #16
 800858a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008592:	4619      	mov	r1, r3
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f7ff fadf 	bl	8007b58 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800859a:	e00b      	b.n	80085b4 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f7f8 fc05 	bl	8000dac <HAL_UART_RxCpltCallback>
}
 80085a2:	e007      	b.n	80085b4 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	699a      	ldr	r2, [r3, #24]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f042 0208 	orr.w	r2, r2, #8
 80085b2:	619a      	str	r2, [r3, #24]
}
 80085b4:	bf00      	nop
 80085b6:	3770      	adds	r7, #112	; 0x70
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}

080085bc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b09c      	sub	sp, #112	; 0x70
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085ca:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085d4:	2b22      	cmp	r3, #34	; 0x22
 80085d6:	f040 80b9 	bne.w	800874c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80085e0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085e8:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80085ea:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80085ee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80085f2:	4013      	ands	r3, r2
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80085f8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085fe:	1c9a      	adds	r2, r3, #2
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800860a:	b29b      	uxth	r3, r3
 800860c:	3b01      	subs	r3, #1
 800860e:	b29a      	uxth	r2, r3
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800861c:	b29b      	uxth	r3, r3
 800861e:	2b00      	cmp	r3, #0
 8008620:	f040 809c 	bne.w	800875c <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800862c:	e853 3f00 	ldrex	r3, [r3]
 8008630:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008632:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008634:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008638:	667b      	str	r3, [r7, #100]	; 0x64
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	461a      	mov	r2, r3
 8008640:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008642:	657b      	str	r3, [r7, #84]	; 0x54
 8008644:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008646:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008648:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800864a:	e841 2300 	strex	r3, r2, [r1]
 800864e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008650:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1e6      	bne.n	8008624 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	3308      	adds	r3, #8
 800865c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008660:	e853 3f00 	ldrex	r3, [r3]
 8008664:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008668:	f023 0301 	bic.w	r3, r3, #1
 800866c:	663b      	str	r3, [r7, #96]	; 0x60
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	3308      	adds	r3, #8
 8008674:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008676:	643a      	str	r2, [r7, #64]	; 0x40
 8008678:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800867c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800867e:	e841 2300 	strex	r3, r2, [r1]
 8008682:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008686:	2b00      	cmp	r3, #0
 8008688:	d1e5      	bne.n	8008656 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2220      	movs	r2, #32
 800868e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2200      	movs	r2, #0
 8008696:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d018      	beq.n	80086de <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b2:	6a3b      	ldr	r3, [r7, #32]
 80086b4:	e853 3f00 	ldrex	r3, [r3]
 80086b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80086ba:	69fb      	ldr	r3, [r7, #28]
 80086bc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80086c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	461a      	mov	r2, r3
 80086c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80086ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086cc:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80086d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086d2:	e841 2300 	strex	r3, r2, [r1]
 80086d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80086d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d1e6      	bne.n	80086ac <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d12e      	bne.n	8008744 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2200      	movs	r2, #0
 80086ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	e853 3f00 	ldrex	r3, [r3]
 80086f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	f023 0310 	bic.w	r3, r3, #16
 8008700:	65bb      	str	r3, [r7, #88]	; 0x58
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	461a      	mov	r2, r3
 8008708:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800870a:	61bb      	str	r3, [r7, #24]
 800870c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800870e:	6979      	ldr	r1, [r7, #20]
 8008710:	69ba      	ldr	r2, [r7, #24]
 8008712:	e841 2300 	strex	r3, r2, [r1]
 8008716:	613b      	str	r3, [r7, #16]
   return(result);
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1e6      	bne.n	80086ec <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	69db      	ldr	r3, [r3, #28]
 8008724:	f003 0310 	and.w	r3, r3, #16
 8008728:	2b10      	cmp	r3, #16
 800872a:	d103      	bne.n	8008734 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	2210      	movs	r2, #16
 8008732:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800873a:	4619      	mov	r1, r3
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f7ff fa0b 	bl	8007b58 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008742:	e00b      	b.n	800875c <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f7f8 fb31 	bl	8000dac <HAL_UART_RxCpltCallback>
}
 800874a:	e007      	b.n	800875c <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	699a      	ldr	r2, [r3, #24]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f042 0208 	orr.w	r2, r2, #8
 800875a:	619a      	str	r2, [r3, #24]
}
 800875c:	bf00      	nop
 800875e:	3770      	adds	r7, #112	; 0x70
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}

08008764 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008764:	b480      	push	{r7}
 8008766:	b083      	sub	sp, #12
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800876c:	bf00      	nop
 800876e:	370c      	adds	r7, #12
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr

08008778 <__libc_init_array>:
 8008778:	b570      	push	{r4, r5, r6, lr}
 800877a:	4d0d      	ldr	r5, [pc, #52]	; (80087b0 <__libc_init_array+0x38>)
 800877c:	4c0d      	ldr	r4, [pc, #52]	; (80087b4 <__libc_init_array+0x3c>)
 800877e:	1b64      	subs	r4, r4, r5
 8008780:	10a4      	asrs	r4, r4, #2
 8008782:	2600      	movs	r6, #0
 8008784:	42a6      	cmp	r6, r4
 8008786:	d109      	bne.n	800879c <__libc_init_array+0x24>
 8008788:	4d0b      	ldr	r5, [pc, #44]	; (80087b8 <__libc_init_array+0x40>)
 800878a:	4c0c      	ldr	r4, [pc, #48]	; (80087bc <__libc_init_array+0x44>)
 800878c:	f000 f860 	bl	8008850 <_init>
 8008790:	1b64      	subs	r4, r4, r5
 8008792:	10a4      	asrs	r4, r4, #2
 8008794:	2600      	movs	r6, #0
 8008796:	42a6      	cmp	r6, r4
 8008798:	d105      	bne.n	80087a6 <__libc_init_array+0x2e>
 800879a:	bd70      	pop	{r4, r5, r6, pc}
 800879c:	f855 3b04 	ldr.w	r3, [r5], #4
 80087a0:	4798      	blx	r3
 80087a2:	3601      	adds	r6, #1
 80087a4:	e7ee      	b.n	8008784 <__libc_init_array+0xc>
 80087a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80087aa:	4798      	blx	r3
 80087ac:	3601      	adds	r6, #1
 80087ae:	e7f2      	b.n	8008796 <__libc_init_array+0x1e>
 80087b0:	080088a8 	.word	0x080088a8
 80087b4:	080088a8 	.word	0x080088a8
 80087b8:	080088a8 	.word	0x080088a8
 80087bc:	080088ac 	.word	0x080088ac

080087c0 <memset>:
 80087c0:	4402      	add	r2, r0
 80087c2:	4603      	mov	r3, r0
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d100      	bne.n	80087ca <memset+0xa>
 80087c8:	4770      	bx	lr
 80087ca:	f803 1b01 	strb.w	r1, [r3], #1
 80087ce:	e7f9      	b.n	80087c4 <memset+0x4>

080087d0 <lrintf>:
 80087d0:	ee10 3a10 	vmov	r3, s0
 80087d4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80087d8:	f1a2 007f 	sub.w	r0, r2, #127	; 0x7f
 80087dc:	281e      	cmp	r0, #30
 80087de:	b082      	sub	sp, #8
 80087e0:	dc2e      	bgt.n	8008840 <lrintf+0x70>
 80087e2:	1c41      	adds	r1, r0, #1
 80087e4:	da02      	bge.n	80087ec <lrintf+0x1c>
 80087e6:	2000      	movs	r0, #0
 80087e8:	b002      	add	sp, #8
 80087ea:	4770      	bx	lr
 80087ec:	2816      	cmp	r0, #22
 80087ee:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 80087f2:	dd09      	ble.n	8008808 <lrintf+0x38>
 80087f4:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80087f8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80087fc:	3a96      	subs	r2, #150	; 0x96
 80087fe:	4090      	lsls	r0, r2
 8008800:	2900      	cmp	r1, #0
 8008802:	d0f1      	beq.n	80087e8 <lrintf+0x18>
 8008804:	4240      	negs	r0, r0
 8008806:	e7ef      	b.n	80087e8 <lrintf+0x18>
 8008808:	4b10      	ldr	r3, [pc, #64]	; (800884c <lrintf+0x7c>)
 800880a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800880e:	ed93 7a00 	vldr	s14, [r3]
 8008812:	ee37 0a00 	vadd.f32	s0, s14, s0
 8008816:	ed8d 0a01 	vstr	s0, [sp, #4]
 800881a:	eddd 7a01 	vldr	s15, [sp, #4]
 800881e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008822:	ee17 3a90 	vmov	r3, s15
 8008826:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800882a:	d0dc      	beq.n	80087e6 <lrintf+0x16>
 800882c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8008830:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8008834:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008838:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800883c:	40d8      	lsrs	r0, r3
 800883e:	e7df      	b.n	8008800 <lrintf+0x30>
 8008840:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008844:	ee17 0a90 	vmov	r0, s15
 8008848:	e7ce      	b.n	80087e8 <lrintf+0x18>
 800884a:	bf00      	nop
 800884c:	080088a0 	.word	0x080088a0

08008850 <_init>:
 8008850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008852:	bf00      	nop
 8008854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008856:	bc08      	pop	{r3}
 8008858:	469e      	mov	lr, r3
 800885a:	4770      	bx	lr

0800885c <_fini>:
 800885c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885e:	bf00      	nop
 8008860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008862:	bc08      	pop	{r3}
 8008864:	469e      	mov	lr, r3
 8008866:	4770      	bx	lr
