/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_9z | celloutsig_1_9z);
  assign celloutsig_0_11z = ~celloutsig_0_3z[0];
  assign celloutsig_0_2z = ~celloutsig_0_1z[11];
  assign celloutsig_0_13z = celloutsig_0_10z[3] | ~(celloutsig_0_2z);
  assign celloutsig_0_0z = in_data[22] | in_data[62];
  assign celloutsig_1_8z = celloutsig_1_1z | celloutsig_1_3z;
  assign celloutsig_1_18z = ~(celloutsig_1_4z ^ celloutsig_1_11z);
  assign celloutsig_1_0z = ~(in_data[98] ^ in_data[177]);
  assign celloutsig_0_3z = { celloutsig_0_1z[6:1], 1'h1 } / { 1'h1, in_data[16:12], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[171:163] >= in_data[110:102];
  assign celloutsig_1_11z = celloutsig_1_6z[16:14] && { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_14z = celloutsig_0_12z[8:6] || in_data[31:29];
  assign celloutsig_1_3z = { in_data[115:108], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } < { in_data[150:141], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[138:125], celloutsig_1_0z, celloutsig_1_8z } < { celloutsig_1_6z[12:4], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_5z = celloutsig_1_1z & ~(celloutsig_1_1z);
  assign celloutsig_1_6z = { in_data[136:127], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } * in_data[144:127];
  assign celloutsig_1_2z = ~^ in_data[146:140];
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z } <<< in_data[91:82];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_10z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_1z[10:4], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_4z) | (celloutsig_1_4z & celloutsig_1_6z[16]));
  assign celloutsig_0_1z[11:1] = { in_data[82:75], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[75:65];
  assign celloutsig_0_1z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
