<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>RFSoC_Simple_block_02_AXI2FIFO_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH">128</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ">96968727</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH">16</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH">6</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH">16</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH">16</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_PROT">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN">RFSoC_Simple_block_02_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rto_core_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rto_core_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RTO_CORE_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RTO_CORE_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">s_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_HZ">96968727</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.CLK_DOMAIN">RFSoC_Simple_block_02_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1) + 1">128</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>AXI2FIFO</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 23 04:46:48 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ca596b61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>RFSoC_Simple_block_02_AXI2FIFO_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 23 04:46:48 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ca596b61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_STROBE_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rto_core_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rto_core_flush</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rto_core_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rto_core_fifo_din</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rto_core_full</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rto_core_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_ADDR_WIDTH">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_DATA_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_STROBE_WIDTH</spirit:name>
        <spirit:displayName>Axi Strobe Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.AXI_STROBE_WIDTH" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) >> 3)">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_STROBE_LEN</spirit:name>
        <spirit:displayName>Axi Strobe Len</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_STROBE_LEN">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f511/src/AXI2FIFO.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../AXI2FIFO/AXI2FIFO.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/RFSoC_Simple_block_02_AXI2FIFO_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI2FIFO_v1_01</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_ADDR_WIDTH">6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_DATA_WIDTH">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_STROBE_WIDTH</spirit:name>
      <spirit:displayName>Axi Strobe Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_STROBE_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_STROBE_LEN</spirit:name>
      <spirit:displayName>Axi Strobe Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_STROBE_LEN">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">RFSoC_Simple_block_02_AXI2FIFO_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>AXI2FIFO_v1_01</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680dea81_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29851493_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae055d_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6d7c48_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767e8d44_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9efd12_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e571af7_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2825ff3a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271f1083_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54045bfa_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459be15f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef9b297_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58fbd42a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364de643_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d9a996_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7b376e_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413fcdc4_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea366dc_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b2845b_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0b784f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d7a8c7_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5e6bd5_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351820c6_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4078f00c_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d62da9a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389ea53c_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac9ab48_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29110cd9_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5b663c_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69eb78b1_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe3a16b_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a5deeb_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6633626f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c429440_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47978367_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f280bb1_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c03b95_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5ca687_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1955f406_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc6d2ec_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a01dffe_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216cc34b_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453a9d4e_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e59bd23_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b93506_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba1872e_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604471f1_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484e3119_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de728a8_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aebf0dd_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18efd50c_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142d3f32_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da63c08_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211740a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70dd0e8_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7855dd22_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e3e4a8_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39380366_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2406fb37_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d3455e_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b0f8c1_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9f2a73_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d9f841_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d37bdc4_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d828f97_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625aac39_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413c1263_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f79b840_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe918d5_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a9b0c2_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb186ce_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297d3a4f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3ba9fd_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e018e6e_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5437f6_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f6be10_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc9628e_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c3c25a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17690ff2_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8c1d6_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f9302a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae372a5_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9e9701_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781af285_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f857_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46793120_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec5c5e9_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267339af_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdadb32_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f888d45_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a3e397_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3037a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d1c18_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12eea717_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f868a6_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d33039_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a78f1ed_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec0184_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188aea4a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5b5475_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e85c3e1_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a59cf6_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@563cc444_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175f74f0_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea05f98_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ceb1d7_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ea45a6_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcb956a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2860df6_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3447af94_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c46dc_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513ec8f7_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b78f9_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669ea001_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71feb454_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632abe13_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65246627_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350ac35f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d76ba07_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209971f2_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af99236_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121ae989_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb8a238_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c74e935_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ff0715_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679c2894_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd12d5d_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c25a68_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106b64fc_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a9226e_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5750fb60_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21337596_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438b008_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7722377d_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1406dd92_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef898fb_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a3dbb1_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436301c9_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66023bdf_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1294fddb_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3417cfeb_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea87a4c_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a953c24_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e758e61_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f2a45f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51015963_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3393a83d_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548ba576_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1fa928_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5846e20f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428ec796_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2110c16f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b24a2a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66881532_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa445b2_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@163bdb46_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573d3fa6_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d567c4_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2ba3cd_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b61798_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205b05ee_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbb6dca_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3deb6eff_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e13003a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f09c72_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2d7791_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623ef2a2_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cd8fe3_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5b8f98_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68dd2908_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1221844a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541ed730_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1169b18d_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b228028_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fd0704_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18748fea_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5aaa9_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6232f530_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2696d2_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca37f37_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16065702_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4841f8d2_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7513ada3_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d63443f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9c7927_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7902a37b_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7680bd3d_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523df687_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6918580f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2bdedd_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf0705f_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e679b11_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c1baf1_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a3c5f6_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6df51_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512f358d_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4600f5a2_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a562d9_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc9d26a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cca62fe_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa097f7_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3515ac73_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d2882a_ARCHIVE_LOCATION">c:/Jeonghyun/GIT/RFSoC/RFSoC_Design/IP_files/AXI2FIFO</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RTO_CORE_RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="99642d7a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="4b2c78a5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="efcef95d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="54c074e2"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e65dabe"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f4805c60"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
