# SOC-Design Lab4-2

[Spec](./Lab4-2-caravel-fir.pdf)<br>
[Report](./report.md)<br>
[Cource Repo](https://github.com/bol-edu/caravel-soc_fpga-lab/tree/main/lab-caravel_fir)<br>

In this lab, we try to combine lab3 and lab4-1. That is, we will place the FIR verilog HW accelerator into caravel-SOC user project space, and launched by firmware code.

We will then assess both its performance, and the system bottleneck