{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1525272191695 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "greenscreen 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"greenscreen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525272191742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525272191820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525272191820 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1525272191961 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1525272191992 ""}  } { { "db/my_altpll_altpll.v" "" { Text "Y:/Documents/greenscreen/db/my_altpll_altpll.v" 80 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1525272191992 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1525272192023 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a0 " "Atom \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1525272192055 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1525272192055 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192539 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192555 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192555 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192555 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192555 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192570 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192570 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192570 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192570 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192570 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192570 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192570 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192570 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192570 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"display1:display\|image_memory:image_memory\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "Y:/Documents/greenscreen/db/altsyncram_rbp1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 86 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 617 0 0 } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 142 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1525272192570 "|greenscreen|display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|ram_block1a14"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525272192617 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525272192648 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525272192992 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525272193118 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1525272208946 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1525272209274 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1525272209274 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 45 global CLKCTRL_G5 " "PLL100:pll\|PLL100_0002:pll100_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 45 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525272209586 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 27 global CLKCTRL_G0 " "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 27 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525272209586 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 1 global CLKCTRL_G3 " "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525272209586 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 96 global CLKCTRL_G1 " "digital_cam_impl4:camera\|my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 with 96 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525272209586 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1525272209586 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1207 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1207 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1525272209586 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1525272209586 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525272209586 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525272211743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525272211743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525272211743 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525272211743 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1525272211743 ""}
{ "Info" "ISTA_SDC_FOUND" "greenscreen.sdc " "Reading SDC File: 'greenscreen.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1525272211759 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1525272211759 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525272211759 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525272211759 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525272211759 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525272211759 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525272211759 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525272211759 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1525272211759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1525272211773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "greenscreen.sdc 102 VGA_BLANK port " "Ignored filter at greenscreen.sdc(102): VGA_BLANK could not be matched with a port" {  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1525272211773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay greenscreen.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at greenscreen.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1525272211773 ""}  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1525272211773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay greenscreen.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at greenscreen.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1525272211773 ""}  } { { "Y:/Documents/greenscreen/greenscreen.sdc" "" { Text "Y:/Documents/greenscreen/greenscreen.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1525272211773 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525272211790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525272211790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525272211790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525272211790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525272211790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525272211790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525272211790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525272211790 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1525272211790 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1525272211805 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col7 " "Virtual clock ov7670_pclk_col7 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1525272211805 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1525272211805 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  10.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " "  40.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " "  20.000 camera\|Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 ov7670_pclk_col7 " "  33.333 ov7670_pclk_col7" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 pll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525272211805 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525272211805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525272211930 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525272211930 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525272211961 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525272211961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525272211961 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525272211977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525272212336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 I/O output buffer " "Packed 15 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525272212336 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525272212336 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525272212727 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1525272212727 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525272212727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525272223134 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1525272224711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525272231930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525272238414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525272243055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525272243055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525272250789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "Y:/Documents/greenscreen/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525272263914 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525272263914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525272268368 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525272268368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525272268398 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.52 " "Total time spent on timing analysis during the Fitter is 7.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525272273883 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525272274071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525272277055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525272277055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525272279852 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525272294695 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525272295289 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "21 " "Following 21 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MTL2MTL_TOUCH_I2C_SDA a permanently disabled " "Pin MTL2MTL_TOUCH_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MTL2MTL_TOUCH_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2MTL_TOUCH_I2C_SDA" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 274 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 278 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "Y:/Documents/greenscreen/" { { 0 { 0 ""} 0 281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1525272295352 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1525272295352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/Documents/greenscreen/greenscreen.fit.smsg " "Generated suppressed messages file Y:/Documents/greenscreen/greenscreen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525272295977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2618 " "Peak virtual memory: 2618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525272298836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 16:44:58 2018 " "Processing ended: Wed May 02 16:44:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525272298836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525272298836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525272298836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525272298836 ""}
