
AChoi7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072f0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001264  080074a0  080074a0  000084a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008704  08008704  0000a080  2**0
                  CONTENTS
  4 .ARM          00000008  08008704  08008704  00009704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800870c  0800870c  0000a080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800870c  0800870c  0000970c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008710  08008710  00009710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08008714  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a080  2**0
                  CONTENTS
 10 .bss          000004b8  20000080  20000080  0000a080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000538  20000538  0000a080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011433  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f45  00000000  00000000  0001b4e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a8  00000000  00000000  0001e428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cad  00000000  00000000  0001f4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026fbb  00000000  00000000  0002017d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001513b  00000000  00000000  00047138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5fc2  00000000  00000000  0005c273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00142235  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004fb0  00000000  00000000  00142278  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00147228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007488 	.word	0x08007488

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	08007488 	.word	0x08007488

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <ApplicationInit>:
void LCDTouchScreenInterruptGPIOInit(void);
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 80005d0:	f005 ff50 	bl	8006474 <initialise_monitor_handles>
    LTCD__Init();
 80005d4:	f000 f954 	bl	8000880 <LTCD__Init>
    LTCD_Layer_Init(0);
 80005d8:	2000      	movs	r0, #0
 80005da:	f000 f911 	bl	8000800 <LTCD_Layer_Init>
    LCD_Clear(LCD_COLOR_WHITE);
 80005de:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80005e2:	f000 fa79 	bl	8000ad8 <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 80005e6:	f000 fbe7 	bl	8000db8 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005ea:	4b02      	ldr	r3, [pc, #8]	@ (80005f4 <ApplicationInit+0x28>)
 80005ec:	2201      	movs	r2, #1
 80005ee:	719a      	strb	r2, [r3, #6]
	#if TOUCH_INTERRUPT_ENABLED == 1
	LCDTouchScreenInterruptGPIOInit();
	#endif // TOUCH_INTERRUPT_ENABLED

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	2000009c 	.word	0x2000009c

080005f8 <LCD_Visual_Demo>:

void LCD_Visual_Demo(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
	visualDemo();
 80005fc:	f000 fb30 	bl	8000c60 <visualDemo>
}
 8000600:	bf00      	nop
 8000602:	bd80      	pop	{r7, pc}

08000604 <LCD_Touch_Polling_Demo>:

#if COMPILE_TOUCH_FUNCTIONS == 1
void LCD_Touch_Polling_Demo(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	LCD_Clear(LCD_COLOR_GREEN);
 8000608:	f44f 407f 	mov.w	r0, #65280	@ 0xff00
 800060c:	f000 fa64 	bl	8000ad8 <LCD_Clear>
	while (1) {
		/* If touch pressed */
		if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 8000610:	480d      	ldr	r0, [pc, #52]	@ (8000648 <LCD_Touch_Polling_Demo+0x44>)
 8000612:	f000 fbdc 	bl	8000dce <returnTouchStateAndLocation>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d10d      	bne.n	8000638 <LCD_Touch_Polling_Demo+0x34>
			/* Touch valid */
			printf("\nX: %03d\nY: %03d\n", StaticTouchData.x, StaticTouchData.y);
 800061c:	4b0a      	ldr	r3, [pc, #40]	@ (8000648 <LCD_Touch_Polling_Demo+0x44>)
 800061e:	881b      	ldrh	r3, [r3, #0]
 8000620:	4619      	mov	r1, r3
 8000622:	4b09      	ldr	r3, [pc, #36]	@ (8000648 <LCD_Touch_Polling_Demo+0x44>)
 8000624:	885b      	ldrh	r3, [r3, #2]
 8000626:	461a      	mov	r2, r3
 8000628:	4808      	ldr	r0, [pc, #32]	@ (800064c <LCD_Touch_Polling_Demo+0x48>)
 800062a:	f006 f863 	bl	80066f4 <iprintf>
			LCD_Clear(LCD_COLOR_RED);
 800062e:	f44f 007f 	mov.w	r0, #16711680	@ 0xff0000
 8000632:	f000 fa51 	bl	8000ad8 <LCD_Clear>
 8000636:	e7eb      	b.n	8000610 <LCD_Touch_Polling_Demo+0xc>
		} else {
			/* Touch not pressed */
			printf("Not Pressed\n\n");
 8000638:	4805      	ldr	r0, [pc, #20]	@ (8000650 <LCD_Touch_Polling_Demo+0x4c>)
 800063a:	f006 f8c3 	bl	80067c4 <puts>
			LCD_Clear(LCD_COLOR_GREEN);
 800063e:	f44f 407f 	mov.w	r0, #65280	@ 0xff00
 8000642:	f000 fa49 	bl	8000ad8 <LCD_Clear>
		if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 8000646:	e7e3      	b.n	8000610 <LCD_Touch_Polling_Demo+0xc>
 8000648:	2000009c 	.word	0x2000009c
 800064c:	080074a0 	.word	0x080074a0
 8000650:	080074b4 	.word	0x080074b4

08000654 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].



void LCD_GPIO_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b08e      	sub	sp, #56	@ 0x38
 8000658:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800065a:	2300      	movs	r3, #0
 800065c:	623b      	str	r3, [r7, #32]
 800065e:	4b61      	ldr	r3, [pc, #388]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 8000660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000662:	4a60      	ldr	r2, [pc, #384]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 8000664:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000668:	6453      	str	r3, [r2, #68]	@ 0x44
 800066a:	4b5e      	ldr	r3, [pc, #376]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 800066c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800066e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000672:	623b      	str	r3, [r7, #32]
 8000674:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8000676:	2300      	movs	r3, #0
 8000678:	61fb      	str	r3, [r7, #28]
 800067a:	4b5a      	ldr	r3, [pc, #360]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067e:	4a59      	ldr	r2, [pc, #356]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 8000680:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000684:	6313      	str	r3, [r2, #48]	@ 0x30
 8000686:	4b57      	ldr	r3, [pc, #348]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800068e:	61fb      	str	r3, [r7, #28]
 8000690:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000692:	2300      	movs	r3, #0
 8000694:	61bb      	str	r3, [r7, #24]
 8000696:	4b53      	ldr	r3, [pc, #332]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069a:	4a52      	ldr	r2, [pc, #328]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 800069c:	f043 0301 	orr.w	r3, r3, #1
 80006a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a2:	4b50      	ldr	r3, [pc, #320]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	f003 0301 	and.w	r3, r3, #1
 80006aa:	61bb      	str	r3, [r7, #24]
 80006ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ae:	2300      	movs	r3, #0
 80006b0:	617b      	str	r3, [r7, #20]
 80006b2:	4b4c      	ldr	r3, [pc, #304]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	4a4b      	ldr	r2, [pc, #300]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 80006b8:	f043 0302 	orr.w	r3, r3, #2
 80006bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006be:	4b49      	ldr	r3, [pc, #292]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c2:	f003 0302 	and.w	r3, r3, #2
 80006c6:	617b      	str	r3, [r7, #20]
 80006c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ca:	2300      	movs	r3, #0
 80006cc:	613b      	str	r3, [r7, #16]
 80006ce:	4b45      	ldr	r3, [pc, #276]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4a44      	ldr	r2, [pc, #272]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006da:	4b42      	ldr	r3, [pc, #264]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	f003 0304 	and.w	r3, r3, #4
 80006e2:	613b      	str	r3, [r7, #16]
 80006e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	60fb      	str	r3, [r7, #12]
 80006ea:	4b3e      	ldr	r3, [pc, #248]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	4a3d      	ldr	r2, [pc, #244]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 80006f0:	f043 0308 	orr.w	r3, r3, #8
 80006f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f6:	4b3b      	ldr	r3, [pc, #236]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fa:	f003 0308 	and.w	r3, r3, #8
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	60bb      	str	r3, [r7, #8]
 8000706:	4b37      	ldr	r3, [pc, #220]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	4a36      	ldr	r2, [pc, #216]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 800070c:	f043 0320 	orr.w	r3, r3, #32
 8000710:	6313      	str	r3, [r2, #48]	@ 0x30
 8000712:	4b34      	ldr	r3, [pc, #208]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	f003 0320 	and.w	r3, r3, #32
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	4b30      	ldr	r3, [pc, #192]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a2f      	ldr	r2, [pc, #188]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 8000728:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b2d      	ldr	r3, [pc, #180]	@ (80007e4 <LCD_GPIO_Init+0x190>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800073a:	f641 0358 	movw	r3, #6232	@ 0x1858
 800073e:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000740:	2302      	movs	r3, #2
 8000742:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000744:	2300      	movs	r3, #0
 8000746:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000748:	2302      	movs	r3, #2
 800074a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 800074c:	230e      	movs	r3, #14
 800074e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000750:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000754:	4619      	mov	r1, r3
 8000756:	4824      	ldr	r0, [pc, #144]	@ (80007e8 <LCD_GPIO_Init+0x194>)
 8000758:	f002 fc5c 	bl	8003014 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 800075c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000760:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000766:	4619      	mov	r1, r3
 8000768:	4820      	ldr	r0, [pc, #128]	@ (80007ec <LCD_GPIO_Init+0x198>)
 800076a:	f002 fc53 	bl	8003014 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800076e:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000772:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000774:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000778:	4619      	mov	r1, r3
 800077a:	481d      	ldr	r0, [pc, #116]	@ (80007f0 <LCD_GPIO_Init+0x19c>)
 800077c:	f002 fc4a 	bl	8003014 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000780:	2348      	movs	r3, #72	@ 0x48
 8000782:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000784:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000788:	4619      	mov	r1, r3
 800078a:	481a      	ldr	r0, [pc, #104]	@ (80007f4 <LCD_GPIO_Init+0x1a0>)
 800078c:	f002 fc42 	bl	8003014 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000790:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000794:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000796:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079a:	4619      	mov	r1, r3
 800079c:	4816      	ldr	r0, [pc, #88]	@ (80007f8 <LCD_GPIO_Init+0x1a4>)
 800079e:	f002 fc39 	bl	8003014 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80007a2:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80007a6:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80007a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ac:	4619      	mov	r1, r3
 80007ae:	4813      	ldr	r0, [pc, #76]	@ (80007fc <LCD_GPIO_Init+0x1a8>)
 80007b0:	f002 fc30 	bl	8003014 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80007b4:	2303      	movs	r3, #3
 80007b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80007b8:	2309      	movs	r3, #9
 80007ba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80007bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007c0:	4619      	mov	r1, r3
 80007c2:	480a      	ldr	r0, [pc, #40]	@ (80007ec <LCD_GPIO_Init+0x198>)
 80007c4:	f002 fc26 	bl	8003014 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80007c8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80007ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007d2:	4619      	mov	r1, r3
 80007d4:	4809      	ldr	r0, [pc, #36]	@ (80007fc <LCD_GPIO_Init+0x1a8>)
 80007d6:	f002 fc1d 	bl	8003014 <HAL_GPIO_Init>
}
 80007da:	bf00      	nop
 80007dc:	3738      	adds	r7, #56	@ 0x38
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40020000 	.word	0x40020000
 80007ec:	40020400 	.word	0x40020400
 80007f0:	40020800 	.word	0x40020800
 80007f4:	40020c00 	.word	0x40020c00
 80007f8:	40021400 	.word	0x40021400
 80007fc:	40021800 	.word	0x40021800

08000800 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b090      	sub	sp, #64	@ 0x40
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 800080a:	2300      	movs	r3, #0
 800080c:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH_X;	//Configures the Window HORZ Stop Position.
 800080e:	23f0      	movs	r3, #240	@ 0xf0
 8000810:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000812:	2300      	movs	r3, #0
 8000814:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT_Y;	//Configures the Window vertical Stop Position.
 8000816:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800081a:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 800081c:	2301      	movs	r3, #1
 800081e:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000820:	23ff      	movs	r3, #255	@ 0xff
 8000822:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000828:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800082c:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800082e:	2305      	movs	r3, #5
 8000830:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d102      	bne.n	800083e <LTCD_Layer_Init+0x3e>
		pLayerCfg.FBStartAdress = LCD_FRAME_BUFFER;
 8000838:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 800083c:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH_X;
 800083e:	23f0      	movs	r3, #240	@ 0xf0
 8000840:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT_Y;
 8000842:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000846:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 800084e:	2300      	movs	r3, #0
 8000850:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000854:	2300      	movs	r3, #0
 8000856:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 800085a:	79fa      	ldrb	r2, [r7, #7]
 800085c:	f107 030c 	add.w	r3, r7, #12
 8000860:	4619      	mov	r1, r3
 8000862:	4806      	ldr	r0, [pc, #24]	@ (800087c <LTCD_Layer_Init+0x7c>)
 8000864:	f003 ff69 	bl	800473a <HAL_LTDC_ConfigLayer>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <LTCD_Layer_Init+0x72>
	{
		LCD_Error_Handler();
 800086e:	f000 fa9d 	bl	8000dac <LCD_Error_Handler>
	}
}
 8000872:	bf00      	nop
 8000874:	3740      	adds	r7, #64	@ 0x40
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	200000a4 	.word	0x200000a4

08000880 <LTCD__Init>:
{
  LCD_Clear(LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8000884:	4b2b      	ldr	r3, [pc, #172]	@ (8000934 <LTCD__Init+0xb4>)
 8000886:	4a2c      	ldr	r2, [pc, #176]	@ (8000938 <LTCD__Init+0xb8>)
 8000888:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 800088a:	4b2a      	ldr	r3, [pc, #168]	@ (8000934 <LTCD__Init+0xb4>)
 800088c:	2209      	movs	r2, #9
 800088e:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000890:	4b28      	ldr	r3, [pc, #160]	@ (8000934 <LTCD__Init+0xb4>)
 8000892:	2201      	movs	r2, #1
 8000894:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8000896:	4b27      	ldr	r3, [pc, #156]	@ (8000934 <LTCD__Init+0xb4>)
 8000898:	221d      	movs	r2, #29
 800089a:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 800089c:	4b25      	ldr	r3, [pc, #148]	@ (8000934 <LTCD__Init+0xb4>)
 800089e:	2203      	movs	r2, #3
 80008a0:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 80008a2:	4b24      	ldr	r3, [pc, #144]	@ (8000934 <LTCD__Init+0xb4>)
 80008a4:	f240 120d 	movw	r2, #269	@ 0x10d
 80008a8:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 80008aa:	4b22      	ldr	r3, [pc, #136]	@ (8000934 <LTCD__Init+0xb4>)
 80008ac:	f240 1243 	movw	r2, #323	@ 0x143
 80008b0:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 80008b2:	4b20      	ldr	r3, [pc, #128]	@ (8000934 <LTCD__Init+0xb4>)
 80008b4:	f240 1217 	movw	r2, #279	@ 0x117
 80008b8:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 80008ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000934 <LTCD__Init+0xb4>)
 80008bc:	f240 1247 	movw	r2, #327	@ 0x147
 80008c0:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 80008c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000934 <LTCD__Init+0xb4>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 80008ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <LTCD__Init+0xb4>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 80008d2:	4b18      	ldr	r3, [pc, #96]	@ (8000934 <LTCD__Init+0xb4>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80008da:	4b18      	ldr	r3, [pc, #96]	@ (800093c <LTCD__Init+0xbc>)
 80008dc:	2208      	movs	r2, #8
 80008de:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80008e0:	4b16      	ldr	r3, [pc, #88]	@ (800093c <LTCD__Init+0xbc>)
 80008e2:	22c0      	movs	r2, #192	@ 0xc0
 80008e4:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80008e6:	4b15      	ldr	r3, [pc, #84]	@ (800093c <LTCD__Init+0xbc>)
 80008e8:	2204      	movs	r2, #4
 80008ea:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80008ec:	4b13      	ldr	r3, [pc, #76]	@ (800093c <LTCD__Init+0xbc>)
 80008ee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80008f2:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80008f4:	4811      	ldr	r0, [pc, #68]	@ (800093c <LTCD__Init+0xbc>)
 80008f6:	f004 fd55 	bl	80053a4 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <LTCD__Init+0xb4>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <LTCD__Init+0xb4>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000906:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <LTCD__Init+0xb4>)
 8000908:	2200      	movs	r2, #0
 800090a:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800090c:	4b09      	ldr	r3, [pc, #36]	@ (8000934 <LTCD__Init+0xb4>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000912:	f7ff fe9f 	bl	8000654 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000916:	4807      	ldr	r0, [pc, #28]	@ (8000934 <LTCD__Init+0xb4>)
 8000918:	f003 fe72 	bl	8004600 <HAL_LTDC_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000922:	f000 fa43 	bl	8000dac <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000926:	f000 fa5e 	bl	8000de6 <ili9341_Init>

	SDRAM_Init();
 800092a:	f000 fefb 	bl	8001724 <SDRAM_Init>
}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	200000a4 	.word	0x200000a4
 8000938:	40016800 	.word	0x40016800
 800093c:	2000014c 	.word	0x2000014c

08000940 <FillBuffer>:

/* START Draw functions */

static void FillBuffer(uint32_t Destination, uint32_t Xsize, uint32_t Ysize, uint32_t OutputOffset, uint32_t Color)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b086      	sub	sp, #24
 8000944:	af02      	add	r7, sp, #8
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	607a      	str	r2, [r7, #4]
 800094c:	603b      	str	r3, [r7, #0]
	/* Register to memory mode with RGB888 as color Mode */
	Dma2dHandler.Init.Mode         = DMA2D_R2M;
 800094e:	4b13      	ldr	r3, [pc, #76]	@ (800099c <FillBuffer+0x5c>)
 8000950:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000954:	605a      	str	r2, [r3, #4]
	Dma2dHandler.Init.ColorMode    = DMA2D_OUTPUT_RGB888;
 8000956:	4b11      	ldr	r3, [pc, #68]	@ (800099c <FillBuffer+0x5c>)
 8000958:	2201      	movs	r2, #1
 800095a:	609a      	str	r2, [r3, #8]
	Dma2dHandler.Init.OutputOffset = OutputOffset;
 800095c:	4a0f      	ldr	r2, [pc, #60]	@ (800099c <FillBuffer+0x5c>)
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	60d3      	str	r3, [r2, #12]
	Dma2dHandler.Instance = DMA2D;
 8000962:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <FillBuffer+0x5c>)
 8000964:	4a0e      	ldr	r2, [pc, #56]	@ (80009a0 <FillBuffer+0x60>)
 8000966:	601a      	str	r2, [r3, #0]

	/* DMA2D transfer
	 *
	 * Use polling */

	if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 8000968:	480c      	ldr	r0, [pc, #48]	@ (800099c <FillBuffer+0x5c>)
 800096a:	f002 f959 	bl	8002c20 <HAL_DMA2D_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d10e      	bne.n	8000992 <FillBuffer+0x52>
	{
		if (HAL_DMA2D_Start(&Dma2dHandler, Color, Destination, Xsize, Ysize) == HAL_OK)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	9300      	str	r3, [sp, #0]
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	69b9      	ldr	r1, [r7, #24]
 800097e:	4807      	ldr	r0, [pc, #28]	@ (800099c <FillBuffer+0x5c>)
 8000980:	f002 f997 	bl	8002cb2 <HAL_DMA2D_Start>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d103      	bne.n	8000992 <FillBuffer+0x52>
		{
			/* poll/wait till dma transfer complete */
			HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10); //10ms timeout
 800098a:	210a      	movs	r1, #10
 800098c:	4803      	ldr	r0, [pc, #12]	@ (800099c <FillBuffer+0x5c>)
 800098e:	f002 f9bb 	bl	8002d08 <HAL_DMA2D_PollForTransfer>
		}

	}
}
 8000992:	bf00      	nop
 8000994:	3710      	adds	r7, #16
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	2000017c 	.word	0x2000017c
 80009a0:	4002b000 	.word	0x4002b000

080009a4 <LCD_Draw_Pixel>:

/*
 * This is really the only function needed.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint32_t color)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	603a      	str	r2, [r7, #0]
 80009ae:	80fb      	strh	r3, [r7, #6]
 80009b0:	460b      	mov	r3, r1
 80009b2:	80bb      	strh	r3, [r7, #4]
	if(x>LCD_PIXEL_WIDTH_X || y>LCD_PIXEL_HEIGHT_Y){
 80009b4:	88fb      	ldrh	r3, [r7, #6]
 80009b6:	2bf0      	cmp	r3, #240	@ 0xf0
 80009b8:	d804      	bhi.n	80009c4 <LCD_Draw_Pixel+0x20>
 80009ba:	88bb      	ldrh	r3, [r7, #4]
 80009bc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80009c0:	d800      	bhi.n	80009c4 <LCD_Draw_Pixel+0x20>
 80009c2:	e000      	b.n	80009c6 <LCD_Draw_Pixel+0x22>
		while(1);
 80009c4:	e7fe      	b.n	80009c4 <LCD_Draw_Pixel+0x20>
		/* You did something wrong. You cant write to the pixel.*/
	} else {
		/*Use 888 color mode, 24 bit, so write address with * 3 */
		*(volatile uint32_t *)(hltdc.LayerCfg[0].FBStartAdress + (3 * (y * LCD_PIXEL_WIDTH_X + x))) = color;
 80009c6:	4b0b      	ldr	r3, [pc, #44]	@ (80009f4 <LCD_Draw_Pixel+0x50>)
 80009c8:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80009ca:	88ba      	ldrh	r2, [r7, #4]
 80009cc:	4613      	mov	r3, r2
 80009ce:	011b      	lsls	r3, r3, #4
 80009d0:	1a9b      	subs	r3, r3, r2
 80009d2:	011b      	lsls	r3, r3, #4
 80009d4:	461a      	mov	r2, r3
 80009d6:	88fb      	ldrh	r3, [r7, #6]
 80009d8:	441a      	add	r2, r3
 80009da:	4613      	mov	r3, r2
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	4413      	add	r3, r2
 80009e0:	440b      	add	r3, r1
 80009e2:	461a      	mov	r2, r3
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	6013      	str	r3, [r2, #0]
	}
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	200000a4 	.word	0x200000a4

080009f8 <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint32_t color)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b086      	sub	sp, #24
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	4603      	mov	r3, r0
 8000a02:	81fb      	strh	r3, [r7, #14]
 8000a04:	460b      	mov	r3, r1
 8000a06:	81bb      	strh	r3, [r7, #12]
 8000a08:	4613      	mov	r3, r2
 8000a0a:	817b      	strh	r3, [r7, #10]
    for(int16_t y=-radius; y<=radius; y++)
 8000a0c:	897b      	ldrh	r3, [r7, #10]
 8000a0e:	425b      	negs	r3, r3
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	82fb      	strh	r3, [r7, #22]
 8000a14:	e034      	b.n	8000a80 <LCD_Draw_Circle_Fill+0x88>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8000a16:	897b      	ldrh	r3, [r7, #10]
 8000a18:	425b      	negs	r3, r3
 8000a1a:	b29b      	uxth	r3, r3
 8000a1c:	82bb      	strh	r3, [r7, #20]
 8000a1e:	e024      	b.n	8000a6a <LCD_Draw_Circle_Fill+0x72>
        {
            if(x*x+y*y <= radius*radius)
 8000a20:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000a24:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000a28:	fb03 f202 	mul.w	r2, r3, r2
 8000a2c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000a30:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8000a34:	fb01 f303 	mul.w	r3, r1, r3
 8000a38:	441a      	add	r2, r3
 8000a3a:	897b      	ldrh	r3, [r7, #10]
 8000a3c:	8979      	ldrh	r1, [r7, #10]
 8000a3e:	fb01 f303 	mul.w	r3, r1, r3
 8000a42:	429a      	cmp	r2, r3
 8000a44:	dc0b      	bgt.n	8000a5e <LCD_Draw_Circle_Fill+0x66>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8000a46:	8aba      	ldrh	r2, [r7, #20]
 8000a48:	89fb      	ldrh	r3, [r7, #14]
 8000a4a:	4413      	add	r3, r2
 8000a4c:	b298      	uxth	r0, r3
 8000a4e:	8afa      	ldrh	r2, [r7, #22]
 8000a50:	89bb      	ldrh	r3, [r7, #12]
 8000a52:	4413      	add	r3, r2
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	687a      	ldr	r2, [r7, #4]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	f7ff ffa3 	bl	80009a4 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8000a5e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	3301      	adds	r3, #1
 8000a66:	b29b      	uxth	r3, r3
 8000a68:	82bb      	strh	r3, [r7, #20]
 8000a6a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000a6e:	897b      	ldrh	r3, [r7, #10]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	ddd5      	ble.n	8000a20 <LCD_Draw_Circle_Fill+0x28>
    for(int16_t y=-radius; y<=radius; y++)
 8000a74:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	82fb      	strh	r3, [r7, #22]
 8000a80:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000a84:	897b      	ldrh	r3, [r7, #10]
 8000a86:	429a      	cmp	r2, r3
 8000a88:	ddc5      	ble.n	8000a16 <LCD_Draw_Circle_Fill+0x1e>
            }
        }
    }
}
 8000a8a:	bf00      	nop
 8000a8c:	bf00      	nop
 8000a8e:	3718      	adds	r7, #24
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <LCD_Draw_Vertical_Line>:

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint32_t color)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	81fb      	strh	r3, [r7, #14]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	81bb      	strh	r3, [r7, #12]
 8000aa4:	4613      	mov	r3, r2
 8000aa6:	817b      	strh	r3, [r7, #10]
  for (uint16_t i = 0; i < len; i++)
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	82fb      	strh	r3, [r7, #22]
 8000aac:	e00b      	b.n	8000ac6 <LCD_Draw_Vertical_Line+0x32>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 8000aae:	8afa      	ldrh	r2, [r7, #22]
 8000ab0:	89bb      	ldrh	r3, [r7, #12]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	b299      	uxth	r1, r3
 8000ab6:	89fb      	ldrh	r3, [r7, #14]
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff ff72 	bl	80009a4 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000ac0:	8afb      	ldrh	r3, [r7, #22]
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	82fb      	strh	r3, [r7, #22]
 8000ac6:	8afa      	ldrh	r2, [r7, #22]
 8000ac8:	897b      	ldrh	r3, [r7, #10]
 8000aca:	429a      	cmp	r2, r3
 8000acc:	d3ef      	bcc.n	8000aae <LCD_Draw_Vertical_Line+0x1a>
  }
}
 8000ace:	bf00      	nop
 8000ad0:	bf00      	nop
 8000ad2:	3718      	adds	r7, #24
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <LCD_Clear>:

void LCD_Clear(uint32_t Color)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af02      	add	r7, sp, #8
 8000ade:	6078      	str	r0, [r7, #4]
	FillBuffer(hltdc.LayerCfg[0].FBStartAdress, LCD_PIXEL_WIDTH_X, LCD_PIXEL_HEIGHT_Y, 0, Color);
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <LCD_Clear+0x24>)
 8000ae2:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	9300      	str	r3, [sp, #0]
 8000ae8:	2300      	movs	r3, #0
 8000aea:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000aee:	21f0      	movs	r1, #240	@ 0xf0
 8000af0:	f7ff ff26 	bl	8000940 <FillBuffer>
}
 8000af4:	bf00      	nop
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	200000a4 	.word	0x200000a4

08000b00 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint32_t Color)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  CurrentTextColor = Color;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	4b03      	ldr	r3, [pc, #12]	@ (8000b1c <LCD_SetTextColor+0x1c>)
 8000b0e:	801a      	strh	r2, [r3, #0]
}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr
 8000b1c:	20000000 	.word	0x20000000

08000b20 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000b28:	4a04      	ldr	r2, [pc, #16]	@ (8000b3c <LCD_SetFont+0x1c>)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	6013      	str	r3, [r2, #0]
}
 8000b2e:	bf00      	nop
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	200001bc 	.word	0x200001bc

08000b40 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	603a      	str	r2, [r7, #0]
 8000b4a:	80fb      	strh	r3, [r7, #6]
 8000b4c:	460b      	mov	r3, r1
 8000b4e:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	2300      	movs	r3, #0
 8000b56:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000b58:	2300      	movs	r3, #0
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	e04c      	b.n	8000bf8 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60bb      	str	r3, [r7, #8]
 8000b62:	e03f      	b.n	8000be4 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	683a      	ldr	r2, [r7, #0]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	881b      	ldrh	r3, [r3, #0]
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4b27      	ldr	r3, [pc, #156]	@ (8000c10 <LCD_Draw_Char+0xd0>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	889b      	ldrh	r3, [r3, #4]
 8000b76:	4a27      	ldr	r2, [pc, #156]	@ (8000c14 <LCD_Draw_Char+0xd4>)
 8000b78:	fba2 2303 	umull	r2, r3, r2, r3
 8000b7c:	08db      	lsrs	r3, r3, #3
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	00db      	lsls	r3, r3, #3
 8000b82:	2280      	movs	r2, #128	@ 0x80
 8000b84:	409a      	lsls	r2, r3
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	fa42 f303 	asr.w	r3, r2, r3
 8000b8c:	400b      	ands	r3, r1
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d104      	bne.n	8000b9c <LCD_Draw_Char+0x5c>
 8000b92:	4b1f      	ldr	r3, [pc, #124]	@ (8000c10 <LCD_Draw_Char+0xd0>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	889b      	ldrh	r3, [r3, #4]
 8000b98:	2b0c      	cmp	r3, #12
 8000b9a:	d920      	bls.n	8000bde <LCD_Draw_Char+0x9e>
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	683a      	ldr	r2, [r7, #0]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	881b      	ldrh	r3, [r3, #0]
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	fa42 f303 	asr.w	r3, r2, r3
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d104      	bne.n	8000bc0 <LCD_Draw_Char+0x80>
 8000bb6:	4b16      	ldr	r3, [pc, #88]	@ (8000c10 <LCD_Draw_Char+0xd0>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	889b      	ldrh	r3, [r3, #4]
 8000bbc:	2b0c      	cmp	r3, #12
 8000bbe:	d80e      	bhi.n	8000bde <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	b29a      	uxth	r2, r3
 8000bc4:	88fb      	ldrh	r3, [r7, #6]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	b298      	uxth	r0, r3
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	b29a      	uxth	r2, r3
 8000bce:	88bb      	ldrh	r3, [r7, #4]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	4a10      	ldr	r2, [pc, #64]	@ (8000c18 <LCD_Draw_Char+0xd8>)
 8000bd6:	8812      	ldrh	r2, [r2, #0]
 8000bd8:	4619      	mov	r1, r3
 8000bda:	f7ff fee3 	bl	80009a4 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	3301      	adds	r3, #1
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	4b0a      	ldr	r3, [pc, #40]	@ (8000c10 <LCD_Draw_Char+0xd0>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	889b      	ldrh	r3, [r3, #4]
 8000bea:	461a      	mov	r2, r3
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d3b8      	bcc.n	8000b64 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <LCD_Draw_Char+0xd0>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	88db      	ldrh	r3, [r3, #6]
 8000bfe:	461a      	mov	r2, r3
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d3ab      	bcc.n	8000b5e <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000c06:	bf00      	nop
 8000c08:	bf00      	nop
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	200001bc 	.word	0x200001bc
 8000c14:	aaaaaaab 	.word	0xaaaaaaab
 8000c18:	20000000 	.word	0x20000000

08000c1c <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	80fb      	strh	r3, [r7, #6]
 8000c26:	460b      	mov	r3, r1
 8000c28:	80bb      	strh	r3, [r7, #4]
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000c2e:	78fb      	ldrb	r3, [r7, #3]
 8000c30:	3b20      	subs	r3, #32
 8000c32:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000c34:	4b09      	ldr	r3, [pc, #36]	@ (8000c5c <LCD_DisplayChar+0x40>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	78fb      	ldrb	r3, [r7, #3]
 8000c3c:	4907      	ldr	r1, [pc, #28]	@ (8000c5c <LCD_DisplayChar+0x40>)
 8000c3e:	6809      	ldr	r1, [r1, #0]
 8000c40:	88c9      	ldrh	r1, [r1, #6]
 8000c42:	fb01 f303 	mul.w	r3, r1, r3
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	441a      	add	r2, r3
 8000c4a:	88b9      	ldrh	r1, [r7, #4]
 8000c4c:	88fb      	ldrh	r3, [r7, #6]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ff76 	bl	8000b40 <LCD_Draw_Char>
}
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	200001bc 	.word	0x200001bc

08000c60 <visualDemo>:

void visualDemo(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
	for(uint16_t x = 0; x < (LCD_PIXEL_WIDTH_X/5)-1; x++){
 8000c66:	2300      	movs	r3, #0
 8000c68:	80fb      	strh	r3, [r7, #6]
 8000c6a:	e022      	b.n	8000cb2 <visualDemo+0x52>
		for(uint16_t y = 0; y < (LCD_PIXEL_HEIGHT_Y/5)-1; y++){
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	80bb      	strh	r3, [r7, #4]
 8000c70:	e019      	b.n	8000ca6 <visualDemo+0x46>
			LCD_Draw_Circle_Fill((5*x)+3,(5*y)+3,3,(LCD_COLOR_MAGENTA+(x*y)));
 8000c72:	88fb      	ldrh	r3, [r7, #6]
 8000c74:	461a      	mov	r2, r3
 8000c76:	0092      	lsls	r2, r2, #2
 8000c78:	4413      	add	r3, r2
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	3303      	adds	r3, #3
 8000c7e:	b298      	uxth	r0, r3
 8000c80:	88bb      	ldrh	r3, [r7, #4]
 8000c82:	461a      	mov	r2, r3
 8000c84:	0092      	lsls	r2, r2, #2
 8000c86:	4413      	add	r3, r2
 8000c88:	b29b      	uxth	r3, r3
 8000c8a:	3303      	adds	r3, #3
 8000c8c:	b299      	uxth	r1, r3
 8000c8e:	88fb      	ldrh	r3, [r7, #6]
 8000c90:	88ba      	ldrh	r2, [r7, #4]
 8000c92:	fb02 f303 	mul.w	r3, r2, r3
 8000c96:	f103 13ff 	add.w	r3, r3, #16711935	@ 0xff00ff
 8000c9a:	2203      	movs	r2, #3
 8000c9c:	f7ff feac 	bl	80009f8 <LCD_Draw_Circle_Fill>
		for(uint16_t y = 0; y < (LCD_PIXEL_HEIGHT_Y/5)-1; y++){
 8000ca0:	88bb      	ldrh	r3, [r7, #4]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	80bb      	strh	r3, [r7, #4]
 8000ca6:	88bb      	ldrh	r3, [r7, #4]
 8000ca8:	2b3e      	cmp	r3, #62	@ 0x3e
 8000caa:	d9e2      	bls.n	8000c72 <visualDemo+0x12>
	for(uint16_t x = 0; x < (LCD_PIXEL_WIDTH_X/5)-1; x++){
 8000cac:	88fb      	ldrh	r3, [r7, #6]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	80fb      	strh	r3, [r7, #6]
 8000cb2:	88fb      	ldrh	r3, [r7, #6]
 8000cb4:	2b2e      	cmp	r3, #46	@ 0x2e
 8000cb6:	d9d9      	bls.n	8000c6c <visualDemo+0xc>
		}
	}

	HAL_Delay(2500);
 8000cb8:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8000cbc:	f001 fcbc 	bl	8002638 <HAL_Delay>
	LCD_Clear(LCD_COLOR_GREEN);
 8000cc0:	f44f 407f 	mov.w	r0, #65280	@ 0xff00
 8000cc4:	f7ff ff08 	bl	8000ad8 <LCD_Clear>
	HAL_Delay(1500);
 8000cc8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000ccc:	f001 fcb4 	bl	8002638 <HAL_Delay>
	LCD_Clear(LCD_COLOR_RED);
 8000cd0:	f44f 007f 	mov.w	r0, #16711680	@ 0xff0000
 8000cd4:	f7ff ff00 	bl	8000ad8 <LCD_Clear>
	HAL_Delay(1500);
 8000cd8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000cdc:	f001 fcac 	bl	8002638 <HAL_Delay>
	LCD_Clear(LCD_COLOR_WHITE);
 8000ce0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8000ce4:	f7ff fef8 	bl	8000ad8 <LCD_Clear>
	LCD_Draw_Vertical_Line(10,10,250,LCD_COLOR_MAGENTA);
 8000ce8:	f04f 13ff 	mov.w	r3, #16711935	@ 0xff00ff
 8000cec:	22fa      	movs	r2, #250	@ 0xfa
 8000cee:	210a      	movs	r1, #10
 8000cf0:	200a      	movs	r0, #10
 8000cf2:	f7ff fecf 	bl	8000a94 <LCD_Draw_Vertical_Line>
	HAL_Delay(1500);
 8000cf6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000cfa:	f001 fc9d 	bl	8002638 <HAL_Delay>
	LCD_Draw_Vertical_Line(230,10,250,LCD_COLOR_MAGENTA);
 8000cfe:	f04f 13ff 	mov.w	r3, #16711935	@ 0xff00ff
 8000d02:	22fa      	movs	r2, #250	@ 0xfa
 8000d04:	210a      	movs	r1, #10
 8000d06:	20e6      	movs	r0, #230	@ 0xe6
 8000d08:	f7ff fec4 	bl	8000a94 <LCD_Draw_Vertical_Line>
	HAL_Delay(1500);
 8000d0c:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000d10:	f001 fc92 	bl	8002638 <HAL_Delay>

	LCD_Draw_Circle_Fill(125,150,20,LCD_COLOR_BLACK);
 8000d14:	2300      	movs	r3, #0
 8000d16:	2214      	movs	r2, #20
 8000d18:	2196      	movs	r1, #150	@ 0x96
 8000d1a:	207d      	movs	r0, #125	@ 0x7d
 8000d1c:	f7ff fe6c 	bl	80009f8 <LCD_Draw_Circle_Fill>
	HAL_Delay(2000);
 8000d20:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000d24:	f001 fc88 	bl	8002638 <HAL_Delay>

	LCD_Clear(LCD_COLOR_BLUE);
 8000d28:	20ff      	movs	r0, #255	@ 0xff
 8000d2a:	f7ff fed5 	bl	8000ad8 <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_BLACK);
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f7ff fee6 	bl	8000b00 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8000d34:	481c      	ldr	r0, [pc, #112]	@ (8000da8 <visualDemo+0x148>)
 8000d36:	f7ff fef3 	bl	8000b20 <LCD_SetFont>

	LCD_DisplayChar(100,140,'H');
 8000d3a:	2248      	movs	r2, #72	@ 0x48
 8000d3c:	218c      	movs	r1, #140	@ 0x8c
 8000d3e:	2064      	movs	r0, #100	@ 0x64
 8000d40:	f7ff ff6c 	bl	8000c1c <LCD_DisplayChar>
	LCD_DisplayChar(115,140,'e');
 8000d44:	2265      	movs	r2, #101	@ 0x65
 8000d46:	218c      	movs	r1, #140	@ 0x8c
 8000d48:	2073      	movs	r0, #115	@ 0x73
 8000d4a:	f7ff ff67 	bl	8000c1c <LCD_DisplayChar>
	LCD_DisplayChar(125,140,'l');
 8000d4e:	226c      	movs	r2, #108	@ 0x6c
 8000d50:	218c      	movs	r1, #140	@ 0x8c
 8000d52:	207d      	movs	r0, #125	@ 0x7d
 8000d54:	f7ff ff62 	bl	8000c1c <LCD_DisplayChar>
	LCD_DisplayChar(130,140,'l');
 8000d58:	226c      	movs	r2, #108	@ 0x6c
 8000d5a:	218c      	movs	r1, #140	@ 0x8c
 8000d5c:	2082      	movs	r0, #130	@ 0x82
 8000d5e:	f7ff ff5d 	bl	8000c1c <LCD_DisplayChar>
	LCD_DisplayChar(140,140,'o');
 8000d62:	226f      	movs	r2, #111	@ 0x6f
 8000d64:	218c      	movs	r1, #140	@ 0x8c
 8000d66:	208c      	movs	r0, #140	@ 0x8c
 8000d68:	f7ff ff58 	bl	8000c1c <LCD_DisplayChar>

	LCD_DisplayChar(100,160,'W');
 8000d6c:	2257      	movs	r2, #87	@ 0x57
 8000d6e:	21a0      	movs	r1, #160	@ 0xa0
 8000d70:	2064      	movs	r0, #100	@ 0x64
 8000d72:	f7ff ff53 	bl	8000c1c <LCD_DisplayChar>
	LCD_DisplayChar(115,160,'o');
 8000d76:	226f      	movs	r2, #111	@ 0x6f
 8000d78:	21a0      	movs	r1, #160	@ 0xa0
 8000d7a:	2073      	movs	r0, #115	@ 0x73
 8000d7c:	f7ff ff4e 	bl	8000c1c <LCD_DisplayChar>
	LCD_DisplayChar(125,160,'r');
 8000d80:	2272      	movs	r2, #114	@ 0x72
 8000d82:	21a0      	movs	r1, #160	@ 0xa0
 8000d84:	207d      	movs	r0, #125	@ 0x7d
 8000d86:	f7ff ff49 	bl	8000c1c <LCD_DisplayChar>
	LCD_DisplayChar(130,160,'l');
 8000d8a:	226c      	movs	r2, #108	@ 0x6c
 8000d8c:	21a0      	movs	r1, #160	@ 0xa0
 8000d8e:	2082      	movs	r0, #130	@ 0x82
 8000d90:	f7ff ff44 	bl	8000c1c <LCD_DisplayChar>
	LCD_DisplayChar(140,160,'d');
 8000d94:	2264      	movs	r2, #100	@ 0x64
 8000d96:	21a0      	movs	r1, #160	@ 0xa0
 8000d98:	208c      	movs	r0, #140	@ 0x8c
 8000d9a:	f7ff ff3f 	bl	8000c1c <LCD_DisplayChar>
}
 8000d9e:	bf00      	nop
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20000004 	.word	0x20000004

08000dac <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db0:	b672      	cpsid	i
}
 8000db2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db4:	bf00      	nop
 8000db6:	e7fd      	b.n	8000db4 <LCD_Error_Handler+0x8>

08000db8 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000dbc:	f001 f80d 	bl	8001dda <STMPE811_Init>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d001      	beq.n	8000dca <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8000dc6:	bf00      	nop
 8000dc8:	e7fd      	b.n	8000dc6 <InitializeLCDTouch+0xe>
  }
}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b082      	sub	sp, #8
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f001 f8b7 	bl	8001f4a <STMPE811_ReadTouch>
 8000ddc:	4603      	mov	r3, r0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000dea:	f000 f9ff 	bl	80011ec <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8000dee:	20ca      	movs	r0, #202	@ 0xca
 8000df0:	f000 f943 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8000df4:	20c3      	movs	r0, #195	@ 0xc3
 8000df6:	f000 f94d 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8000dfa:	2008      	movs	r0, #8
 8000dfc:	f000 f94a 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8000e00:	2050      	movs	r0, #80	@ 0x50
 8000e02:	f000 f947 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8000e06:	20cf      	movs	r0, #207	@ 0xcf
 8000e08:	f000 f937 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f000 f941 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8000e12:	20c1      	movs	r0, #193	@ 0xc1
 8000e14:	f000 f93e 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8000e18:	2030      	movs	r0, #48	@ 0x30
 8000e1a:	f000 f93b 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8000e1e:	20ed      	movs	r0, #237	@ 0xed
 8000e20:	f000 f92b 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8000e24:	2064      	movs	r0, #100	@ 0x64
 8000e26:	f000 f935 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8000e2a:	2003      	movs	r0, #3
 8000e2c:	f000 f932 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8000e30:	2012      	movs	r0, #18
 8000e32:	f000 f92f 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8000e36:	2081      	movs	r0, #129	@ 0x81
 8000e38:	f000 f92c 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8000e3c:	20e8      	movs	r0, #232	@ 0xe8
 8000e3e:	f000 f91c 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8000e42:	2085      	movs	r0, #133	@ 0x85
 8000e44:	f000 f926 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000e48:	2000      	movs	r0, #0
 8000e4a:	f000 f923 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000e4e:	2078      	movs	r0, #120	@ 0x78
 8000e50:	f000 f920 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8000e54:	20cb      	movs	r0, #203	@ 0xcb
 8000e56:	f000 f910 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8000e5a:	2039      	movs	r0, #57	@ 0x39
 8000e5c:	f000 f91a 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8000e60:	202c      	movs	r0, #44	@ 0x2c
 8000e62:	f000 f917 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000e66:	2000      	movs	r0, #0
 8000e68:	f000 f914 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8000e6c:	2034      	movs	r0, #52	@ 0x34
 8000e6e:	f000 f911 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8000e72:	2002      	movs	r0, #2
 8000e74:	f000 f90e 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8000e78:	20f7      	movs	r0, #247	@ 0xf7
 8000e7a:	f000 f8fe 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8000e7e:	2020      	movs	r0, #32
 8000e80:	f000 f908 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8000e84:	20ea      	movs	r0, #234	@ 0xea
 8000e86:	f000 f8f8 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f000 f902 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000e90:	2000      	movs	r0, #0
 8000e92:	f000 f8ff 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8000e96:	20b1      	movs	r0, #177	@ 0xb1
 8000e98:	f000 f8ef 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000e9c:	2000      	movs	r0, #0
 8000e9e:	f000 f8f9 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000ea2:	201b      	movs	r0, #27
 8000ea4:	f000 f8f6 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000ea8:	20b6      	movs	r0, #182	@ 0xb6
 8000eaa:	f000 f8e6 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000eae:	200a      	movs	r0, #10
 8000eb0:	f000 f8f0 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8000eb4:	20a2      	movs	r0, #162	@ 0xa2
 8000eb6:	f000 f8ed 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8000eba:	20c0      	movs	r0, #192	@ 0xc0
 8000ebc:	f000 f8dd 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000ec0:	2010      	movs	r0, #16
 8000ec2:	f000 f8e7 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8000ec6:	20c1      	movs	r0, #193	@ 0xc1
 8000ec8:	f000 f8d7 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000ecc:	2010      	movs	r0, #16
 8000ece:	f000 f8e1 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8000ed2:	20c5      	movs	r0, #197	@ 0xc5
 8000ed4:	f000 f8d1 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8000ed8:	2045      	movs	r0, #69	@ 0x45
 8000eda:	f000 f8db 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8000ede:	2015      	movs	r0, #21
 8000ee0:	f000 f8d8 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8000ee4:	20c7      	movs	r0, #199	@ 0xc7
 8000ee6:	f000 f8c8 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8000eea:	2090      	movs	r0, #144	@ 0x90
 8000eec:	f000 f8d2 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8000ef0:	2036      	movs	r0, #54	@ 0x36
 8000ef2:	f000 f8c2 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8000ef6:	20c8      	movs	r0, #200	@ 0xc8
 8000ef8:	f000 f8cc 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8000efc:	20f2      	movs	r0, #242	@ 0xf2
 8000efe:	f000 f8bc 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000f02:	2000      	movs	r0, #0
 8000f04:	f000 f8c6 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8000f08:	20b0      	movs	r0, #176	@ 0xb0
 8000f0a:	f000 f8b6 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8000f0e:	20c2      	movs	r0, #194	@ 0xc2
 8000f10:	f000 f8c0 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000f14:	20b6      	movs	r0, #182	@ 0xb6
 8000f16:	f000 f8b0 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000f1a:	200a      	movs	r0, #10
 8000f1c:	f000 f8ba 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8000f20:	20a7      	movs	r0, #167	@ 0xa7
 8000f22:	f000 f8b7 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8000f26:	2027      	movs	r0, #39	@ 0x27
 8000f28:	f000 f8b4 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8000f2c:	2004      	movs	r0, #4
 8000f2e:	f000 f8b1 	bl	8001094 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8000f32:	202a      	movs	r0, #42	@ 0x2a
 8000f34:	f000 f8a1 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f000 f8ab 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f3e:	2000      	movs	r0, #0
 8000f40:	f000 f8a8 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f44:	2000      	movs	r0, #0
 8000f46:	f000 f8a5 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8000f4a:	20ef      	movs	r0, #239	@ 0xef
 8000f4c:	f000 f8a2 	bl	8001094 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8000f50:	202b      	movs	r0, #43	@ 0x2b
 8000f52:	f000 f892 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f000 f89c 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f000 f899 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8000f62:	2001      	movs	r0, #1
 8000f64:	f000 f896 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8000f68:	203f      	movs	r0, #63	@ 0x3f
 8000f6a:	f000 f893 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8000f6e:	20f6      	movs	r0, #246	@ 0xf6
 8000f70:	f000 f883 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8000f74:	2001      	movs	r0, #1
 8000f76:	f000 f88d 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f000 f88a 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8000f80:	2006      	movs	r0, #6
 8000f82:	f000 f887 	bl	8001094 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8000f86:	202c      	movs	r0, #44	@ 0x2c
 8000f88:	f000 f877 	bl	800107a <ili9341_Write_Reg>
  LCD_Delay(200);
 8000f8c:	20c8      	movs	r0, #200	@ 0xc8
 8000f8e:	f000 f9e9 	bl	8001364 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8000f92:	2026      	movs	r0, #38	@ 0x26
 8000f94:	f000 f871 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8000f98:	2001      	movs	r0, #1
 8000f9a:	f000 f87b 	bl	8001094 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8000f9e:	20e0      	movs	r0, #224	@ 0xe0
 8000fa0:	f000 f86b 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8000fa4:	200f      	movs	r0, #15
 8000fa6:	f000 f875 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8000faa:	2029      	movs	r0, #41	@ 0x29
 8000fac:	f000 f872 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8000fb0:	2024      	movs	r0, #36	@ 0x24
 8000fb2:	f000 f86f 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8000fb6:	200c      	movs	r0, #12
 8000fb8:	f000 f86c 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8000fbc:	200e      	movs	r0, #14
 8000fbe:	f000 f869 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8000fc2:	2009      	movs	r0, #9
 8000fc4:	f000 f866 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8000fc8:	204e      	movs	r0, #78	@ 0x4e
 8000fca:	f000 f863 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000fce:	2078      	movs	r0, #120	@ 0x78
 8000fd0:	f000 f860 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8000fd4:	203c      	movs	r0, #60	@ 0x3c
 8000fd6:	f000 f85d 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8000fda:	2009      	movs	r0, #9
 8000fdc:	f000 f85a 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8000fe0:	2013      	movs	r0, #19
 8000fe2:	f000 f857 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8000fe6:	2005      	movs	r0, #5
 8000fe8:	f000 f854 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8000fec:	2017      	movs	r0, #23
 8000fee:	f000 f851 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8000ff2:	2011      	movs	r0, #17
 8000ff4:	f000 f84e 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f000 f84b 	bl	8001094 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8000ffe:	20e1      	movs	r0, #225	@ 0xe1
 8001000:	f000 f83b 	bl	800107a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001004:	2000      	movs	r0, #0
 8001006:	f000 f845 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 800100a:	2016      	movs	r0, #22
 800100c:	f000 f842 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001010:	201b      	movs	r0, #27
 8001012:	f000 f83f 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001016:	2004      	movs	r0, #4
 8001018:	f000 f83c 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 800101c:	2011      	movs	r0, #17
 800101e:	f000 f839 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001022:	2007      	movs	r0, #7
 8001024:	f000 f836 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001028:	2031      	movs	r0, #49	@ 0x31
 800102a:	f000 f833 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 800102e:	2033      	movs	r0, #51	@ 0x33
 8001030:	f000 f830 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001034:	2042      	movs	r0, #66	@ 0x42
 8001036:	f000 f82d 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 800103a:	2005      	movs	r0, #5
 800103c:	f000 f82a 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001040:	200c      	movs	r0, #12
 8001042:	f000 f827 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001046:	200a      	movs	r0, #10
 8001048:	f000 f824 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 800104c:	2028      	movs	r0, #40	@ 0x28
 800104e:	f000 f821 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001052:	202f      	movs	r0, #47	@ 0x2f
 8001054:	f000 f81e 	bl	8001094 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001058:	200f      	movs	r0, #15
 800105a:	f000 f81b 	bl	8001094 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 800105e:	2011      	movs	r0, #17
 8001060:	f000 f80b 	bl	800107a <ili9341_Write_Reg>
  LCD_Delay(200);
 8001064:	20c8      	movs	r0, #200	@ 0xc8
 8001066:	f000 f97d 	bl	8001364 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 800106a:	2029      	movs	r0, #41	@ 0x29
 800106c:	f000 f805 	bl	800107a <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001070:	202c      	movs	r0, #44	@ 0x2c
 8001072:	f000 f802 	bl	800107a <ili9341_Write_Reg>
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}

0800107a <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b082      	sub	sp, #8
 800107e:	af00      	add	r7, sp, #0
 8001080:	4603      	mov	r3, r0
 8001082:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	4618      	mov	r0, r3
 8001088:	f000 f94a 	bl	8001320 <LCD_IO_WriteReg>
}
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800109e:	88fb      	ldrh	r3, [r7, #6]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 f91b 	bl	80012dc <LCD_IO_WriteData>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80010b4:	4819      	ldr	r0, [pc, #100]	@ (800111c <SPI_Init+0x6c>)
 80010b6:	f004 fdbb 	bl	8005c30 <HAL_SPI_GetState>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d12b      	bne.n	8001118 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 80010c0:	4b16      	ldr	r3, [pc, #88]	@ (800111c <SPI_Init+0x6c>)
 80010c2:	4a17      	ldr	r2, [pc, #92]	@ (8001120 <SPI_Init+0x70>)
 80010c4:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80010c6:	4b15      	ldr	r3, [pc, #84]	@ (800111c <SPI_Init+0x6c>)
 80010c8:	2218      	movs	r2, #24
 80010ca:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80010cc:	4b13      	ldr	r3, [pc, #76]	@ (800111c <SPI_Init+0x6c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80010d2:	4b12      	ldr	r3, [pc, #72]	@ (800111c <SPI_Init+0x6c>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80010d8:	4b10      	ldr	r3, [pc, #64]	@ (800111c <SPI_Init+0x6c>)
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80010de:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <SPI_Init+0x6c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80010e4:	4b0d      	ldr	r3, [pc, #52]	@ (800111c <SPI_Init+0x6c>)
 80010e6:	2207      	movs	r2, #7
 80010e8:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80010ea:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <SPI_Init+0x6c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80010f0:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <SPI_Init+0x6c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80010f6:	4b09      	ldr	r3, [pc, #36]	@ (800111c <SPI_Init+0x6c>)
 80010f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010fc:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80010fe:	4b07      	ldr	r3, [pc, #28]	@ (800111c <SPI_Init+0x6c>)
 8001100:	2200      	movs	r2, #0
 8001102:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001104:	4b05      	ldr	r3, [pc, #20]	@ (800111c <SPI_Init+0x6c>)
 8001106:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800110a:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 800110c:	4803      	ldr	r0, [pc, #12]	@ (800111c <SPI_Init+0x6c>)
 800110e:	f000 f833 	bl	8001178 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001112:	4802      	ldr	r0, [pc, #8]	@ (800111c <SPI_Init+0x6c>)
 8001114:	f004 fb97 	bl	8005846 <HAL_SPI_Init>
  }
}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}
 800111c:	200001c0 	.word	0x200001c0
 8001120:	40015000 	.word	0x40015000

08001124 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800112e:	2300      	movs	r3, #0
 8001130:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001132:	4b09      	ldr	r3, [pc, #36]	@ (8001158 <SPI_Write+0x34>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	1db9      	adds	r1, r7, #6
 8001138:	2201      	movs	r2, #1
 800113a:	4808      	ldr	r0, [pc, #32]	@ (800115c <SPI_Write+0x38>)
 800113c:	f004 fc34 	bl	80059a8 <HAL_SPI_Transmit>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 800114a:	f000 f809 	bl	8001160 <SPI_Error>
  }
}
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	2000000c 	.word	0x2000000c
 800115c:	200001c0 	.word	0x200001c0

08001160 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001164:	4803      	ldr	r0, [pc, #12]	@ (8001174 <SPI_Error+0x14>)
 8001166:	f004 fbf7 	bl	8005958 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 800116a:	f7ff ffa1 	bl	80010b0 <SPI_Init>
}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	200001c0 	.word	0x200001c0

08001178 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b08a      	sub	sp, #40	@ 0x28
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001180:	2300      	movs	r3, #0
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <SPI_MspInit+0x6c>)
 8001186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001188:	4a16      	ldr	r2, [pc, #88]	@ (80011e4 <SPI_MspInit+0x6c>)
 800118a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800118e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001190:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <SPI_MspInit+0x6c>)
 8001192:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001194:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001198:	613b      	str	r3, [r7, #16]
 800119a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 800119c:	2300      	movs	r3, #0
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	4b10      	ldr	r3, [pc, #64]	@ (80011e4 <SPI_MspInit+0x6c>)
 80011a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a4:	4a0f      	ldr	r2, [pc, #60]	@ (80011e4 <SPI_MspInit+0x6c>)
 80011a6:	f043 0320 	orr.w	r3, r3, #32
 80011aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ac:	4b0d      	ldr	r3, [pc, #52]	@ (80011e4 <SPI_MspInit+0x6c>)
 80011ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b0:	f003 0320 	and.w	r3, r3, #32
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 80011b8:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80011bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80011c6:	2301      	movs	r3, #1
 80011c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 80011ca:	2305      	movs	r3, #5
 80011cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	4804      	ldr	r0, [pc, #16]	@ (80011e8 <SPI_MspInit+0x70>)
 80011d6:	f001 ff1d 	bl	8003014 <HAL_GPIO_Init>
}
 80011da:	bf00      	nop
 80011dc:	3728      	adds	r7, #40	@ 0x28
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40023800 	.word	0x40023800
 80011e8:	40021400 	.word	0x40021400

080011ec <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 80011f2:	4b36      	ldr	r3, [pc, #216]	@ (80012cc <LCD_IO_Init+0xe0>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d164      	bne.n	80012c4 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 80011fa:	4b34      	ldr	r3, [pc, #208]	@ (80012cc <LCD_IO_Init+0xe0>)
 80011fc:	2201      	movs	r2, #1
 80011fe:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001200:	2300      	movs	r3, #0
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	4b32      	ldr	r3, [pc, #200]	@ (80012d0 <LCD_IO_Init+0xe4>)
 8001206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001208:	4a31      	ldr	r2, [pc, #196]	@ (80012d0 <LCD_IO_Init+0xe4>)
 800120a:	f043 0308 	orr.w	r3, r3, #8
 800120e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001210:	4b2f      	ldr	r3, [pc, #188]	@ (80012d0 <LCD_IO_Init+0xe4>)
 8001212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001214:	f003 0308 	and.w	r3, r3, #8
 8001218:	60bb      	str	r3, [r7, #8]
 800121a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 800121c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001220:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001222:	2301      	movs	r3, #1
 8001224:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800122a:	2302      	movs	r3, #2
 800122c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	4619      	mov	r1, r3
 8001234:	4827      	ldr	r0, [pc, #156]	@ (80012d4 <LCD_IO_Init+0xe8>)
 8001236:	f001 feed 	bl	8003014 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b24      	ldr	r3, [pc, #144]	@ (80012d0 <LCD_IO_Init+0xe4>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	4a23      	ldr	r2, [pc, #140]	@ (80012d0 <LCD_IO_Init+0xe4>)
 8001244:	f043 0308 	orr.w	r3, r3, #8
 8001248:	6313      	str	r3, [r2, #48]	@ 0x30
 800124a:	4b21      	ldr	r3, [pc, #132]	@ (80012d0 <LCD_IO_Init+0xe4>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	f003 0308 	and.w	r3, r3, #8
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001256:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800125a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800125c:	2301      	movs	r3, #1
 800125e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001264:	2302      	movs	r3, #2
 8001266:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	4619      	mov	r1, r3
 800126e:	4819      	ldr	r0, [pc, #100]	@ (80012d4 <LCD_IO_Init+0xe8>)
 8001270:	f001 fed0 	bl	8003014 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001274:	2300      	movs	r3, #0
 8001276:	603b      	str	r3, [r7, #0]
 8001278:	4b15      	ldr	r3, [pc, #84]	@ (80012d0 <LCD_IO_Init+0xe4>)
 800127a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127c:	4a14      	ldr	r2, [pc, #80]	@ (80012d0 <LCD_IO_Init+0xe4>)
 800127e:	f043 0304 	orr.w	r3, r3, #4
 8001282:	6313      	str	r3, [r2, #48]	@ 0x30
 8001284:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <LCD_IO_Init+0xe4>)
 8001286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001288:	f003 0304 	and.w	r3, r3, #4
 800128c:	603b      	str	r3, [r7, #0]
 800128e:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001290:	2304      	movs	r3, #4
 8001292:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001294:	2301      	movs	r3, #1
 8001296:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800129c:	2302      	movs	r3, #2
 800129e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80012a0:	f107 030c 	add.w	r3, r7, #12
 80012a4:	4619      	mov	r1, r3
 80012a6:	480c      	ldr	r0, [pc, #48]	@ (80012d8 <LCD_IO_Init+0xec>)
 80012a8:	f001 feb4 	bl	8003014 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 80012ac:	2200      	movs	r2, #0
 80012ae:	2104      	movs	r1, #4
 80012b0:	4809      	ldr	r0, [pc, #36]	@ (80012d8 <LCD_IO_Init+0xec>)
 80012b2:	f002 f967 	bl	8003584 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80012b6:	2201      	movs	r2, #1
 80012b8:	2104      	movs	r1, #4
 80012ba:	4807      	ldr	r0, [pc, #28]	@ (80012d8 <LCD_IO_Init+0xec>)
 80012bc:	f002 f962 	bl	8003584 <HAL_GPIO_WritePin>

    SPI_Init();
 80012c0:	f7ff fef6 	bl	80010b0 <SPI_Init>
  }
}
 80012c4:	bf00      	nop
 80012c6:	3720      	adds	r7, #32
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000218 	.word	0x20000218
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40020c00 	.word	0x40020c00
 80012d8:	40020800 	.word	0x40020800

080012dc <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80012e6:	2201      	movs	r2, #1
 80012e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012ec:	480a      	ldr	r0, [pc, #40]	@ (8001318 <LCD_IO_WriteData+0x3c>)
 80012ee:	f002 f949 	bl	8003584 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80012f2:	2200      	movs	r2, #0
 80012f4:	2104      	movs	r1, #4
 80012f6:	4809      	ldr	r0, [pc, #36]	@ (800131c <LCD_IO_WriteData+0x40>)
 80012f8:	f002 f944 	bl	8003584 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80012fc:	88fb      	ldrh	r3, [r7, #6]
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff ff10 	bl	8001124 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001304:	2201      	movs	r2, #1
 8001306:	2104      	movs	r1, #4
 8001308:	4804      	ldr	r0, [pc, #16]	@ (800131c <LCD_IO_WriteData+0x40>)
 800130a:	f002 f93b 	bl	8003584 <HAL_GPIO_WritePin>
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40020c00 	.word	0x40020c00
 800131c:	40020800 	.word	0x40020800

08001320 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800132a:	2200      	movs	r2, #0
 800132c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001330:	480a      	ldr	r0, [pc, #40]	@ (800135c <LCD_IO_WriteReg+0x3c>)
 8001332:	f002 f927 	bl	8003584 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001336:	2200      	movs	r2, #0
 8001338:	2104      	movs	r1, #4
 800133a:	4809      	ldr	r0, [pc, #36]	@ (8001360 <LCD_IO_WriteReg+0x40>)
 800133c:	f002 f922 	bl	8003584 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	b29b      	uxth	r3, r3
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff feed 	bl	8001124 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800134a:	2201      	movs	r2, #1
 800134c:	2104      	movs	r1, #4
 800134e:	4804      	ldr	r0, [pc, #16]	@ (8001360 <LCD_IO_WriteReg+0x40>)
 8001350:	f002 f918 	bl	8003584 <HAL_GPIO_WritePin>
}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40020c00 	.word	0x40020c00
 8001360:	40020800 	.word	0x40020800

08001364 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f001 f963 	bl	8002638 <HAL_Delay>
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	af00      	add	r7, sp, #0
       - Configure the Flash prefetch, instruction and Data caches
       - Configure the Systick to generate an interrupt each 1 msec, each time incrementing uWtick. YOU CANNOT USE SYSTICK in interrupts. (No delay() and you cant wait and compare getTick(). Uou can access getTick(), but it wont increment inside a irq handler.
       - Set NVIC Group Priority to 4
       - Global MSP (MCU Support Package) initialization
     */
  HAL_Init();
 800137e:	f001 f8e9 	bl	8002554 <HAL_Init>

  /* Configure the system clock to 168 MHz */
  SystemClock_Config();
 8001382:	f000 f80d 	bl	80013a0 <SystemClock_Config>

  ApplicationInit();
 8001386:	f7ff f921 	bl	80005cc <ApplicationInit>

  LCD_Visual_Demo();
 800138a:	f7ff f935 	bl	80005f8 <LCD_Visual_Demo>

  HAL_Delay(5000);
 800138e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001392:	f001 f951 	bl	8002638 <HAL_Delay>

  // DO NOT CALL THIS FUNCTION WHEN INTERRUPT MODE IS SELECTED IN THE COMPILE SWITCH IN stmpe811.h
  // Un-comment the below function after setting COMPILE_TOUCH to 1 in stmpe811.h
  LCD_Touch_Polling_Demo(); // This function Will not return
 8001396:	f7ff f935 	bl	8000604 <LCD_Touch_Polling_Demo>

  while (1)
 800139a:	bf00      	nop
 800139c:	e7fd      	b.n	800139a <main+0x20>
	...

080013a0 <SystemClock_Config>:
  *            		Q - 7
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b094      	sub	sp, #80	@ 0x50
 80013a4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]
 80013aa:	4b24      	ldr	r3, [pc, #144]	@ (800143c <SystemClock_Config+0x9c>)
 80013ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ae:	4a23      	ldr	r2, [pc, #140]	@ (800143c <SystemClock_Config+0x9c>)
 80013b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80013b6:	4b21      	ldr	r3, [pc, #132]	@ (800143c <SystemClock_Config+0x9c>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	68bb      	ldr	r3, [r7, #8]

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001440 <SystemClock_Config+0xa0>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001440 <SystemClock_Config+0xa0>)
 80013cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001440 <SystemClock_Config+0xa0>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013de:	2301      	movs	r3, #1
 80013e0:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013e6:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e8:	2302      	movs	r3, #2
 80013ea:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80013f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013f2:	2308      	movs	r3, #8
 80013f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80013f6:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80013fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLP = 2;
 80013fc:	2302      	movs	r3, #2
 80013fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001400:	2307      	movs	r3, #7
 8001402:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	4618      	mov	r0, r3
 800140a:	f003 fb47 	bl	8004a9c <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800140e:	230f      	movs	r3, #15
 8001410:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001412:	2302      	movs	r3, #2
 8001414:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001416:	2300      	movs	r3, #0
 8001418:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800141a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800141e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001420:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001424:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001426:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800142a:	2105      	movs	r1, #5
 800142c:	4618      	mov	r0, r3
 800142e:	f003 fdad 	bl	8004f8c <HAL_RCC_ClockConfig>
}
 8001432:	bf00      	nop
 8001434:	3750      	adds	r7, #80	@ 0x50
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40023800 	.word	0x40023800
 8001440:	40007000 	.word	0x40007000

08001444 <Error_Handler>:


void Error_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001448:	b672      	cpsid	i
}
 800144a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <Error_Handler+0x8>

08001450 <SDRAM_Init_Sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void SDRAM_Init_Sequence(uint32_t RefreshCount)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  volatile uint32_t tmpmrd = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 800145c:	4b2a      	ldr	r3, [pc, #168]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 800145e:	2201      	movs	r2, #1
 8001460:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001462:	4b29      	ldr	r3, [pc, #164]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 8001464:	2208      	movs	r2, #8
 8001466:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8001468:	4b27      	ldr	r3, [pc, #156]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 800146a:	2201      	movs	r2, #1
 800146c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800146e:	4b26      	ldr	r3, [pc, #152]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 8001470:	2200      	movs	r2, #0
 8001472:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SDRAM, &Command, SDRAM_TIMEOUT);
 8001474:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001478:	4923      	ldr	r1, [pc, #140]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 800147a:	4824      	ldr	r0, [pc, #144]	@ (800150c <SDRAM_Init_Sequence+0xbc>)
 800147c:	f004 f986 	bl	800578c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8001480:	2001      	movs	r0, #1
 8001482:	f001 f8d9 	bl	8002638 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8001486:	4b20      	ldr	r3, [pc, #128]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 8001488:	2202      	movs	r2, #2
 800148a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800148c:	4b1e      	ldr	r3, [pc, #120]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 800148e:	2208      	movs	r2, #8
 8001490:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8001492:	4b1d      	ldr	r3, [pc, #116]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 8001494:	2201      	movs	r2, #1
 8001496:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8001498:	4b1b      	ldr	r3, [pc, #108]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SDRAM, &Command, SDRAM_TIMEOUT);
 800149e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014a2:	4919      	ldr	r1, [pc, #100]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014a4:	4819      	ldr	r0, [pc, #100]	@ (800150c <SDRAM_Init_Sequence+0xbc>)
 80014a6:	f004 f971 	bl	800578c <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80014aa:	4b17      	ldr	r3, [pc, #92]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014ac:	2203      	movs	r2, #3
 80014ae:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80014b0:	4b15      	ldr	r3, [pc, #84]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014b2:	2208      	movs	r2, #8
 80014b4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 80014b6:	4b14      	ldr	r3, [pc, #80]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014b8:	2204      	movs	r2, #4
 80014ba:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80014bc:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SDRAM, &Command, SDRAM_TIMEOUT);
 80014c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014c6:	4910      	ldr	r1, [pc, #64]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014c8:	4810      	ldr	r0, [pc, #64]	@ (800150c <SDRAM_Init_Sequence+0xbc>)
 80014ca:	f004 f95f 	bl	800578c <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 80014ce:	f44f 730c 	mov.w	r3, #560	@ 0x230
 80014d2:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014d6:	2204      	movs	r2, #4
 80014d8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80014da:	4b0b      	ldr	r3, [pc, #44]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014dc:	2208      	movs	r2, #8
 80014de:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80014e0:	4b09      	ldr	r3, [pc, #36]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4a07      	ldr	r2, [pc, #28]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014ea:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SDRAM, &Command, SDRAM_TIMEOUT);
 80014ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014f0:	4905      	ldr	r1, [pc, #20]	@ (8001508 <SDRAM_Init_Sequence+0xb8>)
 80014f2:	4806      	ldr	r0, [pc, #24]	@ (800150c <SDRAM_Init_Sequence+0xbc>)
 80014f4:	f004 f94a 	bl	800578c <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SDRAM, RefreshCount);
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	4804      	ldr	r0, [pc, #16]	@ (800150c <SDRAM_Init_Sequence+0xbc>)
 80014fc:	f004 f97b 	bl	80057f6 <HAL_SDRAM_ProgramRefreshRate>
}
 8001500:	bf00      	nop
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	2000026c 	.word	0x2000026c
 800150c:	2000021c 	.word	0x2000021c

08001510 <SDRAM_GPIOInit>:
  * @brief  Initializes SDRAM MSP.
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer to SDRAM handle
  */
void SDRAM_GPIOInit(SDRAM_HandleTypeDef  *hsdram)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b090      	sub	sp, #64	@ 0x40
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	f000 80ec 	beq.w	80016f8 <SDRAM_GPIOInit+0x1e8>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 8001520:	2300      	movs	r3, #0
 8001522:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001524:	4b76      	ldr	r3, [pc, #472]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 8001526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001528:	4a75      	ldr	r2, [pc, #468]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001530:	4b73      	ldr	r3, [pc, #460]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 8001532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	62bb      	str	r3, [r7, #40]	@ 0x28
 800153a:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable DMAx clock */
    __DMAx_CLK_ENABLE();
 800153c:	2300      	movs	r3, #0
 800153e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001540:	4b6f      	ldr	r3, [pc, #444]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 8001542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001544:	4a6e      	ldr	r2, [pc, #440]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 8001546:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800154a:	6313      	str	r3, [r2, #48]	@ 0x30
 800154c:	4b6c      	ldr	r3, [pc, #432]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 800154e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001550:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001554:	627b      	str	r3, [r7, #36]	@ 0x24
 8001556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001558:	2300      	movs	r3, #0
 800155a:	623b      	str	r3, [r7, #32]
 800155c:	4b68      	ldr	r3, [pc, #416]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 800155e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001560:	4a67      	ldr	r2, [pc, #412]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 8001562:	f043 0302 	orr.w	r3, r3, #2
 8001566:	6313      	str	r3, [r2, #48]	@ 0x30
 8001568:	4b65      	ldr	r3, [pc, #404]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 800156a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156c:	f003 0302 	and.w	r3, r3, #2
 8001570:	623b      	str	r3, [r7, #32]
 8001572:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
 8001578:	4b61      	ldr	r3, [pc, #388]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 800157a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157c:	4a60      	ldr	r2, [pc, #384]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 800157e:	f043 0304 	orr.w	r3, r3, #4
 8001582:	6313      	str	r3, [r2, #48]	@ 0x30
 8001584:	4b5e      	ldr	r3, [pc, #376]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 8001586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	61fb      	str	r3, [r7, #28]
 800158e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001590:	2300      	movs	r3, #0
 8001592:	61bb      	str	r3, [r7, #24]
 8001594:	4b5a      	ldr	r3, [pc, #360]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 8001596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001598:	4a59      	ldr	r2, [pc, #356]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 800159a:	f043 0308 	orr.w	r3, r3, #8
 800159e:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a0:	4b57      	ldr	r3, [pc, #348]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 80015a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a4:	f003 0308 	and.w	r3, r3, #8
 80015a8:	61bb      	str	r3, [r7, #24]
 80015aa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
 80015b0:	4b53      	ldr	r3, [pc, #332]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 80015b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b4:	4a52      	ldr	r2, [pc, #328]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 80015b6:	f043 0310 	orr.w	r3, r3, #16
 80015ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80015bc:	4b50      	ldr	r3, [pc, #320]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 80015be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c0:	f003 0310 	and.w	r3, r3, #16
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80015c8:	2300      	movs	r3, #0
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	4b4c      	ldr	r3, [pc, #304]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 80015ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d0:	4a4b      	ldr	r2, [pc, #300]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 80015d2:	f043 0320 	orr.w	r3, r3, #32
 80015d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d8:	4b49      	ldr	r3, [pc, #292]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 80015da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015dc:	f003 0320 	and.w	r3, r3, #32
 80015e0:	613b      	str	r3, [r7, #16]
 80015e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	4b45      	ldr	r3, [pc, #276]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 80015ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ec:	4a44      	ldr	r2, [pc, #272]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 80015ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f4:	4b42      	ldr	r3, [pc, #264]	@ (8001700 <SDRAM_GPIOInit+0x1f0>)
 80015f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8001600:	2302      	movs	r3, #2
 8001602:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001604:	2302      	movs	r3, #2
 8001606:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 800160c:	230c      	movs	r3, #12
 800160e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8001610:	2360      	movs	r3, #96	@ 0x60
 8001612:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001614:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001618:	4619      	mov	r1, r3
 800161a:	483a      	ldr	r0, [pc, #232]	@ (8001704 <SDRAM_GPIOInit+0x1f4>)
 800161c:	f001 fcfa 	bl	8003014 <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 8001620:	2301      	movs	r3, #1
 8001622:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001624:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001628:	4619      	mov	r1, r3
 800162a:	4837      	ldr	r0, [pc, #220]	@ (8001708 <SDRAM_GPIOInit+0x1f8>)
 800162c:	f001 fcf2 	bl	8003014 <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8001630:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001634:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001636:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800163a:	4619      	mov	r1, r3
 800163c:	4833      	ldr	r0, [pc, #204]	@ (800170c <SDRAM_GPIOInit+0x1fc>)
 800163e:	f001 fce9 	bl	8003014 <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8001642:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001646:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001648:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800164c:	4619      	mov	r1, r3
 800164e:	4830      	ldr	r0, [pc, #192]	@ (8001710 <SDRAM_GPIOInit+0x200>)
 8001650:	f001 fce0 	bl	8003014 <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 8001654:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001658:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800165a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800165e:	4619      	mov	r1, r3
 8001660:	482c      	ldr	r0, [pc, #176]	@ (8001714 <SDRAM_GPIOInit+0x204>)
 8001662:	f001 fcd7 	bl	8003014 <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8001666:	f248 1333 	movw	r3, #33075	@ 0x8133
 800166a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800166c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001670:	4619      	mov	r1, r3
 8001672:	4829      	ldr	r0, [pc, #164]	@ (8001718 <SDRAM_GPIOInit+0x208>)
 8001674:	f001 fcce 	bl	8003014 <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8001678:	4b28      	ldr	r3, [pc, #160]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 800167a:	2200      	movs	r2, #0
 800167c:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 800167e:	4b27      	ldr	r3, [pc, #156]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 8001680:	2280      	movs	r2, #128	@ 0x80
 8001682:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8001684:	4b25      	ldr	r3, [pc, #148]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 8001686:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800168a:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 800168c:	4b23      	ldr	r3, [pc, #140]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 800168e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001692:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001694:	4b21      	ldr	r3, [pc, #132]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 8001696:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800169a:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800169c:	4b1f      	ldr	r3, [pc, #124]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 800169e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016a2:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 80016a4:	4b1d      	ldr	r3, [pc, #116]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 80016aa:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016ac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80016b0:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80016b2:	4b1a      	ldr	r3, [pc, #104]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80016b8:	4b18      	ldr	r3, [pc, #96]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016ba:	2203      	movs	r2, #3
 80016bc:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80016be:	4b17      	ldr	r3, [pc, #92]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 80016c4:	4b15      	ldr	r3, [pc, #84]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 80016ca:	4b14      	ldr	r3, [pc, #80]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016cc:	4a14      	ldr	r2, [pc, #80]	@ (8001720 <SDRAM_GPIOInit+0x210>)
 80016ce:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	4a12      	ldr	r2, [pc, #72]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80016d6:	4a11      	ldr	r2, [pc, #68]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 80016dc:	480f      	ldr	r0, [pc, #60]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016de:	f001 f98f 	bl	8002a00 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 80016e2:	480e      	ldr	r0, [pc, #56]	@ (800171c <SDRAM_GPIOInit+0x20c>)
 80016e4:	f001 f8de 	bl	80028a4 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80016e8:	2200      	movs	r2, #0
 80016ea:	210f      	movs	r1, #15
 80016ec:	2038      	movs	r0, #56	@ 0x38
 80016ee:	f001 f8a2 	bl	8002836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80016f2:	2038      	movs	r0, #56	@ 0x38
 80016f4:	f001 f8bb 	bl	800286e <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 80016f8:	bf00      	nop
 80016fa:	3740      	adds	r7, #64	@ 0x40
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40023800 	.word	0x40023800
 8001704:	40020400 	.word	0x40020400
 8001708:	40020800 	.word	0x40020800
 800170c:	40020c00 	.word	0x40020c00
 8001710:	40021000 	.word	0x40021000
 8001714:	40021400 	.word	0x40021400
 8001718:	40021800 	.word	0x40021800
 800171c:	2000027c 	.word	0x2000027c
 8001720:	40026410 	.word	0x40026410

08001724 <SDRAM_Init>:


void SDRAM_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0

  /* SDRAM device configuration */
  SDRAM.Instance = FMC_SDRAM_DEVICE;
 8001728:	4b22      	ldr	r3, [pc, #136]	@ (80017b4 <SDRAM_Init+0x90>)
 800172a:	4a23      	ldr	r2, [pc, #140]	@ (80017b8 <SDRAM_Init+0x94>)
 800172c:	601a      	str	r2, [r3, #0]

  /* FMC Configuration */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 800172e:	4b23      	ldr	r3, [pc, #140]	@ (80017bc <SDRAM_Init+0x98>)
 8001730:	2202      	movs	r2, #2
 8001732:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8001734:	4b21      	ldr	r3, [pc, #132]	@ (80017bc <SDRAM_Init+0x98>)
 8001736:	2207      	movs	r2, #7
 8001738:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800173a:	4b20      	ldr	r3, [pc, #128]	@ (80017bc <SDRAM_Init+0x98>)
 800173c:	2204      	movs	r2, #4
 800173e:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8001740:	4b1e      	ldr	r3, [pc, #120]	@ (80017bc <SDRAM_Init+0x98>)
 8001742:	2207      	movs	r2, #7
 8001744:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8001746:	4b1d      	ldr	r3, [pc, #116]	@ (80017bc <SDRAM_Init+0x98>)
 8001748:	2202      	movs	r2, #2
 800174a:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 800174c:	4b1b      	ldr	r3, [pc, #108]	@ (80017bc <SDRAM_Init+0x98>)
 800174e:	2202      	movs	r2, #2
 8001750:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8001752:	4b1a      	ldr	r3, [pc, #104]	@ (80017bc <SDRAM_Init+0x98>)
 8001754:	2202      	movs	r2, #2
 8001756:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SDRAM.Init.SDBank             = FMC_SDRAM_BANK2;   // use bank 2
 8001758:	4b16      	ldr	r3, [pc, #88]	@ (80017b4 <SDRAM_Init+0x90>)
 800175a:	2201      	movs	r2, #1
 800175c:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SDRAM.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800175e:	4b15      	ldr	r3, [pc, #84]	@ (80017b4 <SDRAM_Init+0x90>)
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SDRAM.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8001764:	4b13      	ldr	r3, [pc, #76]	@ (80017b4 <SDRAM_Init+0x90>)
 8001766:	2204      	movs	r2, #4
 8001768:	60da      	str	r2, [r3, #12]
  SDRAM.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800176a:	4b12      	ldr	r3, [pc, #72]	@ (80017b4 <SDRAM_Init+0x90>)
 800176c:	2210      	movs	r2, #16
 800176e:	611a      	str	r2, [r3, #16]
  SDRAM.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001770:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <SDRAM_Init+0x90>)
 8001772:	2240      	movs	r2, #64	@ 0x40
 8001774:	615a      	str	r2, [r3, #20]
  SDRAM.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8001776:	4b0f      	ldr	r3, [pc, #60]	@ (80017b4 <SDRAM_Init+0x90>)
 8001778:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800177c:	619a      	str	r2, [r3, #24]
  SDRAM.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800177e:	4b0d      	ldr	r3, [pc, #52]	@ (80017b4 <SDRAM_Init+0x90>)
 8001780:	2200      	movs	r2, #0
 8001782:	61da      	str	r2, [r3, #28]
  SDRAM.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8001784:	4b0b      	ldr	r3, [pc, #44]	@ (80017b4 <SDRAM_Init+0x90>)
 8001786:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800178a:	621a      	str	r2, [r3, #32]
  SDRAM.Init.ReadBurst          = SDRAM_READBURST;
 800178c:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <SDRAM_Init+0x90>)
 800178e:	2200      	movs	r2, #0
 8001790:	625a      	str	r2, [r3, #36]	@ 0x24
  SDRAM.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8001792:	4b08      	ldr	r3, [pc, #32]	@ (80017b4 <SDRAM_Init+0x90>)
 8001794:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001798:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM Msp initialization */
  SDRAM_GPIOInit(&SDRAM);
 800179a:	4806      	ldr	r0, [pc, #24]	@ (80017b4 <SDRAM_Init+0x90>)
 800179c:	f7ff feb8 	bl	8001510 <SDRAM_GPIOInit>

  if (HAL_SDRAM_Init(&SDRAM, &Timing) != HAL_OK)
 80017a0:	4906      	ldr	r1, [pc, #24]	@ (80017bc <SDRAM_Init+0x98>)
 80017a2:	4804      	ldr	r0, [pc, #16]	@ (80017b4 <SDRAM_Init+0x90>)
 80017a4:	f003 ffbe 	bl	8005724 <HAL_SDRAM_Init>
  else
  {
  }

  /* SDRAM sequence */
  SDRAM_Init_Sequence(REFRESH_COUNT);
 80017a8:	f240 506a 	movw	r0, #1386	@ 0x56a
 80017ac:	f7ff fe50 	bl	8001450 <SDRAM_Init_Sequence>
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	2000021c 	.word	0x2000021c
 80017b8:	a0000140 	.word	0xa0000140
 80017bc:	20000250 	.word	0x20000250

080017c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	4b10      	ldr	r3, [pc, #64]	@ (800180c <HAL_MspInit+0x4c>)
 80017cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ce:	4a0f      	ldr	r2, [pc, #60]	@ (800180c <HAL_MspInit+0x4c>)
 80017d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017d6:	4b0d      	ldr	r3, [pc, #52]	@ (800180c <HAL_MspInit+0x4c>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	603b      	str	r3, [r7, #0]
 80017e6:	4b09      	ldr	r3, [pc, #36]	@ (800180c <HAL_MspInit+0x4c>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ea:	4a08      	ldr	r2, [pc, #32]	@ (800180c <HAL_MspInit+0x4c>)
 80017ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017f2:	4b06      	ldr	r3, [pc, #24]	@ (800180c <HAL_MspInit+0x4c>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017fa:	603b      	str	r3, [r7, #0]
 80017fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017fe:	2007      	movs	r0, #7
 8001800:	f001 f80e 	bl	8002820 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001804:	bf00      	nop
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40023800 	.word	0x40023800

08001810 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a0b      	ldr	r2, [pc, #44]	@ (800184c <HAL_DMA2D_MspInit+0x3c>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d10d      	bne.n	800183e <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	4b0a      	ldr	r3, [pc, #40]	@ (8001850 <HAL_DMA2D_MspInit+0x40>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	4a09      	ldr	r2, [pc, #36]	@ (8001850 <HAL_DMA2D_MspInit+0x40>)
 800182c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001830:	6313      	str	r3, [r2, #48]	@ 0x30
 8001832:	4b07      	ldr	r3, [pc, #28]	@ (8001850 <HAL_DMA2D_MspInit+0x40>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END DMA2D_MspInit 1 */

  }

}
 800183e:	bf00      	nop
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	4002b000 	.word	0x4002b000
 8001850:	40023800 	.word	0x40023800

08001854 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08a      	sub	sp, #40	@ 0x28
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 0314 	add.w	r3, r7, #20
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a29      	ldr	r2, [pc, #164]	@ (8001918 <HAL_I2C_MspInit+0xc4>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d14b      	bne.n	800190e <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	4b28      	ldr	r3, [pc, #160]	@ (800191c <HAL_I2C_MspInit+0xc8>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	4a27      	ldr	r2, [pc, #156]	@ (800191c <HAL_I2C_MspInit+0xc8>)
 8001880:	f043 0304 	orr.w	r3, r3, #4
 8001884:	6313      	str	r3, [r2, #48]	@ 0x30
 8001886:	4b25      	ldr	r3, [pc, #148]	@ (800191c <HAL_I2C_MspInit+0xc8>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	f003 0304 	and.w	r3, r3, #4
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b21      	ldr	r3, [pc, #132]	@ (800191c <HAL_I2C_MspInit+0xc8>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a20      	ldr	r2, [pc, #128]	@ (800191c <HAL_I2C_MspInit+0xc8>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b1e      	ldr	r3, [pc, #120]	@ (800191c <HAL_I2C_MspInit+0xc8>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80018ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018b4:	2312      	movs	r3, #18
 80018b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018bc:	2300      	movs	r3, #0
 80018be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018c0:	2304      	movs	r3, #4
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	4619      	mov	r1, r3
 80018ca:	4815      	ldr	r0, [pc, #84]	@ (8001920 <HAL_I2C_MspInit+0xcc>)
 80018cc:	f001 fba2 	bl	8003014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80018d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018d6:	2312      	movs	r3, #18
 80018d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018de:	2300      	movs	r3, #0
 80018e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018e2:	2304      	movs	r3, #4
 80018e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	4619      	mov	r1, r3
 80018ec:	480d      	ldr	r0, [pc, #52]	@ (8001924 <HAL_I2C_MspInit+0xd0>)
 80018ee:	f001 fb91 	bl	8003014 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	60bb      	str	r3, [r7, #8]
 80018f6:	4b09      	ldr	r3, [pc, #36]	@ (800191c <HAL_I2C_MspInit+0xc8>)
 80018f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fa:	4a08      	ldr	r2, [pc, #32]	@ (800191c <HAL_I2C_MspInit+0xc8>)
 80018fc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001900:	6413      	str	r3, [r2, #64]	@ 0x40
 8001902:	4b06      	ldr	r3, [pc, #24]	@ (800191c <HAL_I2C_MspInit+0xc8>)
 8001904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001906:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 800190e:	bf00      	nop
 8001910:	3728      	adds	r7, #40	@ 0x28
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40005c00 	.word	0x40005c00
 800191c:	40023800 	.word	0x40023800
 8001920:	40020800 	.word	0x40020800
 8001924:	40020000 	.word	0x40020000

08001928 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b09a      	sub	sp, #104	@ 0x68
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001940:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001944:	2230      	movs	r2, #48	@ 0x30
 8001946:	2100      	movs	r1, #0
 8001948:	4618      	mov	r0, r3
 800194a:	f005 f81b 	bl	8006984 <memset>
  if(hltdc->Instance==LTDC)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a81      	ldr	r2, [pc, #516]	@ (8001b58 <HAL_LTDC_MspInit+0x230>)
 8001954:	4293      	cmp	r3, r2
 8001956:	f040 80fa 	bne.w	8001b4e <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800195a:	2308      	movs	r3, #8
 800195c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800195e:	2332      	movs	r3, #50	@ 0x32
 8001960:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001962:	2302      	movs	r3, #2
 8001964:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001966:	2300      	movs	r3, #0
 8001968:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800196a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800196e:	4618      	mov	r0, r3
 8001970:	f003 fd18 	bl	80053a4 <HAL_RCCEx_PeriphCLKConfig>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 800197a:	f7ff fd63 	bl	8001444 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	623b      	str	r3, [r7, #32]
 8001982:	4b76      	ldr	r3, [pc, #472]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001986:	4a75      	ldr	r2, [pc, #468]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 8001988:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800198c:	6453      	str	r3, [r2, #68]	@ 0x44
 800198e:	4b73      	ldr	r3, [pc, #460]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001992:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001996:	623b      	str	r3, [r7, #32]
 8001998:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]
 800199e:	4b6f      	ldr	r3, [pc, #444]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	4a6e      	ldr	r2, [pc, #440]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019a4:	f043 0320 	orr.w	r3, r3, #32
 80019a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019aa:	4b6c      	ldr	r3, [pc, #432]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	f003 0320 	and.w	r3, r3, #32
 80019b2:	61fb      	str	r3, [r7, #28]
 80019b4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	61bb      	str	r3, [r7, #24]
 80019ba:	4b68      	ldr	r3, [pc, #416]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019be:	4a67      	ldr	r2, [pc, #412]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019c0:	f043 0301 	orr.w	r3, r3, #1
 80019c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c6:	4b65      	ldr	r3, [pc, #404]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	f003 0301 	and.w	r3, r3, #1
 80019ce:	61bb      	str	r3, [r7, #24]
 80019d0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	4b61      	ldr	r3, [pc, #388]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a60      	ldr	r2, [pc, #384]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019dc:	f043 0302 	orr.w	r3, r3, #2
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b5e      	ldr	r3, [pc, #376]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	617b      	str	r3, [r7, #20]
 80019ec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	4b5a      	ldr	r3, [pc, #360]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a59      	ldr	r2, [pc, #356]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 80019f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b57      	ldr	r3, [pc, #348]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	4b53      	ldr	r3, [pc, #332]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	4a52      	ldr	r2, [pc, #328]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 8001a14:	f043 0304 	orr.w	r3, r3, #4
 8001a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a1a:	4b50      	ldr	r3, [pc, #320]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1e:	f003 0304 	and.w	r3, r3, #4
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	4b4c      	ldr	r3, [pc, #304]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a4b      	ldr	r2, [pc, #300]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 8001a30:	f043 0308 	orr.w	r3, r3, #8
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b49      	ldr	r3, [pc, #292]	@ (8001b5c <HAL_LTDC_MspInit+0x234>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	60bb      	str	r3, [r7, #8]
 8001a40:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001a42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a46:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a50:	2300      	movs	r3, #0
 8001a52:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001a54:	230e      	movs	r3, #14
 8001a56:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001a58:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4840      	ldr	r0, [pc, #256]	@ (8001b60 <HAL_LTDC_MspInit+0x238>)
 8001a60:	f001 fad8 	bl	8003014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001a64:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001a68:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	2300      	movs	r3, #0
 8001a74:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001a76:	230e      	movs	r3, #14
 8001a78:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a7a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4838      	ldr	r0, [pc, #224]	@ (8001b64 <HAL_LTDC_MspInit+0x23c>)
 8001a82:	f001 fac7 	bl	8003014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001a86:	2303      	movs	r3, #3
 8001a88:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a92:	2300      	movs	r3, #0
 8001a94:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001a96:	2309      	movs	r3, #9
 8001a98:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4831      	ldr	r0, [pc, #196]	@ (8001b68 <HAL_LTDC_MspInit+0x240>)
 8001aa2:	f001 fab7 	bl	8003014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001aa6:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001aaa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ab8:	230e      	movs	r3, #14
 8001aba:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001abc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4829      	ldr	r0, [pc, #164]	@ (8001b68 <HAL_LTDC_MspInit+0x240>)
 8001ac4:	f001 faa6 	bl	8003014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001ac8:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001acc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ada:	230e      	movs	r3, #14
 8001adc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ade:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4821      	ldr	r0, [pc, #132]	@ (8001b6c <HAL_LTDC_MspInit+0x244>)
 8001ae6:	f001 fa95 	bl	8003014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001aea:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001aee:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af0:	2302      	movs	r3, #2
 8001af2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af8:	2300      	movs	r3, #0
 8001afa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001afc:	230e      	movs	r3, #14
 8001afe:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b00:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b04:	4619      	mov	r1, r3
 8001b06:	481a      	ldr	r0, [pc, #104]	@ (8001b70 <HAL_LTDC_MspInit+0x248>)
 8001b08:	f001 fa84 	bl	8003014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001b0c:	2348      	movs	r3, #72	@ 0x48
 8001b0e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b10:	2302      	movs	r3, #2
 8001b12:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b1c:	230e      	movs	r3, #14
 8001b1e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b20:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b24:	4619      	mov	r1, r3
 8001b26:	4813      	ldr	r0, [pc, #76]	@ (8001b74 <HAL_LTDC_MspInit+0x24c>)
 8001b28:	f001 fa74 	bl	8003014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001b2c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b30:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b32:	2302      	movs	r3, #2
 8001b34:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001b3e:	2309      	movs	r3, #9
 8001b40:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b42:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b46:	4619      	mov	r1, r3
 8001b48:	4808      	ldr	r0, [pc, #32]	@ (8001b6c <HAL_LTDC_MspInit+0x244>)
 8001b4a:	f001 fa63 	bl	8003014 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001b4e:	bf00      	nop
 8001b50:	3768      	adds	r7, #104	@ 0x68
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40016800 	.word	0x40016800
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	40021400 	.word	0x40021400
 8001b64:	40020000 	.word	0x40020000
 8001b68:	40020400 	.word	0x40020400
 8001b6c:	40021800 	.word	0x40021800
 8001b70:	40020800 	.word	0x40020800
 8001b74:	40020c00 	.word	0x40020c00

08001b78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08a      	sub	sp, #40	@ 0x28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a19      	ldr	r2, [pc, #100]	@ (8001bfc <HAL_SPI_MspInit+0x84>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d12c      	bne.n	8001bf4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	4b18      	ldr	r3, [pc, #96]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba2:	4a17      	ldr	r2, [pc, #92]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001ba4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ba8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001baa:	4b15      	ldr	r3, [pc, #84]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	4b11      	ldr	r3, [pc, #68]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbe:	4a10      	ldr	r2, [pc, #64]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001bc0:	f043 0320 	orr.w	r3, r3, #32
 8001bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c00 <HAL_SPI_MspInit+0x88>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bca:	f003 0320 	and.w	r3, r3, #32
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001bd2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be0:	2300      	movs	r3, #0
 8001be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001be4:	2305      	movs	r3, #5
 8001be6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	4619      	mov	r1, r3
 8001bee:	4805      	ldr	r0, [pc, #20]	@ (8001c04 <HAL_SPI_MspInit+0x8c>)
 8001bf0:	f001 fa10 	bl	8003014 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001bf4:	bf00      	nop
 8001bf6:	3728      	adds	r7, #40	@ 0x28
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40015000 	.word	0x40015000
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40021400 	.word	0x40021400

08001c08 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a08      	ldr	r2, [pc, #32]	@ (8001c38 <HAL_SPI_MspDeInit+0x30>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d10a      	bne.n	8001c30 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001c1a:	4b08      	ldr	r3, [pc, #32]	@ (8001c3c <HAL_SPI_MspDeInit+0x34>)
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1e:	4a07      	ldr	r2, [pc, #28]	@ (8001c3c <HAL_SPI_MspDeInit+0x34>)
 8001c20:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001c24:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001c26:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001c2a:	4805      	ldr	r0, [pc, #20]	@ (8001c40 <HAL_SPI_MspDeInit+0x38>)
 8001c2c:	f001 fb9e 	bl	800336c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001c30:	bf00      	nop
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40015000 	.word	0x40015000
 8001c3c:	40023800 	.word	0x40023800
 8001c40:	40021400 	.word	0x40021400

08001c44 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001c58:	4b3b      	ldr	r3, [pc, #236]	@ (8001d48 <HAL_FMC_MspInit+0x104>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d16f      	bne.n	8001d40 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001c60:	4b39      	ldr	r3, [pc, #228]	@ (8001d48 <HAL_FMC_MspInit+0x104>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	603b      	str	r3, [r7, #0]
 8001c6a:	4b38      	ldr	r3, [pc, #224]	@ (8001d4c <HAL_FMC_MspInit+0x108>)
 8001c6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c6e:	4a37      	ldr	r2, [pc, #220]	@ (8001d4c <HAL_FMC_MspInit+0x108>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6393      	str	r3, [r2, #56]	@ 0x38
 8001c76:	4b35      	ldr	r3, [pc, #212]	@ (8001d4c <HAL_FMC_MspInit+0x108>)
 8001c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	603b      	str	r3, [r7, #0]
 8001c80:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001c82:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001c86:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c90:	2303      	movs	r3, #3
 8001c92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c94:	230c      	movs	r3, #12
 8001c96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c98:	1d3b      	adds	r3, r7, #4
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	482c      	ldr	r0, [pc, #176]	@ (8001d50 <HAL_FMC_MspInit+0x10c>)
 8001c9e:	f001 f9b9 	bl	8003014 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cb2:	230c      	movs	r3, #12
 8001cb4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001cb6:	1d3b      	adds	r3, r7, #4
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4826      	ldr	r0, [pc, #152]	@ (8001d54 <HAL_FMC_MspInit+0x110>)
 8001cbc:	f001 f9aa 	bl	8003014 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|GPIO_PIN_2|BA0_Pin
 8001cc0:	f248 1337 	movw	r3, #33079	@ 0x8137
 8001cc4:	607b      	str	r3, [r7, #4]
                          |BA1_Pin|SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cd2:	230c      	movs	r3, #12
 8001cd4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cd6:	1d3b      	adds	r3, r7, #4
 8001cd8:	4619      	mov	r1, r3
 8001cda:	481f      	ldr	r0, [pc, #124]	@ (8001d58 <HAL_FMC_MspInit+0x114>)
 8001cdc:	f001 f99a 	bl	8003014 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001ce0:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001ce4:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cf2:	230c      	movs	r3, #12
 8001cf4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4818      	ldr	r0, [pc, #96]	@ (8001d5c <HAL_FMC_MspInit+0x118>)
 8001cfc:	f001 f98a 	bl	8003014 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001d00:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001d04:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
 8001d08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d12:	230c      	movs	r3, #12
 8001d14:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4811      	ldr	r0, [pc, #68]	@ (8001d60 <HAL_FMC_MspInit+0x11c>)
 8001d1c:	f001 f97a 	bl	8003014 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001d20:	2360      	movs	r3, #96	@ 0x60
 8001d22:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d24:	2302      	movs	r3, #2
 8001d26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d30:	230c      	movs	r3, #12
 8001d32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d34:	1d3b      	adds	r3, r7, #4
 8001d36:	4619      	mov	r1, r3
 8001d38:	480a      	ldr	r0, [pc, #40]	@ (8001d64 <HAL_FMC_MspInit+0x120>)
 8001d3a:	f001 f96b 	bl	8003014 <HAL_GPIO_Init>
 8001d3e:	e000      	b.n	8001d42 <HAL_FMC_MspInit+0xfe>
    return;
 8001d40:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	200002dc 	.word	0x200002dc
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40021400 	.word	0x40021400
 8001d54:	40020800 	.word	0x40020800
 8001d58:	40021800 	.word	0x40021800
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	40020c00 	.word	0x40020c00
 8001d64:	40020400 	.word	0x40020400

08001d68 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001d70:	f7ff ff68 	bl	8001c44 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <NMI_Handler+0x4>

08001d84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <HardFault_Handler+0x4>

08001d8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <MemManage_Handler+0x4>

08001d94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <BusFault_Handler+0x4>

08001d9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <UsageFault_Handler+0x4>

08001da4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001db2:	b480      	push	{r7}
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dd2:	f000 fc11 	bl	80025f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8001de0:	f000 f9ce 	bl	8002180 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8001de4:	f000 f98e 	bl	8002104 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001de8:	2202      	movs	r2, #2
 8001dea:	2103      	movs	r1, #3
 8001dec:	2082      	movs	r0, #130	@ 0x82
 8001dee:	f000 fa1b 	bl	8002228 <I2C3_Write>
    HAL_Delay(5);
 8001df2:	2005      	movs	r0, #5
 8001df4:	f000 fc20 	bl	8002638 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	2103      	movs	r1, #3
 8001dfc:	2082      	movs	r0, #130	@ 0x82
 8001dfe:	f000 fa13 	bl	8002228 <I2C3_Write>
    HAL_Delay(2);
 8001e02:	2002      	movs	r0, #2
 8001e04:	f000 fc18 	bl	8002638 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8001e08:	1cba      	adds	r2, r7, #2
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	2082      	movs	r0, #130	@ 0x82
 8001e10:	f000 fa5a 	bl	80022c8 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8001e14:	887b      	ldrh	r3, [r7, #2]
 8001e16:	021b      	lsls	r3, r3, #8
 8001e18:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8001e1a:	887b      	ldrh	r3, [r7, #2]
 8001e1c:	0a1b      	lsrs	r3, r3, #8
 8001e1e:	b29a      	uxth	r2, r3
 8001e20:	88fb      	ldrh	r3, [r7, #6]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8001e26:	88fb      	ldrh	r3, [r7, #6]
 8001e28:	f640 0211 	movw	r2, #2065	@ 0x811
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d001      	beq.n	8001e34 <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e075      	b.n	8001f20 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001e34:	2202      	movs	r2, #2
 8001e36:	2103      	movs	r1, #3
 8001e38:	2082      	movs	r0, #130	@ 0x82
 8001e3a:	f000 f9f5 	bl	8002228 <I2C3_Write>
    HAL_Delay(5);
 8001e3e:	2005      	movs	r0, #5
 8001e40:	f000 fbfa 	bl	8002638 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001e44:	2200      	movs	r2, #0
 8001e46:	2103      	movs	r1, #3
 8001e48:	2082      	movs	r0, #130	@ 0x82
 8001e4a:	f000 f9ed 	bl	8002228 <I2C3_Write>
    HAL_Delay(2);
 8001e4e:	2002      	movs	r0, #2
 8001e50:	f000 fbf2 	bl	8002638 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001e54:	2004      	movs	r0, #4
 8001e56:	f000 f867 	bl	8001f28 <STMPE811_Read>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8001e5e:	797b      	ldrb	r3, [r7, #5]
 8001e60:	f023 0301 	bic.w	r3, r3, #1
 8001e64:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001e66:	797b      	ldrb	r3, [r7, #5]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	2104      	movs	r1, #4
 8001e6c:	2082      	movs	r0, #130	@ 0x82
 8001e6e:	f000 f9db 	bl	8002228 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001e72:	2004      	movs	r0, #4
 8001e74:	f000 f858 	bl	8001f28 <STMPE811_Read>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8001e7c:	797b      	ldrb	r3, [r7, #5]
 8001e7e:	f023 0302 	bic.w	r3, r3, #2
 8001e82:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001e84:	797b      	ldrb	r3, [r7, #5]
 8001e86:	461a      	mov	r2, r3
 8001e88:	2104      	movs	r1, #4
 8001e8a:	2082      	movs	r0, #130	@ 0x82
 8001e8c:	f000 f9cc 	bl	8002228 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8001e90:	2249      	movs	r2, #73	@ 0x49
 8001e92:	2120      	movs	r1, #32
 8001e94:	2082      	movs	r0, #130	@ 0x82
 8001e96:	f000 f9c7 	bl	8002228 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8001e9a:	2002      	movs	r0, #2
 8001e9c:	f000 fbcc 	bl	8002638 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	2121      	movs	r1, #33	@ 0x21
 8001ea4:	2082      	movs	r0, #130	@ 0x82
 8001ea6:	f000 f9bf 	bl	8002228 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8001eaa:	2017      	movs	r0, #23
 8001eac:	f000 f83c 	bl	8001f28 <STMPE811_Read>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8001eb4:	797b      	ldrb	r3, [r7, #5]
 8001eb6:	f043 031e 	orr.w	r3, r3, #30
 8001eba:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8001ebc:	797b      	ldrb	r3, [r7, #5]
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	2117      	movs	r1, #23
 8001ec2:	2082      	movs	r0, #130	@ 0x82
 8001ec4:	f000 f9b0 	bl	8002228 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8001ec8:	229a      	movs	r2, #154	@ 0x9a
 8001eca:	2141      	movs	r1, #65	@ 0x41
 8001ecc:	2082      	movs	r0, #130	@ 0x82
 8001ece:	f000 f9ab 	bl	8002228 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	214a      	movs	r1, #74	@ 0x4a
 8001ed6:	2082      	movs	r0, #130	@ 0x82
 8001ed8:	f000 f9a6 	bl	8002228 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8001edc:	2201      	movs	r2, #1
 8001ede:	214b      	movs	r1, #75	@ 0x4b
 8001ee0:	2082      	movs	r0, #130	@ 0x82
 8001ee2:	f000 f9a1 	bl	8002228 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	214b      	movs	r1, #75	@ 0x4b
 8001eea:	2082      	movs	r0, #130	@ 0x82
 8001eec:	f000 f99c 	bl	8002228 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	2156      	movs	r1, #86	@ 0x56
 8001ef4:	2082      	movs	r0, #130	@ 0x82
 8001ef6:	f000 f997 	bl	8002228 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8001efa:	2201      	movs	r2, #1
 8001efc:	2158      	movs	r1, #88	@ 0x58
 8001efe:	2082      	movs	r0, #130	@ 0x82
 8001f00:	f000 f992 	bl	8002228 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8001f04:	2203      	movs	r2, #3
 8001f06:	2140      	movs	r1, #64	@ 0x40
 8001f08:	2082      	movs	r0, #130	@ 0x82
 8001f0a:	f000 f98d 	bl	8002228 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8001f0e:	22ff      	movs	r2, #255	@ 0xff
 8001f10:	210b      	movs	r1, #11
 8001f12:	2082      	movs	r0, #130	@ 0x82
 8001f14:	f000 f988 	bl	8002228 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_EN, mode);
    
    #endif // COMPILE_TOUCH_INTERRUPT_SUPPORT
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8001f18:	20c8      	movs	r0, #200	@ 0xc8
 8001f1a:	f000 fb8d 	bl	8002638 <HAL_Delay>

    return STMPE811_State_Ok;
 8001f1e:	2302      	movs	r3, #2

}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8001f32:	f107 020f 	add.w	r2, r7, #15
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	4619      	mov	r1, r3
 8001f3a:	2082      	movs	r0, #130	@ 0x82
 8001f3c:	f000 f99e 	bl	800227c <I2C3_Read>

    return readData;
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b084      	sub	sp, #16
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	791a      	ldrb	r2, [r3, #4]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 8001f5a:	2040      	movs	r0, #64	@ 0x40
 8001f5c:	f7ff ffe4 	bl	8001f28 <STMPE811_Read>
 8001f60:	4603      	mov	r3, r0
 8001f62:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 8001f64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	db0e      	blt.n	8001f8a <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8001f72:	2201      	movs	r2, #1
 8001f74:	214b      	movs	r1, #75	@ 0x4b
 8001f76:	2082      	movs	r0, #130	@ 0x82
 8001f78:	f000 f956 	bl	8002228 <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	214b      	movs	r1, #75	@ 0x4b
 8001f80:	2082      	movs	r0, #130	@ 0x82
 8001f82:	f000 f951 	bl	8002228 <I2C3_Write>

        return STMPE811_State_Released;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e0a7      	b.n	80020da <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	799b      	ldrb	r3, [r3, #6]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d117      	bne.n	8001fc2 <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	881b      	ldrh	r3, [r3, #0]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f000 f9b8 	bl	800230c <TM_STMPE811_ReadX>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	885b      	ldrh	r3, [r3, #2]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f000 fa0d 	bl	80023cc <TM_STMPE811_ReadY>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8001fb8:	3301      	adds	r3, #1
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	805a      	strh	r2, [r3, #2]
 8001fc0:	e048      	b.n	8002054 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	799b      	ldrb	r3, [r3, #6]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d112      	bne.n	8001ff0 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 f99c 	bl	800230c <TM_STMPE811_ReadX>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	885b      	ldrh	r3, [r3, #2]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f000 f9f3 	bl	80023cc <TM_STMPE811_ReadY>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	461a      	mov	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	805a      	strh	r2, [r3, #2]
 8001fee:	e031      	b.n	8002054 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	799b      	ldrb	r3, [r3, #6]
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d115      	bne.n	8002024 <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	885b      	ldrh	r3, [r3, #2]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f000 f985 	bl	800230c <TM_STMPE811_ReadX>
 8002002:	4603      	mov	r3, r0
 8002004:	461a      	mov	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	881b      	ldrh	r3, [r3, #0]
 800200e:	4618      	mov	r0, r3
 8002010:	f000 f9dc 	bl	80023cc <TM_STMPE811_ReadY>
 8002014:	4603      	mov	r3, r0
 8002016:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800201a:	3301      	adds	r3, #1
 800201c:	b29a      	uxth	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	801a      	strh	r2, [r3, #0]
 8002022:	e017      	b.n	8002054 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	799b      	ldrb	r3, [r3, #6]
 8002028:	2b03      	cmp	r3, #3
 800202a:	d113      	bne.n	8002054 <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	881b      	ldrh	r3, [r3, #0]
 8002030:	4618      	mov	r0, r3
 8002032:	f000 f96b 	bl	800230c <TM_STMPE811_ReadX>
 8002036:	4603      	mov	r3, r0
 8002038:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 800203c:	b29a      	uxth	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	881b      	ldrh	r3, [r3, #0]
 8002046:	4618      	mov	r0, r3
 8002048:	f000 f9c0 	bl	80023cc <TM_STMPE811_ReadY>
 800204c:	4603      	mov	r3, r0
 800204e:	461a      	mov	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002054:	2201      	movs	r2, #1
 8002056:	214b      	movs	r1, #75	@ 0x4b
 8002058:	2082      	movs	r0, #130	@ 0x82
 800205a:	f000 f8e5 	bl	8002228 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 800205e:	2200      	movs	r2, #0
 8002060:	214b      	movs	r1, #75	@ 0x4b
 8002062:	2082      	movs	r0, #130	@ 0x82
 8002064:	f000 f8e0 	bl	8002228 <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	799b      	ldrb	r3, [r3, #6]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d003      	beq.n	8002078 <STMPE811_ReadTouch+0x12e>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	799b      	ldrb	r3, [r3, #6]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d115      	bne.n	80020a4 <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	881b      	ldrh	r3, [r3, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d027      	beq.n	80020d0 <STMPE811_ReadTouch+0x186>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	881b      	ldrh	r3, [r3, #0]
 8002084:	2bee      	cmp	r3, #238	@ 0xee
 8002086:	d823      	bhi.n	80020d0 <STMPE811_ReadTouch+0x186>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	885b      	ldrh	r3, [r3, #2]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d01f      	beq.n	80020d0 <STMPE811_ReadTouch+0x186>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	885b      	ldrh	r3, [r3, #2]
 8002094:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8002098:	d81a      	bhi.n	80020d0 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80020a0:	2300      	movs	r3, #0
 80020a2:	e01a      	b.n	80020da <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	881b      	ldrh	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d012      	beq.n	80020d2 <STMPE811_ReadTouch+0x188>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	881b      	ldrh	r3, [r3, #0]
 80020b0:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80020b4:	d80d      	bhi.n	80020d2 <STMPE811_ReadTouch+0x188>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	885b      	ldrh	r3, [r3, #2]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d009      	beq.n	80020d2 <STMPE811_ReadTouch+0x188>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	885b      	ldrh	r3, [r3, #2]
 80020c2:	2bee      	cmp	r3, #238	@ 0xee
 80020c4:	d805      	bhi.n	80020d2 <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80020cc:	2300      	movs	r3, #0
 80020ce:	e004      	b.n	80020da <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 80020d0:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2201      	movs	r2, #1
 80020d6:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 80020d8:	2301      	movs	r3, #1
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
	...

080020e4 <verifyHAL_I2C_IS_OKAY>:

#endif 


//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 80020e8:	4b05      	ldr	r3, [pc, #20]	@ (8002100 <verifyHAL_I2C_IS_OKAY+0x1c>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 80020f0:	bf00      	nop
 80020f2:	e7fd      	b.n	80020f0 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 80020f4:	bf00      	nop
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	20000334 	.word	0x20000334

08002104 <I2C3_Init>:

static void I2C3_Init()
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	603b      	str	r3, [r7, #0]
 800210e:	4b18      	ldr	r3, [pc, #96]	@ (8002170 <I2C3_Init+0x6c>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002112:	4a17      	ldr	r2, [pc, #92]	@ (8002170 <I2C3_Init+0x6c>)
 8002114:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002118:	6413      	str	r3, [r2, #64]	@ 0x40
 800211a:	4b15      	ldr	r3, [pc, #84]	@ (8002170 <I2C3_Init+0x6c>)
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002122:	603b      	str	r3, [r7, #0]
 8002124:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8002126:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <I2C3_Init+0x70>)
 8002128:	4a13      	ldr	r2, [pc, #76]	@ (8002178 <I2C3_Init+0x74>)
 800212a:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 800212c:	4b11      	ldr	r3, [pc, #68]	@ (8002174 <I2C3_Init+0x70>)
 800212e:	4a13      	ldr	r2, [pc, #76]	@ (800217c <I2C3_Init+0x78>)
 8002130:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002132:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <I2C3_Init+0x70>)
 8002134:	2200      	movs	r2, #0
 8002136:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8002138:	4b0e      	ldr	r3, [pc, #56]	@ (8002174 <I2C3_Init+0x70>)
 800213a:	2200      	movs	r2, #0
 800213c:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800213e:	4b0d      	ldr	r3, [pc, #52]	@ (8002174 <I2C3_Init+0x70>)
 8002140:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002144:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8002146:	4b0b      	ldr	r3, [pc, #44]	@ (8002174 <I2C3_Init+0x70>)
 8002148:	2200      	movs	r2, #0
 800214a:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800214c:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <I2C3_Init+0x70>)
 800214e:	2200      	movs	r2, #0
 8002150:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8002152:	4808      	ldr	r0, [pc, #32]	@ (8002174 <I2C3_Init+0x70>)
 8002154:	f001 fa30 	bl	80035b8 <HAL_I2C_Init>
 8002158:	4603      	mov	r3, r0
 800215a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8002162:	bf00      	nop
 8002164:	e7fd      	b.n	8002162 <I2C3_Init+0x5e>
    }
    return;
 8002166:	bf00      	nop
}
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40023800 	.word	0x40023800
 8002174:	200002e0 	.word	0x200002e0
 8002178:	40005c00 	.word	0x40005c00
 800217c:	000186a0 	.word	0x000186a0

08002180 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b088      	sub	sp, #32
 8002184:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002186:	f107 030c 	add.w	r3, r7, #12
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]
 8002192:	60da      	str	r2, [r3, #12]
 8002194:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	60bb      	str	r3, [r7, #8]
 800219a:	4b20      	ldr	r3, [pc, #128]	@ (800221c <I2C3_MspInit+0x9c>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219e:	4a1f      	ldr	r2, [pc, #124]	@ (800221c <I2C3_MspInit+0x9c>)
 80021a0:	f043 0304 	orr.w	r3, r3, #4
 80021a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021a6:	4b1d      	ldr	r3, [pc, #116]	@ (800221c <I2C3_MspInit+0x9c>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021aa:	f003 0304 	and.w	r3, r3, #4
 80021ae:	60bb      	str	r3, [r7, #8]
 80021b0:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b2:	2300      	movs	r3, #0
 80021b4:	607b      	str	r3, [r7, #4]
 80021b6:	4b19      	ldr	r3, [pc, #100]	@ (800221c <I2C3_MspInit+0x9c>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ba:	4a18      	ldr	r2, [pc, #96]	@ (800221c <I2C3_MspInit+0x9c>)
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c2:	4b16      	ldr	r3, [pc, #88]	@ (800221c <I2C3_MspInit+0x9c>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	607b      	str	r3, [r7, #4]
 80021cc:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80021ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021d4:	2312      	movs	r3, #18
 80021d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021dc:	2300      	movs	r3, #0
 80021de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80021e0:	2304      	movs	r3, #4
 80021e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80021e4:	f107 030c 	add.w	r3, r7, #12
 80021e8:	4619      	mov	r1, r3
 80021ea:	480d      	ldr	r0, [pc, #52]	@ (8002220 <I2C3_MspInit+0xa0>)
 80021ec:	f000 ff12 	bl	8003014 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80021f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021f4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021f6:	2312      	movs	r3, #18
 80021f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fe:	2300      	movs	r3, #0
 8002200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002202:	2304      	movs	r3, #4
 8002204:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002206:	f107 030c 	add.w	r3, r7, #12
 800220a:	4619      	mov	r1, r3
 800220c:	4805      	ldr	r0, [pc, #20]	@ (8002224 <I2C3_MspInit+0xa4>)
 800220e:	f000 ff01 	bl	8003014 <HAL_GPIO_Init>
    
}
 8002212:	bf00      	nop
 8002214:	3720      	adds	r7, #32
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40023800 	.word	0x40023800
 8002220:	40020800 	.word	0x40020800
 8002224:	40020000 	.word	0x40020000

08002228 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b088      	sub	sp, #32
 800222c:	af04      	add	r7, sp, #16
 800222e:	4603      	mov	r3, r0
 8002230:	80fb      	strh	r3, [r7, #6]
 8002232:	460b      	mov	r3, r1
 8002234:	717b      	strb	r3, [r7, #5]
 8002236:	4613      	mov	r3, r2
 8002238:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 800223a:	793b      	ldrb	r3, [r7, #4]
 800223c:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 800223e:	797b      	ldrb	r3, [r7, #5]
 8002240:	b29a      	uxth	r2, r3
 8002242:	88f9      	ldrh	r1, [r7, #6]
 8002244:	4b0a      	ldr	r3, [pc, #40]	@ (8002270 <I2C3_Write+0x48>)
 8002246:	9302      	str	r3, [sp, #8]
 8002248:	2301      	movs	r3, #1
 800224a:	9301      	str	r3, [sp, #4]
 800224c:	f107 030f 	add.w	r3, r7, #15
 8002250:	9300      	str	r3, [sp, #0]
 8002252:	2301      	movs	r3, #1
 8002254:	4807      	ldr	r0, [pc, #28]	@ (8002274 <I2C3_Write+0x4c>)
 8002256:	f001 faf3 	bl	8003840 <HAL_I2C_Mem_Write>
 800225a:	4603      	mov	r3, r0
 800225c:	461a      	mov	r2, r3
 800225e:	4b06      	ldr	r3, [pc, #24]	@ (8002278 <I2C3_Write+0x50>)
 8002260:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002262:	f7ff ff3f 	bl	80020e4 <verifyHAL_I2C_IS_OKAY>
}
 8002266:	bf00      	nop
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	0003d090 	.word	0x0003d090
 8002274:	200002e0 	.word	0x200002e0
 8002278:	20000334 	.word	0x20000334

0800227c <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af04      	add	r7, sp, #16
 8002282:	4603      	mov	r3, r0
 8002284:	603a      	str	r2, [r7, #0]
 8002286:	71fb      	strb	r3, [r7, #7]
 8002288:	460b      	mov	r3, r1
 800228a:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	b299      	uxth	r1, r3
 8002290:	79bb      	ldrb	r3, [r7, #6]
 8002292:	b29a      	uxth	r2, r3
 8002294:	4b09      	ldr	r3, [pc, #36]	@ (80022bc <I2C3_Read+0x40>)
 8002296:	9302      	str	r3, [sp, #8]
 8002298:	2301      	movs	r3, #1
 800229a:	9301      	str	r3, [sp, #4]
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	9300      	str	r3, [sp, #0]
 80022a0:	2301      	movs	r3, #1
 80022a2:	4807      	ldr	r0, [pc, #28]	@ (80022c0 <I2C3_Read+0x44>)
 80022a4:	f001 fbc6 	bl	8003a34 <HAL_I2C_Mem_Read>
 80022a8:	4603      	mov	r3, r0
 80022aa:	461a      	mov	r2, r3
 80022ac:	4b05      	ldr	r3, [pc, #20]	@ (80022c4 <I2C3_Read+0x48>)
 80022ae:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 80022b0:	f7ff ff18 	bl	80020e4 <verifyHAL_I2C_IS_OKAY>
}
 80022b4:	bf00      	nop
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	0003d090 	.word	0x0003d090
 80022c0:	200002e0 	.word	0x200002e0
 80022c4:	20000334 	.word	0x20000334

080022c8 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af04      	add	r7, sp, #16
 80022ce:	603a      	str	r2, [r7, #0]
 80022d0:	461a      	mov	r2, r3
 80022d2:	4603      	mov	r3, r0
 80022d4:	71fb      	strb	r3, [r7, #7]
 80022d6:	460b      	mov	r3, r1
 80022d8:	71bb      	strb	r3, [r7, #6]
 80022da:	4613      	mov	r3, r2
 80022dc:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	b299      	uxth	r1, r3
 80022e2:	79bb      	ldrb	r3, [r7, #6]
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	4b07      	ldr	r3, [pc, #28]	@ (8002304 <I2C3_MulitByteRead+0x3c>)
 80022e8:	9302      	str	r3, [sp, #8]
 80022ea:	88bb      	ldrh	r3, [r7, #4]
 80022ec:	9301      	str	r3, [sp, #4]
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	9300      	str	r3, [sp, #0]
 80022f2:	2301      	movs	r3, #1
 80022f4:	4804      	ldr	r0, [pc, #16]	@ (8002308 <I2C3_MulitByteRead+0x40>)
 80022f6:	f001 fb9d 	bl	8003a34 <HAL_I2C_Mem_Read>
}
 80022fa:	bf00      	nop
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	0003d090 	.word	0x0003d090
 8002308:	200002e0 	.word	0x200002e0

0800230c <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8002316:	204d      	movs	r0, #77	@ 0x4d
 8002318:	f7ff fe06 	bl	8001f28 <STMPE811_Read>
 800231c:	4603      	mov	r3, r0
 800231e:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8002320:	204e      	movs	r0, #78	@ 0x4e
 8002322:	f7ff fe01 	bl	8001f28 <STMPE811_Read>
 8002326:	4603      	mov	r3, r0
 8002328:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 800232a:	7a7b      	ldrb	r3, [r7, #9]
 800232c:	b21b      	sxth	r3, r3
 800232e:	021b      	lsls	r3, r3, #8
 8002330:	b21a      	sxth	r2, r3
 8002332:	7a3b      	ldrb	r3, [r7, #8]
 8002334:	b21b      	sxth	r3, r3
 8002336:	4313      	orrs	r3, r2
 8002338:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 800233a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800233e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002342:	4293      	cmp	r3, r2
 8002344:	dc06      	bgt.n	8002354 <TM_STMPE811_ReadX+0x48>
        val = 3900 - val;
 8002346:	89fb      	ldrh	r3, [r7, #14]
 8002348:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 800234c:	330c      	adds	r3, #12
 800234e:	b29b      	uxth	r3, r3
 8002350:	81fb      	strh	r3, [r7, #14]
 8002352:	e005      	b.n	8002360 <TM_STMPE811_ReadX+0x54>
    } else {
        val = 3800 - val;
 8002354:	89fb      	ldrh	r3, [r7, #14]
 8002356:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 800235a:	3308      	adds	r3, #8
 800235c:	b29b      	uxth	r3, r3
 800235e:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8002360:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002364:	4a18      	ldr	r2, [pc, #96]	@ (80023c8 <TM_STMPE811_ReadX+0xbc>)
 8002366:	fb82 1203 	smull	r1, r2, r2, r3
 800236a:	441a      	add	r2, r3
 800236c:	10d2      	asrs	r2, r2, #3
 800236e:	17db      	asrs	r3, r3, #31
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8002374:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002378:	2bef      	cmp	r3, #239	@ 0xef
 800237a:	dd02      	ble.n	8002382 <TM_STMPE811_ReadX+0x76>
        val = 239;
 800237c:	23ef      	movs	r3, #239	@ 0xef
 800237e:	81fb      	strh	r3, [r7, #14]
 8002380:	e005      	b.n	800238e <TM_STMPE811_ReadX+0x82>
    } else if (val < 0) {
 8002382:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002386:	2b00      	cmp	r3, #0
 8002388:	da01      	bge.n	800238e <TM_STMPE811_ReadX+0x82>
        val = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 800238e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002392:	88fb      	ldrh	r3, [r7, #6]
 8002394:	429a      	cmp	r2, r3
 8002396:	dd05      	ble.n	80023a4 <TM_STMPE811_ReadX+0x98>
 8002398:	89fa      	ldrh	r2, [r7, #14]
 800239a:	88fb      	ldrh	r3, [r7, #6]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	b29b      	uxth	r3, r3
 80023a0:	b21b      	sxth	r3, r3
 80023a2:	e004      	b.n	80023ae <TM_STMPE811_ReadX+0xa2>
 80023a4:	89fb      	ldrh	r3, [r7, #14]
 80023a6:	88fa      	ldrh	r2, [r7, #6]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 80023b0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80023b4:	2b04      	cmp	r3, #4
 80023b6:	dd01      	ble.n	80023bc <TM_STMPE811_ReadX+0xb0>
        return val;
 80023b8:	89fb      	ldrh	r3, [r7, #14]
 80023ba:	e000      	b.n	80023be <TM_STMPE811_ReadX+0xb2>
    }
    return x;
 80023bc:	88fb      	ldrh	r3, [r7, #6]
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	88888889 	.word	0x88888889

080023cc <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 80023d6:	204f      	movs	r0, #79	@ 0x4f
 80023d8:	f7ff fda6 	bl	8001f28 <STMPE811_Read>
 80023dc:	4603      	mov	r3, r0
 80023de:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 80023e0:	2050      	movs	r0, #80	@ 0x50
 80023e2:	f7ff fda1 	bl	8001f28 <STMPE811_Read>
 80023e6:	4603      	mov	r3, r0
 80023e8:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80023ea:	7a7b      	ldrb	r3, [r7, #9]
 80023ec:	b21b      	sxth	r3, r3
 80023ee:	021b      	lsls	r3, r3, #8
 80023f0:	b21a      	sxth	r2, r3
 80023f2:	7a3b      	ldrb	r3, [r7, #8]
 80023f4:	b21b      	sxth	r3, r3
 80023f6:	4313      	orrs	r3, r2
 80023f8:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 80023fa:	89fb      	ldrh	r3, [r7, #14]
 80023fc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002400:	b29b      	uxth	r3, r3
 8002402:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8002404:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002408:	4a18      	ldr	r2, [pc, #96]	@ (800246c <TM_STMPE811_ReadY+0xa0>)
 800240a:	fb82 1203 	smull	r1, r2, r2, r3
 800240e:	1052      	asrs	r2, r2, #1
 8002410:	17db      	asrs	r3, r3, #31
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8002416:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800241a:	2b00      	cmp	r3, #0
 800241c:	dc02      	bgt.n	8002424 <TM_STMPE811_ReadY+0x58>
        val = 0;
 800241e:	2300      	movs	r3, #0
 8002420:	81fb      	strh	r3, [r7, #14]
 8002422:	e007      	b.n	8002434 <TM_STMPE811_ReadY+0x68>
    } else if (val >= 320) {
 8002424:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002428:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800242c:	db02      	blt.n	8002434 <TM_STMPE811_ReadY+0x68>
        val = 319;
 800242e:	f240 133f 	movw	r3, #319	@ 0x13f
 8002432:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8002434:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002438:	88fb      	ldrh	r3, [r7, #6]
 800243a:	429a      	cmp	r2, r3
 800243c:	dd05      	ble.n	800244a <TM_STMPE811_ReadY+0x7e>
 800243e:	89fa      	ldrh	r2, [r7, #14]
 8002440:	88fb      	ldrh	r3, [r7, #6]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	b29b      	uxth	r3, r3
 8002446:	b21b      	sxth	r3, r3
 8002448:	e004      	b.n	8002454 <TM_STMPE811_ReadY+0x88>
 800244a:	89fb      	ldrh	r3, [r7, #14]
 800244c:	88fa      	ldrh	r2, [r7, #6]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	b29b      	uxth	r3, r3
 8002452:	b21b      	sxth	r3, r3
 8002454:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8002456:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800245a:	2b04      	cmp	r3, #4
 800245c:	dd01      	ble.n	8002462 <TM_STMPE811_ReadY+0x96>
        return val;
 800245e:	89fb      	ldrh	r3, [r7, #14]
 8002460:	e000      	b.n	8002464 <TM_STMPE811_ReadY+0x98>
    }
    return y;
 8002462:	88fb      	ldrh	r3, [r7, #6]
}
 8002464:	4618      	mov	r0, r3
 8002466:	3710      	adds	r7, #16
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	2e8ba2e9 	.word	0x2e8ba2e9

08002470 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002478:	4a14      	ldr	r2, [pc, #80]	@ (80024cc <_sbrk+0x5c>)
 800247a:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <_sbrk+0x60>)
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002484:	4b13      	ldr	r3, [pc, #76]	@ (80024d4 <_sbrk+0x64>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d102      	bne.n	8002492 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800248c:	4b11      	ldr	r3, [pc, #68]	@ (80024d4 <_sbrk+0x64>)
 800248e:	4a12      	ldr	r2, [pc, #72]	@ (80024d8 <_sbrk+0x68>)
 8002490:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002492:	4b10      	ldr	r3, [pc, #64]	@ (80024d4 <_sbrk+0x64>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	429a      	cmp	r2, r3
 800249e:	d207      	bcs.n	80024b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024a0:	f004 fabe 	bl	8006a20 <__errno>
 80024a4:	4603      	mov	r3, r0
 80024a6:	220c      	movs	r2, #12
 80024a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024aa:	f04f 33ff 	mov.w	r3, #4294967295
 80024ae:	e009      	b.n	80024c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024b0:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <_sbrk+0x64>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024b6:	4b07      	ldr	r3, [pc, #28]	@ (80024d4 <_sbrk+0x64>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4413      	add	r3, r2
 80024be:	4a05      	ldr	r2, [pc, #20]	@ (80024d4 <_sbrk+0x64>)
 80024c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024c2:	68fb      	ldr	r3, [r7, #12]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	20030000 	.word	0x20030000
 80024d0:	00000400 	.word	0x00000400
 80024d4:	20000338 	.word	0x20000338
 80024d8:	20000538 	.word	0x20000538

080024dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024e0:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <SystemInit+0x20>)
 80024e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024e6:	4a05      	ldr	r2, [pc, #20]	@ (80024fc <SystemInit+0x20>)
 80024e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002500:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002538 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002504:	480d      	ldr	r0, [pc, #52]	@ (800253c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002506:	490e      	ldr	r1, [pc, #56]	@ (8002540 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002508:	4a0e      	ldr	r2, [pc, #56]	@ (8002544 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800250a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800250c:	e002      	b.n	8002514 <LoopCopyDataInit>

0800250e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800250e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002512:	3304      	adds	r3, #4

08002514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002518:	d3f9      	bcc.n	800250e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800251a:	4a0b      	ldr	r2, [pc, #44]	@ (8002548 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800251c:	4c0b      	ldr	r4, [pc, #44]	@ (800254c <LoopFillZerobss+0x26>)
  movs r3, #0
 800251e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002520:	e001      	b.n	8002526 <LoopFillZerobss>

08002522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002524:	3204      	adds	r2, #4

08002526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002528:	d3fb      	bcc.n	8002522 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800252a:	f7ff ffd7 	bl	80024dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800252e:	f004 fa7d 	bl	8006a2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002532:	f7fe ff22 	bl	800137a <main>
  bx  lr    
 8002536:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002538:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800253c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002540:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002544:	08008714 	.word	0x08008714
  ldr r2, =_sbss
 8002548:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800254c:	20000538 	.word	0x20000538

08002550 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002550:	e7fe      	b.n	8002550 <ADC_IRQHandler>
	...

08002554 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002558:	4b0e      	ldr	r3, [pc, #56]	@ (8002594 <HAL_Init+0x40>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a0d      	ldr	r2, [pc, #52]	@ (8002594 <HAL_Init+0x40>)
 800255e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002562:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002564:	4b0b      	ldr	r3, [pc, #44]	@ (8002594 <HAL_Init+0x40>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a0a      	ldr	r2, [pc, #40]	@ (8002594 <HAL_Init+0x40>)
 800256a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800256e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002570:	4b08      	ldr	r3, [pc, #32]	@ (8002594 <HAL_Init+0x40>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a07      	ldr	r2, [pc, #28]	@ (8002594 <HAL_Init+0x40>)
 8002576:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800257a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800257c:	2003      	movs	r0, #3
 800257e:	f000 f94f 	bl	8002820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002582:	2000      	movs	r0, #0
 8002584:	f000 f808 	bl	8002598 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002588:	f7ff f91a 	bl	80017c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40023c00 	.word	0x40023c00

08002598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025a0:	4b12      	ldr	r3, [pc, #72]	@ (80025ec <HAL_InitTick+0x54>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	4b12      	ldr	r3, [pc, #72]	@ (80025f0 <HAL_InitTick+0x58>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	4619      	mov	r1, r3
 80025aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80025b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 f967 	bl	800288a <HAL_SYSTICK_Config>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e00e      	b.n	80025e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2b0f      	cmp	r3, #15
 80025ca:	d80a      	bhi.n	80025e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025cc:	2200      	movs	r2, #0
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	f04f 30ff 	mov.w	r0, #4294967295
 80025d4:	f000 f92f 	bl	8002836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025d8:	4a06      	ldr	r2, [pc, #24]	@ (80025f4 <HAL_InitTick+0x5c>)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025de:	2300      	movs	r3, #0
 80025e0:	e000      	b.n	80025e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	20000010 	.word	0x20000010
 80025f0:	20000018 	.word	0x20000018
 80025f4:	20000014 	.word	0x20000014

080025f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025fc:	4b06      	ldr	r3, [pc, #24]	@ (8002618 <HAL_IncTick+0x20>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	461a      	mov	r2, r3
 8002602:	4b06      	ldr	r3, [pc, #24]	@ (800261c <HAL_IncTick+0x24>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4413      	add	r3, r2
 8002608:	4a04      	ldr	r2, [pc, #16]	@ (800261c <HAL_IncTick+0x24>)
 800260a:	6013      	str	r3, [r2, #0]
}
 800260c:	bf00      	nop
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	20000018 	.word	0x20000018
 800261c:	2000033c 	.word	0x2000033c

08002620 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  return uwTick;
 8002624:	4b03      	ldr	r3, [pc, #12]	@ (8002634 <HAL_GetTick+0x14>)
 8002626:	681b      	ldr	r3, [r3, #0]
}
 8002628:	4618      	mov	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	2000033c 	.word	0x2000033c

08002638 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002640:	f7ff ffee 	bl	8002620 <HAL_GetTick>
 8002644:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002650:	d005      	beq.n	800265e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002652:	4b0a      	ldr	r3, [pc, #40]	@ (800267c <HAL_Delay+0x44>)
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	461a      	mov	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	4413      	add	r3, r2
 800265c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800265e:	bf00      	nop
 8002660:	f7ff ffde 	bl	8002620 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	429a      	cmp	r2, r3
 800266e:	d8f7      	bhi.n	8002660 <HAL_Delay+0x28>
  {
  }
}
 8002670:	bf00      	nop
 8002672:	bf00      	nop
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	20000018 	.word	0x20000018

08002680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002690:	4b0c      	ldr	r3, [pc, #48]	@ (80026c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002696:	68ba      	ldr	r2, [r7, #8]
 8002698:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800269c:	4013      	ands	r3, r2
 800269e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026b2:	4a04      	ldr	r2, [pc, #16]	@ (80026c4 <__NVIC_SetPriorityGrouping+0x44>)
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	60d3      	str	r3, [r2, #12]
}
 80026b8:	bf00      	nop
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	e000ed00 	.word	0xe000ed00

080026c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026cc:	4b04      	ldr	r3, [pc, #16]	@ (80026e0 <__NVIC_GetPriorityGrouping+0x18>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	0a1b      	lsrs	r3, r3, #8
 80026d2:	f003 0307 	and.w	r3, r3, #7
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	e000ed00 	.word	0xe000ed00

080026e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	db0b      	blt.n	800270e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	f003 021f 	and.w	r2, r3, #31
 80026fc:	4907      	ldr	r1, [pc, #28]	@ (800271c <__NVIC_EnableIRQ+0x38>)
 80026fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002702:	095b      	lsrs	r3, r3, #5
 8002704:	2001      	movs	r0, #1
 8002706:	fa00 f202 	lsl.w	r2, r0, r2
 800270a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800270e:	bf00      	nop
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	e000e100 	.word	0xe000e100

08002720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	6039      	str	r1, [r7, #0]
 800272a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800272c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002730:	2b00      	cmp	r3, #0
 8002732:	db0a      	blt.n	800274a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	b2da      	uxtb	r2, r3
 8002738:	490c      	ldr	r1, [pc, #48]	@ (800276c <__NVIC_SetPriority+0x4c>)
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	0112      	lsls	r2, r2, #4
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	440b      	add	r3, r1
 8002744:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002748:	e00a      	b.n	8002760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	b2da      	uxtb	r2, r3
 800274e:	4908      	ldr	r1, [pc, #32]	@ (8002770 <__NVIC_SetPriority+0x50>)
 8002750:	79fb      	ldrb	r3, [r7, #7]
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	3b04      	subs	r3, #4
 8002758:	0112      	lsls	r2, r2, #4
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	440b      	add	r3, r1
 800275e:	761a      	strb	r2, [r3, #24]
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	e000e100 	.word	0xe000e100
 8002770:	e000ed00 	.word	0xe000ed00

08002774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002774:	b480      	push	{r7}
 8002776:	b089      	sub	sp, #36	@ 0x24
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	f1c3 0307 	rsb	r3, r3, #7
 800278e:	2b04      	cmp	r3, #4
 8002790:	bf28      	it	cs
 8002792:	2304      	movcs	r3, #4
 8002794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	3304      	adds	r3, #4
 800279a:	2b06      	cmp	r3, #6
 800279c:	d902      	bls.n	80027a4 <NVIC_EncodePriority+0x30>
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3b03      	subs	r3, #3
 80027a2:	e000      	b.n	80027a6 <NVIC_EncodePriority+0x32>
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a8:	f04f 32ff 	mov.w	r2, #4294967295
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43da      	mvns	r2, r3
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	401a      	ands	r2, r3
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027bc:	f04f 31ff 	mov.w	r1, #4294967295
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa01 f303 	lsl.w	r3, r1, r3
 80027c6:	43d9      	mvns	r1, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027cc:	4313      	orrs	r3, r2
         );
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3724      	adds	r7, #36	@ 0x24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
	...

080027dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027ec:	d301      	bcc.n	80027f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ee:	2301      	movs	r3, #1
 80027f0:	e00f      	b.n	8002812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027f2:	4a0a      	ldr	r2, [pc, #40]	@ (800281c <SysTick_Config+0x40>)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027fa:	210f      	movs	r1, #15
 80027fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002800:	f7ff ff8e 	bl	8002720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002804:	4b05      	ldr	r3, [pc, #20]	@ (800281c <SysTick_Config+0x40>)
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800280a:	4b04      	ldr	r3, [pc, #16]	@ (800281c <SysTick_Config+0x40>)
 800280c:	2207      	movs	r2, #7
 800280e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	e000e010 	.word	0xe000e010

08002820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff ff29 	bl	8002680 <__NVIC_SetPriorityGrouping>
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002836:	b580      	push	{r7, lr}
 8002838:	b086      	sub	sp, #24
 800283a:	af00      	add	r7, sp, #0
 800283c:	4603      	mov	r3, r0
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002848:	f7ff ff3e 	bl	80026c8 <__NVIC_GetPriorityGrouping>
 800284c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	68b9      	ldr	r1, [r7, #8]
 8002852:	6978      	ldr	r0, [r7, #20]
 8002854:	f7ff ff8e 	bl	8002774 <NVIC_EncodePriority>
 8002858:	4602      	mov	r2, r0
 800285a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800285e:	4611      	mov	r1, r2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff5d 	bl	8002720 <__NVIC_SetPriority>
}
 8002866:	bf00      	nop
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	4603      	mov	r3, r0
 8002876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff ff31 	bl	80026e4 <__NVIC_EnableIRQ>
}
 8002882:	bf00      	nop
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff ffa2 	bl	80027dc <SysTick_Config>
 8002898:	4603      	mov	r3, r0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
	...

080028a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80028b0:	f7ff feb6 	bl	8002620 <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e099      	b.n	80029f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2202      	movs	r2, #2
 80028c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 0201 	bic.w	r2, r2, #1
 80028de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028e0:	e00f      	b.n	8002902 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028e2:	f7ff fe9d 	bl	8002620 <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b05      	cmp	r3, #5
 80028ee:	d908      	bls.n	8002902 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2220      	movs	r2, #32
 80028f4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2203      	movs	r2, #3
 80028fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e078      	b.n	80029f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1e8      	bne.n	80028e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002918:	697a      	ldr	r2, [r7, #20]
 800291a:	4b38      	ldr	r3, [pc, #224]	@ (80029fc <HAL_DMA_Init+0x158>)
 800291c:	4013      	ands	r3, r2
 800291e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800292e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800293a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002946:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a1b      	ldr	r3, [r3, #32]
 800294c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	4313      	orrs	r3, r2
 8002952:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002958:	2b04      	cmp	r3, #4
 800295a:	d107      	bne.n	800296c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002964:	4313      	orrs	r3, r2
 8002966:	697a      	ldr	r2, [r7, #20]
 8002968:	4313      	orrs	r3, r2
 800296a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	697a      	ldr	r2, [r7, #20]
 8002972:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f023 0307 	bic.w	r3, r3, #7
 8002982:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	4313      	orrs	r3, r2
 800298c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002992:	2b04      	cmp	r3, #4
 8002994:	d117      	bne.n	80029c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	4313      	orrs	r3, r2
 800299e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d00e      	beq.n	80029c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 f8bd 	bl	8002b28 <DMA_CheckFifoParam>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d008      	beq.n	80029c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2240      	movs	r2, #64	@ 0x40
 80029b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80029c2:	2301      	movs	r3, #1
 80029c4:	e016      	b.n	80029f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f874 	bl	8002abc <DMA_CalcBaseAndBitshift>
 80029d4:	4603      	mov	r3, r0
 80029d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029dc:	223f      	movs	r2, #63	@ 0x3f
 80029de:	409a      	lsls	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2201      	movs	r2, #1
 80029ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	f010803f 	.word	0xf010803f

08002a00 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e050      	b.n	8002ab4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d101      	bne.n	8002a22 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	e048      	b.n	8002ab4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 0201 	bic.w	r2, r2, #1
 8002a30:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2200      	movs	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2200      	movs	r2, #0
 8002a48:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2200      	movs	r2, #0
 8002a58:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2221      	movs	r2, #33	@ 0x21
 8002a60:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f000 f82a 	bl	8002abc <DMA_CalcBaseAndBitshift>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a94:	223f      	movs	r2, #63	@ 0x3f
 8002a96:	409a      	lsls	r2, r3
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	3b10      	subs	r3, #16
 8002acc:	4a14      	ldr	r2, [pc, #80]	@ (8002b20 <DMA_CalcBaseAndBitshift+0x64>)
 8002ace:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad2:	091b      	lsrs	r3, r3, #4
 8002ad4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ad6:	4a13      	ldr	r2, [pc, #76]	@ (8002b24 <DMA_CalcBaseAndBitshift+0x68>)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4413      	add	r3, r2
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d909      	bls.n	8002afe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002af2:	f023 0303 	bic.w	r3, r3, #3
 8002af6:	1d1a      	adds	r2, r3, #4
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	659a      	str	r2, [r3, #88]	@ 0x58
 8002afc:	e007      	b.n	8002b0e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b06:	f023 0303 	bic.w	r3, r3, #3
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	aaaaaaab 	.word	0xaaaaaaab
 8002b24:	080086ac 	.word	0x080086ac

08002b28 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b30:	2300      	movs	r3, #0
 8002b32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b38:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d11f      	bne.n	8002b82 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	2b03      	cmp	r3, #3
 8002b46:	d856      	bhi.n	8002bf6 <DMA_CheckFifoParam+0xce>
 8002b48:	a201      	add	r2, pc, #4	@ (adr r2, 8002b50 <DMA_CheckFifoParam+0x28>)
 8002b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b4e:	bf00      	nop
 8002b50:	08002b61 	.word	0x08002b61
 8002b54:	08002b73 	.word	0x08002b73
 8002b58:	08002b61 	.word	0x08002b61
 8002b5c:	08002bf7 	.word	0x08002bf7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d046      	beq.n	8002bfa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b70:	e043      	b.n	8002bfa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b76:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b7a:	d140      	bne.n	8002bfe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b80:	e03d      	b.n	8002bfe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b8a:	d121      	bne.n	8002bd0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	2b03      	cmp	r3, #3
 8002b90:	d837      	bhi.n	8002c02 <DMA_CheckFifoParam+0xda>
 8002b92:	a201      	add	r2, pc, #4	@ (adr r2, 8002b98 <DMA_CheckFifoParam+0x70>)
 8002b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b98:	08002ba9 	.word	0x08002ba9
 8002b9c:	08002baf 	.word	0x08002baf
 8002ba0:	08002ba9 	.word	0x08002ba9
 8002ba4:	08002bc1 	.word	0x08002bc1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	73fb      	strb	r3, [r7, #15]
      break;
 8002bac:	e030      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d025      	beq.n	8002c06 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bbe:	e022      	b.n	8002c06 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002bc8:	d11f      	bne.n	8002c0a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002bce:	e01c      	b.n	8002c0a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d903      	bls.n	8002bde <DMA_CheckFifoParam+0xb6>
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	d003      	beq.n	8002be4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002bdc:	e018      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	73fb      	strb	r3, [r7, #15]
      break;
 8002be2:	e015      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00e      	beq.n	8002c0e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	73fb      	strb	r3, [r7, #15]
      break;
 8002bf4:	e00b      	b.n	8002c0e <DMA_CheckFifoParam+0xe6>
      break;
 8002bf6:	bf00      	nop
 8002bf8:	e00a      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;
 8002bfa:	bf00      	nop
 8002bfc:	e008      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;
 8002bfe:	bf00      	nop
 8002c00:	e006      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;
 8002c02:	bf00      	nop
 8002c04:	e004      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;
 8002c06:	bf00      	nop
 8002c08:	e002      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c0a:	bf00      	nop
 8002c0c:	e000      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;
 8002c0e:	bf00      	nop
    }
  } 
  
  return status; 
 8002c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop

08002c20 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e03b      	b.n	8002caa <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d106      	bne.n	8002c4c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7fe fde2 	bl	8001810 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2202      	movs	r2, #2
 8002c50:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685a      	ldr	r2, [r3, #4]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c70:	f023 0107 	bic.w	r1, r3, #7
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c86:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c8a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	68d1      	ldr	r1, [r2, #12]
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6812      	ldr	r2, [r2, #0]
 8002c96:	430b      	orrs	r3, r1
 8002c98:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b086      	sub	sp, #24
 8002cb6:	af02      	add	r7, sp, #8
 8002cb8:	60f8      	str	r0, [r7, #12]
 8002cba:	60b9      	str	r1, [r7, #8]
 8002cbc:	607a      	str	r2, [r7, #4]
 8002cbe:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d101      	bne.n	8002cce <HAL_DMA2D_Start+0x1c>
 8002cca:	2302      	movs	r3, #2
 8002ccc:	e018      	b.n	8002d00 <HAL_DMA2D_Start+0x4e>
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2202      	movs	r2, #2
 8002cda:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	68b9      	ldr	r1, [r7, #8]
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	f000 f8f6 	bl	8002eda <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f042 0201 	orr.w	r2, r2, #1
 8002cfc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8002d12:	2300      	movs	r3, #0
 8002d14:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d056      	beq.n	8002dd2 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d24:	f7ff fc7c 	bl	8002620 <HAL_GetTick>
 8002d28:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002d2a:	e04b      	b.n	8002dc4 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d023      	beq.n	8002d86 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f003 0320 	and.w	r3, r3, #32
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d4c:	f043 0202 	orr.w	r2, r3, #2
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d005      	beq.n	8002d6a <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d62:	f043 0201 	orr.w	r2, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2221      	movs	r2, #33	@ 0x21
 8002d70:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2204      	movs	r2, #4
 8002d76:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e0a5      	b.n	8002ed2 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d8c:	d01a      	beq.n	8002dc4 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d8e:	f7ff fc47 	bl	8002620 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	683a      	ldr	r2, [r7, #0]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d302      	bcc.n	8002da4 <HAL_DMA2D_PollForTransfer+0x9c>
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d10f      	bne.n	8002dc4 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da8:	f043 0220 	orr.w	r2, r3, #32
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2203      	movs	r2, #3
 8002db4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e086      	b.n	8002ed2 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d0ac      	beq.n	8002d2c <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	f003 0320 	and.w	r3, r3, #32
 8002ddc:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de4:	f003 0320 	and.w	r3, r3, #32
 8002de8:	693a      	ldr	r2, [r7, #16]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d061      	beq.n	8002eb8 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002df4:	f7ff fc14 	bl	8002620 <HAL_GetTick>
 8002df8:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002dfa:	e056      	b.n	8002eaa <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d02e      	beq.n	8002e6c <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f003 0308 	and.w	r3, r3, #8
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e1c:	f043 0204 	orr.w	r2, r3, #4
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f003 0320 	and.w	r3, r3, #32
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d005      	beq.n	8002e3a <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e32:	f043 0202 	orr.w	r2, r3, #2
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f003 0301 	and.w	r3, r3, #1
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d005      	beq.n	8002e50 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e48:	f043 0201 	orr.w	r2, r3, #1
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2229      	movs	r2, #41	@ 0x29
 8002e56:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2204      	movs	r2, #4
 8002e5c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e032      	b.n	8002ed2 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e72:	d01a      	beq.n	8002eaa <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e74:	f7ff fbd4 	bl	8002620 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d302      	bcc.n	8002e8a <HAL_DMA2D_PollForTransfer+0x182>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d10f      	bne.n	8002eaa <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e8e:	f043 0220 	orr.w	r2, r3, #32
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2203      	movs	r2, #3
 8002e9a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e013      	b.n	8002ed2 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 0310 	and.w	r3, r3, #16
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d0a1      	beq.n	8002dfc <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2212      	movs	r2, #18
 8002ebe:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3718      	adds	r7, #24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b08b      	sub	sp, #44	@ 0x2c
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	60f8      	str	r0, [r7, #12]
 8002ee2:	60b9      	str	r1, [r7, #8]
 8002ee4:	607a      	str	r2, [r7, #4]
 8002ee6:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eee:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	041a      	lsls	r2, r3, #16
 8002ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	430a      	orrs	r2, r1
 8002f00:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f12:	d174      	bne.n	8002ffe <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002f1a:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8002f22:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8002f2a:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d108      	bne.n	8002f4c <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	6a3b      	ldr	r3, [r7, #32]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f4a:	e053      	b.n	8002ff4 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d106      	bne.n	8002f62 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f60:	e048      	b.n	8002ff4 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d111      	bne.n	8002f8e <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	0cdb      	lsrs	r3, r3, #19
 8002f6e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	0a9b      	lsrs	r3, r3, #10
 8002f74:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	08db      	lsrs	r3, r3, #3
 8002f7a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	015a      	lsls	r2, r3, #5
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	02db      	lsls	r3, r3, #11
 8002f84:	4313      	orrs	r3, r2
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f8c:	e032      	b.n	8002ff4 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	d117      	bne.n	8002fc6 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8002f96:	6a3b      	ldr	r3, [r7, #32]
 8002f98:	0fdb      	lsrs	r3, r3, #31
 8002f9a:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	0cdb      	lsrs	r3, r3, #19
 8002fa0:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	0adb      	lsrs	r3, r3, #11
 8002fa6:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	08db      	lsrs	r3, r3, #3
 8002fac:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	015a      	lsls	r2, r3, #5
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	029b      	lsls	r3, r3, #10
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	6a3b      	ldr	r3, [r7, #32]
 8002fba:	03db      	lsls	r3, r3, #15
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fc4:	e016      	b.n	8002ff4 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8002fc6:	6a3b      	ldr	r3, [r7, #32]
 8002fc8:	0f1b      	lsrs	r3, r3, #28
 8002fca:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	0d1b      	lsrs	r3, r3, #20
 8002fd0:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	0b1b      	lsrs	r3, r3, #12
 8002fd6:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	091b      	lsrs	r3, r3, #4
 8002fdc:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	011a      	lsls	r2, r3, #4
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	021b      	lsls	r3, r3, #8
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	6a3b      	ldr	r3, [r7, #32]
 8002fea:	031b      	lsls	r3, r3, #12
 8002fec:	4313      	orrs	r3, r2
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ffa:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8002ffc:	e003      	b.n	8003006 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	60da      	str	r2, [r3, #12]
}
 8003006:	bf00      	nop
 8003008:	372c      	adds	r7, #44	@ 0x2c
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
	...

08003014 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003014:	b480      	push	{r7}
 8003016:	b089      	sub	sp, #36	@ 0x24
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800301e:	2300      	movs	r3, #0
 8003020:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003022:	2300      	movs	r3, #0
 8003024:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003026:	2300      	movs	r3, #0
 8003028:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800302a:	2300      	movs	r3, #0
 800302c:	61fb      	str	r3, [r7, #28]
 800302e:	e177      	b.n	8003320 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003030:	2201      	movs	r2, #1
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	4013      	ands	r3, r2
 8003042:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	429a      	cmp	r2, r3
 800304a:	f040 8166 	bne.w	800331a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f003 0303 	and.w	r3, r3, #3
 8003056:	2b01      	cmp	r3, #1
 8003058:	d005      	beq.n	8003066 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003062:	2b02      	cmp	r3, #2
 8003064:	d130      	bne.n	80030c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	2203      	movs	r2, #3
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	43db      	mvns	r3, r3
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4013      	ands	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	68da      	ldr	r2, [r3, #12]
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	4313      	orrs	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800309c:	2201      	movs	r2, #1
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	43db      	mvns	r3, r3
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	4013      	ands	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	091b      	lsrs	r3, r3, #4
 80030b2:	f003 0201 	and.w	r2, r3, #1
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	4313      	orrs	r3, r2
 80030c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f003 0303 	and.w	r3, r3, #3
 80030d0:	2b03      	cmp	r3, #3
 80030d2:	d017      	beq.n	8003104 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	2203      	movs	r2, #3
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	43db      	mvns	r3, r3
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	4013      	ands	r3, r2
 80030ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	689a      	ldr	r2, [r3, #8]
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	fa02 f303 	lsl.w	r3, r2, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	69ba      	ldr	r2, [r7, #24]
 8003102:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f003 0303 	and.w	r3, r3, #3
 800310c:	2b02      	cmp	r3, #2
 800310e:	d123      	bne.n	8003158 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	08da      	lsrs	r2, r3, #3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	3208      	adds	r2, #8
 8003118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800311c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	220f      	movs	r2, #15
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	43db      	mvns	r3, r3
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4013      	ands	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	691a      	ldr	r2, [r3, #16]
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4313      	orrs	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	08da      	lsrs	r2, r3, #3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	3208      	adds	r2, #8
 8003152:	69b9      	ldr	r1, [r7, #24]
 8003154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	2203      	movs	r2, #3
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	43db      	mvns	r3, r3
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	4013      	ands	r3, r2
 800316e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f003 0203 	and.w	r2, r3, #3
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	4313      	orrs	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003194:	2b00      	cmp	r3, #0
 8003196:	f000 80c0 	beq.w	800331a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	4b66      	ldr	r3, [pc, #408]	@ (8003338 <HAL_GPIO_Init+0x324>)
 80031a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a2:	4a65      	ldr	r2, [pc, #404]	@ (8003338 <HAL_GPIO_Init+0x324>)
 80031a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80031aa:	4b63      	ldr	r3, [pc, #396]	@ (8003338 <HAL_GPIO_Init+0x324>)
 80031ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031b6:	4a61      	ldr	r2, [pc, #388]	@ (800333c <HAL_GPIO_Init+0x328>)
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	089b      	lsrs	r3, r3, #2
 80031bc:	3302      	adds	r3, #2
 80031be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	f003 0303 	and.w	r3, r3, #3
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	220f      	movs	r2, #15
 80031ce:	fa02 f303 	lsl.w	r3, r2, r3
 80031d2:	43db      	mvns	r3, r3
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	4013      	ands	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a58      	ldr	r2, [pc, #352]	@ (8003340 <HAL_GPIO_Init+0x32c>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d037      	beq.n	8003252 <HAL_GPIO_Init+0x23e>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a57      	ldr	r2, [pc, #348]	@ (8003344 <HAL_GPIO_Init+0x330>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d031      	beq.n	800324e <HAL_GPIO_Init+0x23a>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a56      	ldr	r2, [pc, #344]	@ (8003348 <HAL_GPIO_Init+0x334>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d02b      	beq.n	800324a <HAL_GPIO_Init+0x236>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a55      	ldr	r2, [pc, #340]	@ (800334c <HAL_GPIO_Init+0x338>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d025      	beq.n	8003246 <HAL_GPIO_Init+0x232>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a54      	ldr	r2, [pc, #336]	@ (8003350 <HAL_GPIO_Init+0x33c>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d01f      	beq.n	8003242 <HAL_GPIO_Init+0x22e>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a53      	ldr	r2, [pc, #332]	@ (8003354 <HAL_GPIO_Init+0x340>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d019      	beq.n	800323e <HAL_GPIO_Init+0x22a>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a52      	ldr	r2, [pc, #328]	@ (8003358 <HAL_GPIO_Init+0x344>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d013      	beq.n	800323a <HAL_GPIO_Init+0x226>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a51      	ldr	r2, [pc, #324]	@ (800335c <HAL_GPIO_Init+0x348>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d00d      	beq.n	8003236 <HAL_GPIO_Init+0x222>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a50      	ldr	r2, [pc, #320]	@ (8003360 <HAL_GPIO_Init+0x34c>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d007      	beq.n	8003232 <HAL_GPIO_Init+0x21e>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a4f      	ldr	r2, [pc, #316]	@ (8003364 <HAL_GPIO_Init+0x350>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d101      	bne.n	800322e <HAL_GPIO_Init+0x21a>
 800322a:	2309      	movs	r3, #9
 800322c:	e012      	b.n	8003254 <HAL_GPIO_Init+0x240>
 800322e:	230a      	movs	r3, #10
 8003230:	e010      	b.n	8003254 <HAL_GPIO_Init+0x240>
 8003232:	2308      	movs	r3, #8
 8003234:	e00e      	b.n	8003254 <HAL_GPIO_Init+0x240>
 8003236:	2307      	movs	r3, #7
 8003238:	e00c      	b.n	8003254 <HAL_GPIO_Init+0x240>
 800323a:	2306      	movs	r3, #6
 800323c:	e00a      	b.n	8003254 <HAL_GPIO_Init+0x240>
 800323e:	2305      	movs	r3, #5
 8003240:	e008      	b.n	8003254 <HAL_GPIO_Init+0x240>
 8003242:	2304      	movs	r3, #4
 8003244:	e006      	b.n	8003254 <HAL_GPIO_Init+0x240>
 8003246:	2303      	movs	r3, #3
 8003248:	e004      	b.n	8003254 <HAL_GPIO_Init+0x240>
 800324a:	2302      	movs	r3, #2
 800324c:	e002      	b.n	8003254 <HAL_GPIO_Init+0x240>
 800324e:	2301      	movs	r3, #1
 8003250:	e000      	b.n	8003254 <HAL_GPIO_Init+0x240>
 8003252:	2300      	movs	r3, #0
 8003254:	69fa      	ldr	r2, [r7, #28]
 8003256:	f002 0203 	and.w	r2, r2, #3
 800325a:	0092      	lsls	r2, r2, #2
 800325c:	4093      	lsls	r3, r2
 800325e:	69ba      	ldr	r2, [r7, #24]
 8003260:	4313      	orrs	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003264:	4935      	ldr	r1, [pc, #212]	@ (800333c <HAL_GPIO_Init+0x328>)
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	089b      	lsrs	r3, r3, #2
 800326a:	3302      	adds	r3, #2
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003272:	4b3d      	ldr	r3, [pc, #244]	@ (8003368 <HAL_GPIO_Init+0x354>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	43db      	mvns	r3, r3
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	4013      	ands	r3, r2
 8003280:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d003      	beq.n	8003296 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	4313      	orrs	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003296:	4a34      	ldr	r2, [pc, #208]	@ (8003368 <HAL_GPIO_Init+0x354>)
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800329c:	4b32      	ldr	r3, [pc, #200]	@ (8003368 <HAL_GPIO_Init+0x354>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	43db      	mvns	r3, r3
 80032a6:	69ba      	ldr	r2, [r7, #24]
 80032a8:	4013      	ands	r3, r2
 80032aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d003      	beq.n	80032c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	4313      	orrs	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032c0:	4a29      	ldr	r2, [pc, #164]	@ (8003368 <HAL_GPIO_Init+0x354>)
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032c6:	4b28      	ldr	r3, [pc, #160]	@ (8003368 <HAL_GPIO_Init+0x354>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	43db      	mvns	r3, r3
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	4013      	ands	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032ea:	4a1f      	ldr	r2, [pc, #124]	@ (8003368 <HAL_GPIO_Init+0x354>)
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003368 <HAL_GPIO_Init+0x354>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	4013      	ands	r3, r2
 80032fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d003      	beq.n	8003314 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	4313      	orrs	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003314:	4a14      	ldr	r2, [pc, #80]	@ (8003368 <HAL_GPIO_Init+0x354>)
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	3301      	adds	r3, #1
 800331e:	61fb      	str	r3, [r7, #28]
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	2b0f      	cmp	r3, #15
 8003324:	f67f ae84 	bls.w	8003030 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003328:	bf00      	nop
 800332a:	bf00      	nop
 800332c:	3724      	adds	r7, #36	@ 0x24
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	40023800 	.word	0x40023800
 800333c:	40013800 	.word	0x40013800
 8003340:	40020000 	.word	0x40020000
 8003344:	40020400 	.word	0x40020400
 8003348:	40020800 	.word	0x40020800
 800334c:	40020c00 	.word	0x40020c00
 8003350:	40021000 	.word	0x40021000
 8003354:	40021400 	.word	0x40021400
 8003358:	40021800 	.word	0x40021800
 800335c:	40021c00 	.word	0x40021c00
 8003360:	40022000 	.word	0x40022000
 8003364:	40022400 	.word	0x40022400
 8003368:	40013c00 	.word	0x40013c00

0800336c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800336c:	b480      	push	{r7}
 800336e:	b087      	sub	sp, #28
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003376:	2300      	movs	r3, #0
 8003378:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800337a:	2300      	movs	r3, #0
 800337c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800337e:	2300      	movs	r3, #0
 8003380:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003382:	2300      	movs	r3, #0
 8003384:	617b      	str	r3, [r7, #20]
 8003386:	e0d9      	b.n	800353c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003388:	2201      	movs	r2, #1
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003392:	683a      	ldr	r2, [r7, #0]
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4013      	ands	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	429a      	cmp	r2, r3
 80033a0:	f040 80c9 	bne.w	8003536 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80033a4:	4a6b      	ldr	r2, [pc, #428]	@ (8003554 <HAL_GPIO_DeInit+0x1e8>)
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	089b      	lsrs	r3, r3, #2
 80033aa:	3302      	adds	r3, #2
 80033ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	f003 0303 	and.w	r3, r3, #3
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	220f      	movs	r2, #15
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	4013      	ands	r3, r2
 80033c4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a63      	ldr	r2, [pc, #396]	@ (8003558 <HAL_GPIO_DeInit+0x1ec>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d037      	beq.n	800343e <HAL_GPIO_DeInit+0xd2>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a62      	ldr	r2, [pc, #392]	@ (800355c <HAL_GPIO_DeInit+0x1f0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d031      	beq.n	800343a <HAL_GPIO_DeInit+0xce>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a61      	ldr	r2, [pc, #388]	@ (8003560 <HAL_GPIO_DeInit+0x1f4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d02b      	beq.n	8003436 <HAL_GPIO_DeInit+0xca>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a60      	ldr	r2, [pc, #384]	@ (8003564 <HAL_GPIO_DeInit+0x1f8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d025      	beq.n	8003432 <HAL_GPIO_DeInit+0xc6>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a5f      	ldr	r2, [pc, #380]	@ (8003568 <HAL_GPIO_DeInit+0x1fc>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d01f      	beq.n	800342e <HAL_GPIO_DeInit+0xc2>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a5e      	ldr	r2, [pc, #376]	@ (800356c <HAL_GPIO_DeInit+0x200>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d019      	beq.n	800342a <HAL_GPIO_DeInit+0xbe>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a5d      	ldr	r2, [pc, #372]	@ (8003570 <HAL_GPIO_DeInit+0x204>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d013      	beq.n	8003426 <HAL_GPIO_DeInit+0xba>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a5c      	ldr	r2, [pc, #368]	@ (8003574 <HAL_GPIO_DeInit+0x208>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d00d      	beq.n	8003422 <HAL_GPIO_DeInit+0xb6>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a5b      	ldr	r2, [pc, #364]	@ (8003578 <HAL_GPIO_DeInit+0x20c>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d007      	beq.n	800341e <HAL_GPIO_DeInit+0xb2>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a5a      	ldr	r2, [pc, #360]	@ (800357c <HAL_GPIO_DeInit+0x210>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d101      	bne.n	800341a <HAL_GPIO_DeInit+0xae>
 8003416:	2309      	movs	r3, #9
 8003418:	e012      	b.n	8003440 <HAL_GPIO_DeInit+0xd4>
 800341a:	230a      	movs	r3, #10
 800341c:	e010      	b.n	8003440 <HAL_GPIO_DeInit+0xd4>
 800341e:	2308      	movs	r3, #8
 8003420:	e00e      	b.n	8003440 <HAL_GPIO_DeInit+0xd4>
 8003422:	2307      	movs	r3, #7
 8003424:	e00c      	b.n	8003440 <HAL_GPIO_DeInit+0xd4>
 8003426:	2306      	movs	r3, #6
 8003428:	e00a      	b.n	8003440 <HAL_GPIO_DeInit+0xd4>
 800342a:	2305      	movs	r3, #5
 800342c:	e008      	b.n	8003440 <HAL_GPIO_DeInit+0xd4>
 800342e:	2304      	movs	r3, #4
 8003430:	e006      	b.n	8003440 <HAL_GPIO_DeInit+0xd4>
 8003432:	2303      	movs	r3, #3
 8003434:	e004      	b.n	8003440 <HAL_GPIO_DeInit+0xd4>
 8003436:	2302      	movs	r3, #2
 8003438:	e002      	b.n	8003440 <HAL_GPIO_DeInit+0xd4>
 800343a:	2301      	movs	r3, #1
 800343c:	e000      	b.n	8003440 <HAL_GPIO_DeInit+0xd4>
 800343e:	2300      	movs	r3, #0
 8003440:	697a      	ldr	r2, [r7, #20]
 8003442:	f002 0203 	and.w	r2, r2, #3
 8003446:	0092      	lsls	r2, r2, #2
 8003448:	4093      	lsls	r3, r2
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	429a      	cmp	r2, r3
 800344e:	d132      	bne.n	80034b6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003450:	4b4b      	ldr	r3, [pc, #300]	@ (8003580 <HAL_GPIO_DeInit+0x214>)
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	43db      	mvns	r3, r3
 8003458:	4949      	ldr	r1, [pc, #292]	@ (8003580 <HAL_GPIO_DeInit+0x214>)
 800345a:	4013      	ands	r3, r2
 800345c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800345e:	4b48      	ldr	r3, [pc, #288]	@ (8003580 <HAL_GPIO_DeInit+0x214>)
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	43db      	mvns	r3, r3
 8003466:	4946      	ldr	r1, [pc, #280]	@ (8003580 <HAL_GPIO_DeInit+0x214>)
 8003468:	4013      	ands	r3, r2
 800346a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800346c:	4b44      	ldr	r3, [pc, #272]	@ (8003580 <HAL_GPIO_DeInit+0x214>)
 800346e:	68da      	ldr	r2, [r3, #12]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	43db      	mvns	r3, r3
 8003474:	4942      	ldr	r1, [pc, #264]	@ (8003580 <HAL_GPIO_DeInit+0x214>)
 8003476:	4013      	ands	r3, r2
 8003478:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800347a:	4b41      	ldr	r3, [pc, #260]	@ (8003580 <HAL_GPIO_DeInit+0x214>)
 800347c:	689a      	ldr	r2, [r3, #8]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	43db      	mvns	r3, r3
 8003482:	493f      	ldr	r1, [pc, #252]	@ (8003580 <HAL_GPIO_DeInit+0x214>)
 8003484:	4013      	ands	r3, r2
 8003486:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	220f      	movs	r2, #15
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003498:	4a2e      	ldr	r2, [pc, #184]	@ (8003554 <HAL_GPIO_DeInit+0x1e8>)
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	089b      	lsrs	r3, r3, #2
 800349e:	3302      	adds	r3, #2
 80034a0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	43da      	mvns	r2, r3
 80034a8:	482a      	ldr	r0, [pc, #168]	@ (8003554 <HAL_GPIO_DeInit+0x1e8>)
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	089b      	lsrs	r3, r3, #2
 80034ae:	400a      	ands	r2, r1
 80034b0:	3302      	adds	r3, #2
 80034b2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	2103      	movs	r1, #3
 80034c0:	fa01 f303 	lsl.w	r3, r1, r3
 80034c4:	43db      	mvns	r3, r3
 80034c6:	401a      	ands	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	08da      	lsrs	r2, r3, #3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	3208      	adds	r2, #8
 80034d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	220f      	movs	r2, #15
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	08d2      	lsrs	r2, r2, #3
 80034ec:	4019      	ands	r1, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	3208      	adds	r2, #8
 80034f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	68da      	ldr	r2, [r3, #12]
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	2103      	movs	r1, #3
 8003500:	fa01 f303 	lsl.w	r3, r1, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	401a      	ands	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	2101      	movs	r1, #1
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	fa01 f303 	lsl.w	r3, r1, r3
 8003518:	43db      	mvns	r3, r3
 800351a:	401a      	ands	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	2103      	movs	r1, #3
 800352a:	fa01 f303 	lsl.w	r3, r1, r3
 800352e:	43db      	mvns	r3, r3
 8003530:	401a      	ands	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	3301      	adds	r3, #1
 800353a:	617b      	str	r3, [r7, #20]
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	2b0f      	cmp	r3, #15
 8003540:	f67f af22 	bls.w	8003388 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003544:	bf00      	nop
 8003546:	bf00      	nop
 8003548:	371c      	adds	r7, #28
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	40013800 	.word	0x40013800
 8003558:	40020000 	.word	0x40020000
 800355c:	40020400 	.word	0x40020400
 8003560:	40020800 	.word	0x40020800
 8003564:	40020c00 	.word	0x40020c00
 8003568:	40021000 	.word	0x40021000
 800356c:	40021400 	.word	0x40021400
 8003570:	40021800 	.word	0x40021800
 8003574:	40021c00 	.word	0x40021c00
 8003578:	40022000 	.word	0x40022000
 800357c:	40022400 	.word	0x40022400
 8003580:	40013c00 	.word	0x40013c00

08003584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	807b      	strh	r3, [r7, #2]
 8003590:	4613      	mov	r3, r2
 8003592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003594:	787b      	ldrb	r3, [r7, #1]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800359a:	887a      	ldrh	r2, [r7, #2]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035a0:	e003      	b.n	80035aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035a2:	887b      	ldrh	r3, [r7, #2]
 80035a4:	041a      	lsls	r2, r3, #16
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	619a      	str	r2, [r3, #24]
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
	...

080035b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e12b      	b.n	8003822 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d106      	bne.n	80035e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7fe f938 	bl	8001854 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2224      	movs	r2, #36	@ 0x24
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0201 	bic.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800360a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800361a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800361c:	f001 feae 	bl	800537c <HAL_RCC_GetPCLK1Freq>
 8003620:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	4a81      	ldr	r2, [pc, #516]	@ (800382c <HAL_I2C_Init+0x274>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d807      	bhi.n	800363c <HAL_I2C_Init+0x84>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4a80      	ldr	r2, [pc, #512]	@ (8003830 <HAL_I2C_Init+0x278>)
 8003630:	4293      	cmp	r3, r2
 8003632:	bf94      	ite	ls
 8003634:	2301      	movls	r3, #1
 8003636:	2300      	movhi	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	e006      	b.n	800364a <HAL_I2C_Init+0x92>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4a7d      	ldr	r2, [pc, #500]	@ (8003834 <HAL_I2C_Init+0x27c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	bf94      	ite	ls
 8003644:	2301      	movls	r3, #1
 8003646:	2300      	movhi	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e0e7      	b.n	8003822 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	4a78      	ldr	r2, [pc, #480]	@ (8003838 <HAL_I2C_Init+0x280>)
 8003656:	fba2 2303 	umull	r2, r3, r2, r3
 800365a:	0c9b      	lsrs	r3, r3, #18
 800365c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	430a      	orrs	r2, r1
 8003670:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	4a6a      	ldr	r2, [pc, #424]	@ (800382c <HAL_I2C_Init+0x274>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d802      	bhi.n	800368c <HAL_I2C_Init+0xd4>
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	3301      	adds	r3, #1
 800368a:	e009      	b.n	80036a0 <HAL_I2C_Init+0xe8>
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003692:	fb02 f303 	mul.w	r3, r2, r3
 8003696:	4a69      	ldr	r2, [pc, #420]	@ (800383c <HAL_I2C_Init+0x284>)
 8003698:	fba2 2303 	umull	r2, r3, r2, r3
 800369c:	099b      	lsrs	r3, r3, #6
 800369e:	3301      	adds	r3, #1
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	430b      	orrs	r3, r1
 80036a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	495c      	ldr	r1, [pc, #368]	@ (800382c <HAL_I2C_Init+0x274>)
 80036bc:	428b      	cmp	r3, r1
 80036be:	d819      	bhi.n	80036f4 <HAL_I2C_Init+0x13c>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	1e59      	subs	r1, r3, #1
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ce:	1c59      	adds	r1, r3, #1
 80036d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036d4:	400b      	ands	r3, r1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00a      	beq.n	80036f0 <HAL_I2C_Init+0x138>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1e59      	subs	r1, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036e8:	3301      	adds	r3, #1
 80036ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ee:	e051      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 80036f0:	2304      	movs	r3, #4
 80036f2:	e04f      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d111      	bne.n	8003720 <HAL_I2C_Init+0x168>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e58      	subs	r0, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	440b      	add	r3, r1
 800370a:	fbb0 f3f3 	udiv	r3, r0, r3
 800370e:	3301      	adds	r3, #1
 8003710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	e012      	b.n	8003746 <HAL_I2C_Init+0x18e>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	1e58      	subs	r0, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6859      	ldr	r1, [r3, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	0099      	lsls	r1, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	fbb0 f3f3 	udiv	r3, r0, r3
 8003736:	3301      	adds	r3, #1
 8003738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <HAL_I2C_Init+0x196>
 800374a:	2301      	movs	r3, #1
 800374c:	e022      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10e      	bne.n	8003774 <HAL_I2C_Init+0x1bc>
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	1e58      	subs	r0, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6859      	ldr	r1, [r3, #4]
 800375e:	460b      	mov	r3, r1
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	440b      	add	r3, r1
 8003764:	fbb0 f3f3 	udiv	r3, r0, r3
 8003768:	3301      	adds	r3, #1
 800376a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800376e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003772:	e00f      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	1e58      	subs	r0, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	0099      	lsls	r1, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	fbb0 f3f3 	udiv	r3, r0, r3
 800378a:	3301      	adds	r3, #1
 800378c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003790:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	6809      	ldr	r1, [r1, #0]
 8003798:	4313      	orrs	r3, r2
 800379a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69da      	ldr	r2, [r3, #28]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6911      	ldr	r1, [r2, #16]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	68d2      	ldr	r2, [r2, #12]
 80037ce:	4311      	orrs	r1, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	430b      	orrs	r3, r1
 80037d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	695a      	ldr	r2, [r3, #20]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2220      	movs	r2, #32
 800380e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	000186a0 	.word	0x000186a0
 8003830:	001e847f 	.word	0x001e847f
 8003834:	003d08ff 	.word	0x003d08ff
 8003838:	431bde83 	.word	0x431bde83
 800383c:	10624dd3 	.word	0x10624dd3

08003840 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af02      	add	r7, sp, #8
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	4608      	mov	r0, r1
 800384a:	4611      	mov	r1, r2
 800384c:	461a      	mov	r2, r3
 800384e:	4603      	mov	r3, r0
 8003850:	817b      	strh	r3, [r7, #10]
 8003852:	460b      	mov	r3, r1
 8003854:	813b      	strh	r3, [r7, #8]
 8003856:	4613      	mov	r3, r2
 8003858:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800385a:	f7fe fee1 	bl	8002620 <HAL_GetTick>
 800385e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003866:	b2db      	uxtb	r3, r3
 8003868:	2b20      	cmp	r3, #32
 800386a:	f040 80d9 	bne.w	8003a20 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	9300      	str	r3, [sp, #0]
 8003872:	2319      	movs	r3, #25
 8003874:	2201      	movs	r2, #1
 8003876:	496d      	ldr	r1, [pc, #436]	@ (8003a2c <HAL_I2C_Mem_Write+0x1ec>)
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f000 fc8b 	bl	8004194 <I2C_WaitOnFlagUntilTimeout>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003884:	2302      	movs	r3, #2
 8003886:	e0cc      	b.n	8003a22 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800388e:	2b01      	cmp	r3, #1
 8003890:	d101      	bne.n	8003896 <HAL_I2C_Mem_Write+0x56>
 8003892:	2302      	movs	r3, #2
 8003894:	e0c5      	b.n	8003a22 <HAL_I2C_Mem_Write+0x1e2>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0301 	and.w	r3, r3, #1
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d007      	beq.n	80038bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f042 0201 	orr.w	r2, r2, #1
 80038ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2221      	movs	r2, #33	@ 0x21
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2240      	movs	r2, #64	@ 0x40
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6a3a      	ldr	r2, [r7, #32]
 80038e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80038ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	4a4d      	ldr	r2, [pc, #308]	@ (8003a30 <HAL_I2C_Mem_Write+0x1f0>)
 80038fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038fe:	88f8      	ldrh	r0, [r7, #6]
 8003900:	893a      	ldrh	r2, [r7, #8]
 8003902:	8979      	ldrh	r1, [r7, #10]
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	9301      	str	r3, [sp, #4]
 8003908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390a:	9300      	str	r3, [sp, #0]
 800390c:	4603      	mov	r3, r0
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f000 fac2 	bl	8003e98 <I2C_RequestMemoryWrite>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d052      	beq.n	80039c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e081      	b.n	8003a22 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f000 fd50 	bl	80043c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00d      	beq.n	800394a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003932:	2b04      	cmp	r3, #4
 8003934:	d107      	bne.n	8003946 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003944:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e06b      	b.n	8003a22 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394e:	781a      	ldrb	r2, [r3, #0]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003964:	3b01      	subs	r3, #1
 8003966:	b29a      	uxth	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003970:	b29b      	uxth	r3, r3
 8003972:	3b01      	subs	r3, #1
 8003974:	b29a      	uxth	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b04      	cmp	r3, #4
 8003986:	d11b      	bne.n	80039c0 <HAL_I2C_Mem_Write+0x180>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800398c:	2b00      	cmp	r3, #0
 800398e:	d017      	beq.n	80039c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	781a      	ldrb	r2, [r3, #0]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a0:	1c5a      	adds	r2, r3, #1
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039aa:	3b01      	subs	r3, #1
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	3b01      	subs	r3, #1
 80039ba:	b29a      	uxth	r2, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1aa      	bne.n	800391e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f000 fd43 	bl	8004458 <I2C_WaitOnBTFFlagUntilTimeout>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00d      	beq.n	80039f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d107      	bne.n	80039f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e016      	b.n	8003a22 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2220      	movs	r2, #32
 8003a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	e000      	b.n	8003a22 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a20:	2302      	movs	r3, #2
  }
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3718      	adds	r7, #24
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	00100002 	.word	0x00100002
 8003a30:	ffff0000 	.word	0xffff0000

08003a34 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b08c      	sub	sp, #48	@ 0x30
 8003a38:	af02      	add	r7, sp, #8
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	4608      	mov	r0, r1
 8003a3e:	4611      	mov	r1, r2
 8003a40:	461a      	mov	r2, r3
 8003a42:	4603      	mov	r3, r0
 8003a44:	817b      	strh	r3, [r7, #10]
 8003a46:	460b      	mov	r3, r1
 8003a48:	813b      	strh	r3, [r7, #8]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a4e:	f7fe fde7 	bl	8002620 <HAL_GetTick>
 8003a52:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b20      	cmp	r3, #32
 8003a5e:	f040 8214 	bne.w	8003e8a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a64:	9300      	str	r3, [sp, #0]
 8003a66:	2319      	movs	r3, #25
 8003a68:	2201      	movs	r2, #1
 8003a6a:	497b      	ldr	r1, [pc, #492]	@ (8003c58 <HAL_I2C_Mem_Read+0x224>)
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f000 fb91 	bl	8004194 <I2C_WaitOnFlagUntilTimeout>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d001      	beq.n	8003a7c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a78:	2302      	movs	r3, #2
 8003a7a:	e207      	b.n	8003e8c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d101      	bne.n	8003a8a <HAL_I2C_Mem_Read+0x56>
 8003a86:	2302      	movs	r3, #2
 8003a88:	e200      	b.n	8003e8c <HAL_I2C_Mem_Read+0x458>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d007      	beq.n	8003ab0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f042 0201 	orr.w	r2, r2, #1
 8003aae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003abe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2222      	movs	r2, #34	@ 0x22
 8003ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2240      	movs	r2, #64	@ 0x40
 8003acc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ada:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003ae0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	4a5b      	ldr	r2, [pc, #364]	@ (8003c5c <HAL_I2C_Mem_Read+0x228>)
 8003af0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003af2:	88f8      	ldrh	r0, [r7, #6]
 8003af4:	893a      	ldrh	r2, [r7, #8]
 8003af6:	8979      	ldrh	r1, [r7, #10]
 8003af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afa:	9301      	str	r3, [sp, #4]
 8003afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003afe:	9300      	str	r3, [sp, #0]
 8003b00:	4603      	mov	r3, r0
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f000 fa5e 	bl	8003fc4 <I2C_RequestMemoryRead>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e1bc      	b.n	8003e8c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d113      	bne.n	8003b42 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	623b      	str	r3, [r7, #32]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	695b      	ldr	r3, [r3, #20]
 8003b24:	623b      	str	r3, [r7, #32]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	623b      	str	r3, [r7, #32]
 8003b2e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	e190      	b.n	8003e64 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d11b      	bne.n	8003b82 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	61fb      	str	r3, [r7, #28]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	61fb      	str	r3, [r7, #28]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	61fb      	str	r3, [r7, #28]
 8003b6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	e170      	b.n	8003e64 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d11b      	bne.n	8003bc2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b98:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ba8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003baa:	2300      	movs	r3, #0
 8003bac:	61bb      	str	r3, [r7, #24]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	61bb      	str	r3, [r7, #24]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	61bb      	str	r3, [r7, #24]
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	e150      	b.n	8003e64 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	617b      	str	r3, [r7, #20]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	617b      	str	r3, [r7, #20]
 8003bd6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003bd8:	e144      	b.n	8003e64 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bde:	2b03      	cmp	r3, #3
 8003be0:	f200 80f1 	bhi.w	8003dc6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d123      	bne.n	8003c34 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003bf0:	68f8      	ldr	r0, [r7, #12]
 8003bf2:	f000 fc79 	bl	80044e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e145      	b.n	8003e8c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	691a      	ldr	r2, [r3, #16]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c32:	e117      	b.n	8003e64 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d14e      	bne.n	8003cda <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c42:	2200      	movs	r2, #0
 8003c44:	4906      	ldr	r1, [pc, #24]	@ (8003c60 <HAL_I2C_Mem_Read+0x22c>)
 8003c46:	68f8      	ldr	r0, [r7, #12]
 8003c48:	f000 faa4 	bl	8004194 <I2C_WaitOnFlagUntilTimeout>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d008      	beq.n	8003c64 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e11a      	b.n	8003e8c <HAL_I2C_Mem_Read+0x458>
 8003c56:	bf00      	nop
 8003c58:	00100002 	.word	0x00100002
 8003c5c:	ffff0000 	.word	0xffff0000
 8003c60:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	691a      	ldr	r2, [r3, #16]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c90:	3b01      	subs	r3, #1
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	691a      	ldr	r2, [r3, #16]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb0:	b2d2      	uxtb	r2, r2
 8003cb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb8:	1c5a      	adds	r2, r3, #1
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003cd8:	e0c4      	b.n	8003e64 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cdc:	9300      	str	r3, [sp, #0]
 8003cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	496c      	ldr	r1, [pc, #432]	@ (8003e94 <HAL_I2C_Mem_Read+0x460>)
 8003ce4:	68f8      	ldr	r0, [r7, #12]
 8003ce6:	f000 fa55 	bl	8004194 <I2C_WaitOnFlagUntilTimeout>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d001      	beq.n	8003cf4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e0cb      	b.n	8003e8c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	691a      	ldr	r2, [r3, #16]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0e:	b2d2      	uxtb	r2, r2
 8003d10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d16:	1c5a      	adds	r2, r3, #1
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d20:	3b01      	subs	r3, #1
 8003d22:	b29a      	uxth	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	4955      	ldr	r1, [pc, #340]	@ (8003e94 <HAL_I2C_Mem_Read+0x460>)
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f000 fa27 	bl	8004194 <I2C_WaitOnFlagUntilTimeout>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e09d      	b.n	8003e8c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	691a      	ldr	r2, [r3, #16]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d72:	1c5a      	adds	r2, r3, #1
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	691a      	ldr	r2, [r3, #16]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9c:	b2d2      	uxtb	r2, r2
 8003d9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da4:	1c5a      	adds	r2, r3, #1
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003dc4:	e04e      	b.n	8003e64 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f000 fb8c 	bl	80044e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e058      	b.n	8003e8c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	691a      	ldr	r2, [r3, #16]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de4:	b2d2      	uxtb	r2, r2
 8003de6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dec:	1c5a      	adds	r2, r3, #1
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003df6:	3b01      	subs	r3, #1
 8003df8:	b29a      	uxth	r2, r3
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	3b01      	subs	r3, #1
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d124      	bne.n	8003e64 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e1e:	2b03      	cmp	r3, #3
 8003e20:	d107      	bne.n	8003e32 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e30:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	691a      	ldr	r2, [r3, #16]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3c:	b2d2      	uxtb	r2, r2
 8003e3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e44:	1c5a      	adds	r2, r3, #1
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	b29a      	uxth	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f47f aeb6 	bne.w	8003bda <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2220      	movs	r2, #32
 8003e72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e86:	2300      	movs	r3, #0
 8003e88:	e000      	b.n	8003e8c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003e8a:	2302      	movs	r3, #2
  }
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3728      	adds	r7, #40	@ 0x28
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	00010004 	.word	0x00010004

08003e98 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b088      	sub	sp, #32
 8003e9c:	af02      	add	r7, sp, #8
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	4608      	mov	r0, r1
 8003ea2:	4611      	mov	r1, r2
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	817b      	strh	r3, [r7, #10]
 8003eaa:	460b      	mov	r3, r1
 8003eac:	813b      	strh	r3, [r7, #8]
 8003eae:	4613      	mov	r3, r2
 8003eb0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ec0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec4:	9300      	str	r3, [sp, #0]
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f000 f960 	bl	8004194 <I2C_WaitOnFlagUntilTimeout>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00d      	beq.n	8003ef6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ee8:	d103      	bne.n	8003ef2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ef0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e05f      	b.n	8003fb6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ef6:	897b      	ldrh	r3, [r7, #10]
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	461a      	mov	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f04:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f08:	6a3a      	ldr	r2, [r7, #32]
 8003f0a:	492d      	ldr	r1, [pc, #180]	@ (8003fc0 <I2C_RequestMemoryWrite+0x128>)
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f000 f9bb 	bl	8004288 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e04c      	b.n	8003fb6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	617b      	str	r3, [r7, #20]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	695b      	ldr	r3, [r3, #20]
 8003f26:	617b      	str	r3, [r7, #20]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	699b      	ldr	r3, [r3, #24]
 8003f2e:	617b      	str	r3, [r7, #20]
 8003f30:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f34:	6a39      	ldr	r1, [r7, #32]
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f000 fa46 	bl	80043c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00d      	beq.n	8003f5e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d107      	bne.n	8003f5a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e02b      	b.n	8003fb6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f5e:	88fb      	ldrh	r3, [r7, #6]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d105      	bne.n	8003f70 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f64:	893b      	ldrh	r3, [r7, #8]
 8003f66:	b2da      	uxtb	r2, r3
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	611a      	str	r2, [r3, #16]
 8003f6e:	e021      	b.n	8003fb4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f70:	893b      	ldrh	r3, [r7, #8]
 8003f72:	0a1b      	lsrs	r3, r3, #8
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	b2da      	uxtb	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f80:	6a39      	ldr	r1, [r7, #32]
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 fa20 	bl	80043c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d00d      	beq.n	8003faa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d107      	bne.n	8003fa6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fa4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e005      	b.n	8003fb6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003faa:	893b      	ldrh	r3, [r7, #8]
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3718      	adds	r7, #24
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	00010002 	.word	0x00010002

08003fc4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b088      	sub	sp, #32
 8003fc8:	af02      	add	r7, sp, #8
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	4608      	mov	r0, r1
 8003fce:	4611      	mov	r1, r2
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	817b      	strh	r3, [r7, #10]
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	813b      	strh	r3, [r7, #8]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fec:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ffc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	2200      	movs	r2, #0
 8004006:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 f8c2 	bl	8004194 <I2C_WaitOnFlagUntilTimeout>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00d      	beq.n	8004032 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004020:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004024:	d103      	bne.n	800402e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800402c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e0aa      	b.n	8004188 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004032:	897b      	ldrh	r3, [r7, #10]
 8004034:	b2db      	uxtb	r3, r3
 8004036:	461a      	mov	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004040:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004044:	6a3a      	ldr	r2, [r7, #32]
 8004046:	4952      	ldr	r1, [pc, #328]	@ (8004190 <I2C_RequestMemoryRead+0x1cc>)
 8004048:	68f8      	ldr	r0, [r7, #12]
 800404a:	f000 f91d 	bl	8004288 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d001      	beq.n	8004058 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e097      	b.n	8004188 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004058:	2300      	movs	r3, #0
 800405a:	617b      	str	r3, [r7, #20]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	617b      	str	r3, [r7, #20]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	617b      	str	r3, [r7, #20]
 800406c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800406e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004070:	6a39      	ldr	r1, [r7, #32]
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f000 f9a8 	bl	80043c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00d      	beq.n	800409a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004082:	2b04      	cmp	r3, #4
 8004084:	d107      	bne.n	8004096 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004094:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e076      	b.n	8004188 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800409a:	88fb      	ldrh	r3, [r7, #6]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d105      	bne.n	80040ac <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040a0:	893b      	ldrh	r3, [r7, #8]
 80040a2:	b2da      	uxtb	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	611a      	str	r2, [r3, #16]
 80040aa:	e021      	b.n	80040f0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040ac:	893b      	ldrh	r3, [r7, #8]
 80040ae:	0a1b      	lsrs	r3, r3, #8
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	b2da      	uxtb	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040bc:	6a39      	ldr	r1, [r7, #32]
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 f982 	bl	80043c8 <I2C_WaitOnTXEFlagUntilTimeout>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00d      	beq.n	80040e6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ce:	2b04      	cmp	r3, #4
 80040d0:	d107      	bne.n	80040e2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e050      	b.n	8004188 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040e6:	893b      	ldrh	r3, [r7, #8]
 80040e8:	b2da      	uxtb	r2, r3
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040f2:	6a39      	ldr	r1, [r7, #32]
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 f967 	bl	80043c8 <I2C_WaitOnTXEFlagUntilTimeout>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00d      	beq.n	800411c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004104:	2b04      	cmp	r3, #4
 8004106:	d107      	bne.n	8004118 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004116:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e035      	b.n	8004188 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800412a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800412c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412e:	9300      	str	r3, [sp, #0]
 8004130:	6a3b      	ldr	r3, [r7, #32]
 8004132:	2200      	movs	r2, #0
 8004134:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 f82b 	bl	8004194 <I2C_WaitOnFlagUntilTimeout>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d00d      	beq.n	8004160 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800414e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004152:	d103      	bne.n	800415c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800415a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e013      	b.n	8004188 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004160:	897b      	ldrh	r3, [r7, #10]
 8004162:	b2db      	uxtb	r3, r3
 8004164:	f043 0301 	orr.w	r3, r3, #1
 8004168:	b2da      	uxtb	r2, r3
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004172:	6a3a      	ldr	r2, [r7, #32]
 8004174:	4906      	ldr	r1, [pc, #24]	@ (8004190 <I2C_RequestMemoryRead+0x1cc>)
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f000 f886 	bl	8004288 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	00010002 	.word	0x00010002

08004194 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	603b      	str	r3, [r7, #0]
 80041a0:	4613      	mov	r3, r2
 80041a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041a4:	e048      	b.n	8004238 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ac:	d044      	beq.n	8004238 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ae:	f7fe fa37 	bl	8002620 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	683a      	ldr	r2, [r7, #0]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d302      	bcc.n	80041c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d139      	bne.n	8004238 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	0c1b      	lsrs	r3, r3, #16
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d10d      	bne.n	80041ea <I2C_WaitOnFlagUntilTimeout+0x56>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	695b      	ldr	r3, [r3, #20]
 80041d4:	43da      	mvns	r2, r3
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	4013      	ands	r3, r2
 80041da:	b29b      	uxth	r3, r3
 80041dc:	2b00      	cmp	r3, #0
 80041de:	bf0c      	ite	eq
 80041e0:	2301      	moveq	r3, #1
 80041e2:	2300      	movne	r3, #0
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	461a      	mov	r2, r3
 80041e8:	e00c      	b.n	8004204 <I2C_WaitOnFlagUntilTimeout+0x70>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	43da      	mvns	r2, r3
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	4013      	ands	r3, r2
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	bf0c      	ite	eq
 80041fc:	2301      	moveq	r3, #1
 80041fe:	2300      	movne	r3, #0
 8004200:	b2db      	uxtb	r3, r3
 8004202:	461a      	mov	r2, r3
 8004204:	79fb      	ldrb	r3, [r7, #7]
 8004206:	429a      	cmp	r2, r3
 8004208:	d116      	bne.n	8004238 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2220      	movs	r2, #32
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004224:	f043 0220 	orr.w	r2, r3, #32
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e023      	b.n	8004280 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	0c1b      	lsrs	r3, r3, #16
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b01      	cmp	r3, #1
 8004240:	d10d      	bne.n	800425e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	43da      	mvns	r2, r3
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	4013      	ands	r3, r2
 800424e:	b29b      	uxth	r3, r3
 8004250:	2b00      	cmp	r3, #0
 8004252:	bf0c      	ite	eq
 8004254:	2301      	moveq	r3, #1
 8004256:	2300      	movne	r3, #0
 8004258:	b2db      	uxtb	r3, r3
 800425a:	461a      	mov	r2, r3
 800425c:	e00c      	b.n	8004278 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	43da      	mvns	r2, r3
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	4013      	ands	r3, r2
 800426a:	b29b      	uxth	r3, r3
 800426c:	2b00      	cmp	r3, #0
 800426e:	bf0c      	ite	eq
 8004270:	2301      	moveq	r3, #1
 8004272:	2300      	movne	r3, #0
 8004274:	b2db      	uxtb	r3, r3
 8004276:	461a      	mov	r2, r3
 8004278:	79fb      	ldrb	r3, [r7, #7]
 800427a:	429a      	cmp	r2, r3
 800427c:	d093      	beq.n	80041a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
 8004294:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004296:	e071      	b.n	800437c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	695b      	ldr	r3, [r3, #20]
 800429e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042a6:	d123      	bne.n	80042f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042b6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2220      	movs	r2, #32
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042dc:	f043 0204 	orr.w	r2, r3, #4
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e067      	b.n	80043c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f6:	d041      	beq.n	800437c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042f8:	f7fe f992 	bl	8002620 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	429a      	cmp	r2, r3
 8004306:	d302      	bcc.n	800430e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d136      	bne.n	800437c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	0c1b      	lsrs	r3, r3, #16
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b01      	cmp	r3, #1
 8004316:	d10c      	bne.n	8004332 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	43da      	mvns	r2, r3
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	4013      	ands	r3, r2
 8004324:	b29b      	uxth	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	bf14      	ite	ne
 800432a:	2301      	movne	r3, #1
 800432c:	2300      	moveq	r3, #0
 800432e:	b2db      	uxtb	r3, r3
 8004330:	e00b      	b.n	800434a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	43da      	mvns	r2, r3
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	4013      	ands	r3, r2
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	bf14      	ite	ne
 8004344:	2301      	movne	r3, #1
 8004346:	2300      	moveq	r3, #0
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d016      	beq.n	800437c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004368:	f043 0220 	orr.w	r2, r3, #32
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e021      	b.n	80043c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	0c1b      	lsrs	r3, r3, #16
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b01      	cmp	r3, #1
 8004384:	d10c      	bne.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	695b      	ldr	r3, [r3, #20]
 800438c:	43da      	mvns	r2, r3
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	4013      	ands	r3, r2
 8004392:	b29b      	uxth	r3, r3
 8004394:	2b00      	cmp	r3, #0
 8004396:	bf14      	ite	ne
 8004398:	2301      	movne	r3, #1
 800439a:	2300      	moveq	r3, #0
 800439c:	b2db      	uxtb	r3, r3
 800439e:	e00b      	b.n	80043b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	43da      	mvns	r2, r3
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	4013      	ands	r3, r2
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	bf14      	ite	ne
 80043b2:	2301      	movne	r3, #1
 80043b4:	2300      	moveq	r3, #0
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f47f af6d 	bne.w	8004298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3710      	adds	r7, #16
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043d4:	e034      	b.n	8004440 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043d6:	68f8      	ldr	r0, [r7, #12]
 80043d8:	f000 f8e3 	bl	80045a2 <I2C_IsAcknowledgeFailed>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d001      	beq.n	80043e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e034      	b.n	8004450 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ec:	d028      	beq.n	8004440 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ee:	f7fe f917 	bl	8002620 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d302      	bcc.n	8004404 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d11d      	bne.n	8004440 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800440e:	2b80      	cmp	r3, #128	@ 0x80
 8004410:	d016      	beq.n	8004440 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2200      	movs	r2, #0
 8004416:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2220      	movs	r2, #32
 800441c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442c:	f043 0220 	orr.w	r2, r3, #32
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e007      	b.n	8004450 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800444a:	2b80      	cmp	r3, #128	@ 0x80
 800444c:	d1c3      	bne.n	80043d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004464:	e034      	b.n	80044d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004466:	68f8      	ldr	r0, [r7, #12]
 8004468:	f000 f89b 	bl	80045a2 <I2C_IsAcknowledgeFailed>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e034      	b.n	80044e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447c:	d028      	beq.n	80044d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800447e:	f7fe f8cf 	bl	8002620 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	68ba      	ldr	r2, [r7, #8]
 800448a:	429a      	cmp	r2, r3
 800448c:	d302      	bcc.n	8004494 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d11d      	bne.n	80044d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	f003 0304 	and.w	r3, r3, #4
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d016      	beq.n	80044d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2220      	movs	r2, #32
 80044ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044bc:	f043 0220 	orr.w	r2, r3, #32
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e007      	b.n	80044e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	f003 0304 	and.w	r3, r3, #4
 80044da:	2b04      	cmp	r3, #4
 80044dc:	d1c3      	bne.n	8004466 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3710      	adds	r7, #16
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044f4:	e049      	b.n	800458a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	695b      	ldr	r3, [r3, #20]
 80044fc:	f003 0310 	and.w	r3, r3, #16
 8004500:	2b10      	cmp	r3, #16
 8004502:	d119      	bne.n	8004538 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0210 	mvn.w	r2, #16
 800450c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e030      	b.n	800459a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004538:	f7fe f872 	bl	8002620 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	429a      	cmp	r2, r3
 8004546:	d302      	bcc.n	800454e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d11d      	bne.n	800458a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004558:	2b40      	cmp	r3, #64	@ 0x40
 800455a:	d016      	beq.n	800458a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004576:	f043 0220 	orr.w	r2, r3, #32
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e007      	b.n	800459a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	695b      	ldr	r3, [r3, #20]
 8004590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004594:	2b40      	cmp	r3, #64	@ 0x40
 8004596:	d1ae      	bne.n	80044f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80045a2:	b480      	push	{r7}
 80045a4:	b083      	sub	sp, #12
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	695b      	ldr	r3, [r3, #20]
 80045b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045b8:	d11b      	bne.n	80045f2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045c2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2220      	movs	r2, #32
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045de:	f043 0204 	orr.w	r2, r3, #4
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e000      	b.n	80045f4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e08f      	b.n	8004732 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b00      	cmp	r3, #0
 800461c:	d106      	bne.n	800462c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f7fd f97e 	bl	8001928 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2202      	movs	r2, #2
 8004630:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699a      	ldr	r2, [r3, #24]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8004642:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6999      	ldr	r1, [r3, #24]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685a      	ldr	r2, [r3, #4]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004658:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	430a      	orrs	r2, r1
 8004666:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	695b      	ldr	r3, [r3, #20]
 800466c:	041b      	lsls	r3, r3, #16
 800466e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6999      	ldr	r1, [r3, #24]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	430a      	orrs	r2, r1
 800467c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	69db      	ldr	r3, [r3, #28]
 8004682:	041b      	lsls	r3, r3, #16
 8004684:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a19      	ldr	r1, [r3, #32]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	430a      	orrs	r2, r1
 8004692:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004698:	041b      	lsls	r3, r3, #16
 800469a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ae:	041b      	lsls	r3, r3, #16
 80046b0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	430a      	orrs	r2, r1
 80046be:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046c6:	021b      	lsls	r3, r3, #8
 80046c8:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80046d0:	041b      	lsls	r3, r3, #16
 80046d2:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80046e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80046f6:	431a      	orrs	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	430a      	orrs	r2, r1
 80046fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f042 0206 	orr.w	r2, r2, #6
 800470e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	699a      	ldr	r2, [r3, #24]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f042 0201 	orr.w	r2, r2, #1
 800471e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800473a:	b5b0      	push	{r4, r5, r7, lr}
 800473c:	b084      	sub	sp, #16
 800473e:	af00      	add	r7, sp, #0
 8004740:	60f8      	str	r0, [r7, #12]
 8004742:	60b9      	str	r1, [r7, #8]
 8004744:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800474c:	2b01      	cmp	r3, #1
 800474e:	d101      	bne.n	8004754 <HAL_LTDC_ConfigLayer+0x1a>
 8004750:	2302      	movs	r3, #2
 8004752:	e02c      	b.n	80047ae <HAL_LTDC_ConfigLayer+0x74>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2202      	movs	r2, #2
 8004760:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2134      	movs	r1, #52	@ 0x34
 800476a:	fb01 f303 	mul.w	r3, r1, r3
 800476e:	4413      	add	r3, r2
 8004770:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	4614      	mov	r4, r2
 8004778:	461d      	mov	r5, r3
 800477a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800477c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800477e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004780:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004782:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004784:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004786:	682b      	ldr	r3, [r5, #0]
 8004788:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	68b9      	ldr	r1, [r7, #8]
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f000 f811 	bl	80047b6 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2201      	movs	r2, #1
 800479a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bdb0      	pop	{r4, r5, r7, pc}

080047b6 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80047b6:	b480      	push	{r7}
 80047b8:	b089      	sub	sp, #36	@ 0x24
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	60f8      	str	r0, [r7, #12]
 80047be:	60b9      	str	r1, [r7, #8]
 80047c0:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	0c1b      	lsrs	r3, r3, #16
 80047ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047d2:	4413      	add	r3, r2
 80047d4:	041b      	lsls	r3, r3, #16
 80047d6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	461a      	mov	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	01db      	lsls	r3, r3, #7
 80047e2:	4413      	add	r3, r2
 80047e4:	3384      	adds	r3, #132	@ 0x84
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	6812      	ldr	r2, [r2, #0]
 80047ec:	4611      	mov	r1, r2
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	01d2      	lsls	r2, r2, #7
 80047f2:	440a      	add	r2, r1
 80047f4:	3284      	adds	r2, #132	@ 0x84
 80047f6:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80047fa:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	0c1b      	lsrs	r3, r3, #16
 8004808:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800480c:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800480e:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4619      	mov	r1, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	01db      	lsls	r3, r3, #7
 800481a:	440b      	add	r3, r1
 800481c:	3384      	adds	r3, #132	@ 0x84
 800481e:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004824:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	68da      	ldr	r2, [r3, #12]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004834:	4413      	add	r3, r2
 8004836:	041b      	lsls	r3, r3, #16
 8004838:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	461a      	mov	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	01db      	lsls	r3, r3, #7
 8004844:	4413      	add	r3, r2
 8004846:	3384      	adds	r3, #132	@ 0x84
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	6812      	ldr	r2, [r2, #0]
 800484e:	4611      	mov	r1, r2
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	01d2      	lsls	r2, r2, #7
 8004854:	440a      	add	r2, r1
 8004856:	3284      	adds	r2, #132	@ 0x84
 8004858:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800485c:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	689a      	ldr	r2, [r3, #8]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800486c:	4413      	add	r3, r2
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4619      	mov	r1, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	01db      	lsls	r3, r3, #7
 800487a:	440b      	add	r3, r1
 800487c:	3384      	adds	r3, #132	@ 0x84
 800487e:	4619      	mov	r1, r3
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	4313      	orrs	r3, r2
 8004884:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	461a      	mov	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	01db      	lsls	r3, r3, #7
 8004890:	4413      	add	r3, r2
 8004892:	3384      	adds	r3, #132	@ 0x84
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	6812      	ldr	r2, [r2, #0]
 800489a:	4611      	mov	r1, r2
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	01d2      	lsls	r2, r2, #7
 80048a0:	440a      	add	r2, r1
 80048a2:	3284      	adds	r2, #132	@ 0x84
 80048a4:	f023 0307 	bic.w	r3, r3, #7
 80048a8:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	461a      	mov	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	01db      	lsls	r3, r3, #7
 80048b4:	4413      	add	r3, r2
 80048b6:	3384      	adds	r3, #132	@ 0x84
 80048b8:	461a      	mov	r2, r3
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80048c6:	021b      	lsls	r3, r3, #8
 80048c8:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80048d0:	041b      	lsls	r3, r3, #16
 80048d2:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	061b      	lsls	r3, r3, #24
 80048da:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80048e2:	461a      	mov	r2, r3
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	431a      	orrs	r2, r3
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	431a      	orrs	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4619      	mov	r1, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	01db      	lsls	r3, r3, #7
 80048f6:	440b      	add	r3, r1
 80048f8:	3384      	adds	r3, #132	@ 0x84
 80048fa:	4619      	mov	r1, r3
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	4313      	orrs	r3, r2
 8004900:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	461a      	mov	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	01db      	lsls	r3, r3, #7
 800490c:	4413      	add	r3, r2
 800490e:	3384      	adds	r3, #132	@ 0x84
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	6812      	ldr	r2, [r2, #0]
 8004916:	4611      	mov	r1, r2
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	01d2      	lsls	r2, r2, #7
 800491c:	440a      	add	r2, r1
 800491e:	3284      	adds	r2, #132	@ 0x84
 8004920:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004924:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	461a      	mov	r2, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	01db      	lsls	r3, r3, #7
 8004930:	4413      	add	r3, r2
 8004932:	3384      	adds	r3, #132	@ 0x84
 8004934:	461a      	mov	r2, r3
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	461a      	mov	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	01db      	lsls	r3, r3, #7
 8004946:	4413      	add	r3, r2
 8004948:	3384      	adds	r3, #132	@ 0x84
 800494a:	69db      	ldr	r3, [r3, #28]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	6812      	ldr	r2, [r2, #0]
 8004950:	4611      	mov	r1, r2
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	01d2      	lsls	r2, r2, #7
 8004956:	440a      	add	r2, r1
 8004958:	3284      	adds	r2, #132	@ 0x84
 800495a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800495e:	f023 0307 	bic.w	r3, r3, #7
 8004962:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	69da      	ldr	r2, [r3, #28]
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	68f9      	ldr	r1, [r7, #12]
 800496e:	6809      	ldr	r1, [r1, #0]
 8004970:	4608      	mov	r0, r1
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	01c9      	lsls	r1, r1, #7
 8004976:	4401      	add	r1, r0
 8004978:	3184      	adds	r1, #132	@ 0x84
 800497a:	4313      	orrs	r3, r2
 800497c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	461a      	mov	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	01db      	lsls	r3, r3, #7
 8004988:	4413      	add	r3, r2
 800498a:	3384      	adds	r3, #132	@ 0x84
 800498c:	461a      	mov	r2, r3
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004992:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d102      	bne.n	80049a2 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 800499c:	2304      	movs	r3, #4
 800499e:	61fb      	str	r3, [r7, #28]
 80049a0:	e01b      	b.n	80049da <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d102      	bne.n	80049b0 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 80049aa:	2303      	movs	r3, #3
 80049ac:	61fb      	str	r3, [r7, #28]
 80049ae:	e014      	b.n	80049da <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	d00b      	beq.n	80049d0 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d007      	beq.n	80049d0 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80049c4:	2b03      	cmp	r3, #3
 80049c6:	d003      	beq.n	80049d0 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80049cc:	2b07      	cmp	r3, #7
 80049ce:	d102      	bne.n	80049d6 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 80049d0:	2302      	movs	r3, #2
 80049d2:	61fb      	str	r3, [r7, #28]
 80049d4:	e001      	b.n	80049da <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 80049d6:	2301      	movs	r3, #1
 80049d8:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	461a      	mov	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	01db      	lsls	r3, r3, #7
 80049e4:	4413      	add	r3, r2
 80049e6:	3384      	adds	r3, #132	@ 0x84
 80049e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	6812      	ldr	r2, [r2, #0]
 80049ee:	4611      	mov	r1, r2
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	01d2      	lsls	r2, r2, #7
 80049f4:	440a      	add	r2, r1
 80049f6:	3284      	adds	r2, #132	@ 0x84
 80049f8:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80049fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a02:	69fa      	ldr	r2, [r7, #28]
 8004a04:	fb02 f303 	mul.w	r3, r2, r3
 8004a08:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	6859      	ldr	r1, [r3, #4]
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	1acb      	subs	r3, r1, r3
 8004a14:	69f9      	ldr	r1, [r7, #28]
 8004a16:	fb01 f303 	mul.w	r3, r1, r3
 8004a1a:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004a1c:	68f9      	ldr	r1, [r7, #12]
 8004a1e:	6809      	ldr	r1, [r1, #0]
 8004a20:	4608      	mov	r0, r1
 8004a22:	6879      	ldr	r1, [r7, #4]
 8004a24:	01c9      	lsls	r1, r1, #7
 8004a26:	4401      	add	r1, r0
 8004a28:	3184      	adds	r1, #132	@ 0x84
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	461a      	mov	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	01db      	lsls	r3, r3, #7
 8004a38:	4413      	add	r3, r2
 8004a3a:	3384      	adds	r3, #132	@ 0x84
 8004a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	6812      	ldr	r2, [r2, #0]
 8004a42:	4611      	mov	r1, r2
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	01d2      	lsls	r2, r2, #7
 8004a48:	440a      	add	r2, r1
 8004a4a:	3284      	adds	r2, #132	@ 0x84
 8004a4c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004a50:	f023 0307 	bic.w	r3, r3, #7
 8004a54:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	01db      	lsls	r3, r3, #7
 8004a60:	4413      	add	r3, r2
 8004a62:	3384      	adds	r3, #132	@ 0x84
 8004a64:	461a      	mov	r2, r3
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a6a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	461a      	mov	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	01db      	lsls	r3, r3, #7
 8004a76:	4413      	add	r3, r2
 8004a78:	3384      	adds	r3, #132	@ 0x84
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	6812      	ldr	r2, [r2, #0]
 8004a80:	4611      	mov	r1, r2
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	01d2      	lsls	r2, r2, #7
 8004a86:	440a      	add	r2, r1
 8004a88:	3284      	adds	r2, #132	@ 0x84
 8004a8a:	f043 0301 	orr.w	r3, r3, #1
 8004a8e:	6013      	str	r3, [r2, #0]
}
 8004a90:	bf00      	nop
 8004a92:	3724      	adds	r7, #36	@ 0x24
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr

08004a9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d101      	bne.n	8004aae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e267      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0301 	and.w	r3, r3, #1
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d075      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004aba:	4b88      	ldr	r3, [pc, #544]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 030c 	and.w	r3, r3, #12
 8004ac2:	2b04      	cmp	r3, #4
 8004ac4:	d00c      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ac6:	4b85      	ldr	r3, [pc, #532]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004ace:	2b08      	cmp	r3, #8
 8004ad0:	d112      	bne.n	8004af8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ad2:	4b82      	ldr	r3, [pc, #520]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ada:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ade:	d10b      	bne.n	8004af8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ae0:	4b7e      	ldr	r3, [pc, #504]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d05b      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x108>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d157      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e242      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b00:	d106      	bne.n	8004b10 <HAL_RCC_OscConfig+0x74>
 8004b02:	4b76      	ldr	r3, [pc, #472]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a75      	ldr	r2, [pc, #468]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b0c:	6013      	str	r3, [r2, #0]
 8004b0e:	e01d      	b.n	8004b4c <HAL_RCC_OscConfig+0xb0>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b18:	d10c      	bne.n	8004b34 <HAL_RCC_OscConfig+0x98>
 8004b1a:	4b70      	ldr	r3, [pc, #448]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a6f      	ldr	r2, [pc, #444]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b24:	6013      	str	r3, [r2, #0]
 8004b26:	4b6d      	ldr	r3, [pc, #436]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a6c      	ldr	r2, [pc, #432]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b30:	6013      	str	r3, [r2, #0]
 8004b32:	e00b      	b.n	8004b4c <HAL_RCC_OscConfig+0xb0>
 8004b34:	4b69      	ldr	r3, [pc, #420]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a68      	ldr	r2, [pc, #416]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b3e:	6013      	str	r3, [r2, #0]
 8004b40:	4b66      	ldr	r3, [pc, #408]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a65      	ldr	r2, [pc, #404]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d013      	beq.n	8004b7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b54:	f7fd fd64 	bl	8002620 <HAL_GetTick>
 8004b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b5a:	e008      	b.n	8004b6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b5c:	f7fd fd60 	bl	8002620 <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	2b64      	cmp	r3, #100	@ 0x64
 8004b68:	d901      	bls.n	8004b6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e207      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b6e:	4b5b      	ldr	r3, [pc, #364]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d0f0      	beq.n	8004b5c <HAL_RCC_OscConfig+0xc0>
 8004b7a:	e014      	b.n	8004ba6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b7c:	f7fd fd50 	bl	8002620 <HAL_GetTick>
 8004b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b82:	e008      	b.n	8004b96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b84:	f7fd fd4c 	bl	8002620 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b64      	cmp	r3, #100	@ 0x64
 8004b90:	d901      	bls.n	8004b96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e1f3      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b96:	4b51      	ldr	r3, [pc, #324]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1f0      	bne.n	8004b84 <HAL_RCC_OscConfig+0xe8>
 8004ba2:	e000      	b.n	8004ba6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ba4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d063      	beq.n	8004c7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004bb2:	4b4a      	ldr	r3, [pc, #296]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 030c 	and.w	r3, r3, #12
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00b      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bbe:	4b47      	ldr	r3, [pc, #284]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d11c      	bne.n	8004c04 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bca:	4b44      	ldr	r3, [pc, #272]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d116      	bne.n	8004c04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bd6:	4b41      	ldr	r3, [pc, #260]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d005      	beq.n	8004bee <HAL_RCC_OscConfig+0x152>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d001      	beq.n	8004bee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e1c7      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bee:	4b3b      	ldr	r3, [pc, #236]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	4937      	ldr	r1, [pc, #220]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c02:	e03a      	b.n	8004c7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d020      	beq.n	8004c4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c0c:	4b34      	ldr	r3, [pc, #208]	@ (8004ce0 <HAL_RCC_OscConfig+0x244>)
 8004c0e:	2201      	movs	r2, #1
 8004c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c12:	f7fd fd05 	bl	8002620 <HAL_GetTick>
 8004c16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c18:	e008      	b.n	8004c2c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c1a:	f7fd fd01 	bl	8002620 <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d901      	bls.n	8004c2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e1a8      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c2c:	4b2b      	ldr	r3, [pc, #172]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d0f0      	beq.n	8004c1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c38:	4b28      	ldr	r3, [pc, #160]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	00db      	lsls	r3, r3, #3
 8004c46:	4925      	ldr	r1, [pc, #148]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	600b      	str	r3, [r1, #0]
 8004c4c:	e015      	b.n	8004c7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c4e:	4b24      	ldr	r3, [pc, #144]	@ (8004ce0 <HAL_RCC_OscConfig+0x244>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c54:	f7fd fce4 	bl	8002620 <HAL_GetTick>
 8004c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c5a:	e008      	b.n	8004c6e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c5c:	f7fd fce0 	bl	8002620 <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d901      	bls.n	8004c6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e187      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0302 	and.w	r3, r3, #2
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1f0      	bne.n	8004c5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0308 	and.w	r3, r3, #8
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d036      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d016      	beq.n	8004cbc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c8e:	4b15      	ldr	r3, [pc, #84]	@ (8004ce4 <HAL_RCC_OscConfig+0x248>)
 8004c90:	2201      	movs	r2, #1
 8004c92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c94:	f7fd fcc4 	bl	8002620 <HAL_GetTick>
 8004c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c9a:	e008      	b.n	8004cae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c9c:	f7fd fcc0 	bl	8002620 <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d901      	bls.n	8004cae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e167      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cae:	4b0b      	ldr	r3, [pc, #44]	@ (8004cdc <HAL_RCC_OscConfig+0x240>)
 8004cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d0f0      	beq.n	8004c9c <HAL_RCC_OscConfig+0x200>
 8004cba:	e01b      	b.n	8004cf4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cbc:	4b09      	ldr	r3, [pc, #36]	@ (8004ce4 <HAL_RCC_OscConfig+0x248>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cc2:	f7fd fcad 	bl	8002620 <HAL_GetTick>
 8004cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cc8:	e00e      	b.n	8004ce8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cca:	f7fd fca9 	bl	8002620 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d907      	bls.n	8004ce8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e150      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
 8004cdc:	40023800 	.word	0x40023800
 8004ce0:	42470000 	.word	0x42470000
 8004ce4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ce8:	4b88      	ldr	r3, [pc, #544]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004cea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1ea      	bne.n	8004cca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 8097 	beq.w	8004e30 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d02:	2300      	movs	r3, #0
 8004d04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d06:	4b81      	ldr	r3, [pc, #516]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10f      	bne.n	8004d32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d12:	2300      	movs	r3, #0
 8004d14:	60bb      	str	r3, [r7, #8]
 8004d16:	4b7d      	ldr	r3, [pc, #500]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1a:	4a7c      	ldr	r2, [pc, #496]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004d1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d22:	4b7a      	ldr	r3, [pc, #488]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d2a:	60bb      	str	r3, [r7, #8]
 8004d2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d32:	4b77      	ldr	r3, [pc, #476]	@ (8004f10 <HAL_RCC_OscConfig+0x474>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d118      	bne.n	8004d70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d3e:	4b74      	ldr	r3, [pc, #464]	@ (8004f10 <HAL_RCC_OscConfig+0x474>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a73      	ldr	r2, [pc, #460]	@ (8004f10 <HAL_RCC_OscConfig+0x474>)
 8004d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d4a:	f7fd fc69 	bl	8002620 <HAL_GetTick>
 8004d4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d50:	e008      	b.n	8004d64 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d52:	f7fd fc65 	bl	8002620 <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d901      	bls.n	8004d64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e10c      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d64:	4b6a      	ldr	r3, [pc, #424]	@ (8004f10 <HAL_RCC_OscConfig+0x474>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d0f0      	beq.n	8004d52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d106      	bne.n	8004d86 <HAL_RCC_OscConfig+0x2ea>
 8004d78:	4b64      	ldr	r3, [pc, #400]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004d7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d7c:	4a63      	ldr	r2, [pc, #396]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004d7e:	f043 0301 	orr.w	r3, r3, #1
 8004d82:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d84:	e01c      	b.n	8004dc0 <HAL_RCC_OscConfig+0x324>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	2b05      	cmp	r3, #5
 8004d8c:	d10c      	bne.n	8004da8 <HAL_RCC_OscConfig+0x30c>
 8004d8e:	4b5f      	ldr	r3, [pc, #380]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d92:	4a5e      	ldr	r2, [pc, #376]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004d94:	f043 0304 	orr.w	r3, r3, #4
 8004d98:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d9a:	4b5c      	ldr	r3, [pc, #368]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d9e:	4a5b      	ldr	r2, [pc, #364]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004da0:	f043 0301 	orr.w	r3, r3, #1
 8004da4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004da6:	e00b      	b.n	8004dc0 <HAL_RCC_OscConfig+0x324>
 8004da8:	4b58      	ldr	r3, [pc, #352]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dac:	4a57      	ldr	r2, [pc, #348]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004dae:	f023 0301 	bic.w	r3, r3, #1
 8004db2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004db4:	4b55      	ldr	r3, [pc, #340]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004db8:	4a54      	ldr	r2, [pc, #336]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004dba:	f023 0304 	bic.w	r3, r3, #4
 8004dbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d015      	beq.n	8004df4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc8:	f7fd fc2a 	bl	8002620 <HAL_GetTick>
 8004dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dce:	e00a      	b.n	8004de6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dd0:	f7fd fc26 	bl	8002620 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e0cb      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004de6:	4b49      	ldr	r3, [pc, #292]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dea:	f003 0302 	and.w	r3, r3, #2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d0ee      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x334>
 8004df2:	e014      	b.n	8004e1e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004df4:	f7fd fc14 	bl	8002620 <HAL_GetTick>
 8004df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dfa:	e00a      	b.n	8004e12 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dfc:	f7fd fc10 	bl	8002620 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e0b5      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e12:	4b3e      	ldr	r3, [pc, #248]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1ee      	bne.n	8004dfc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e1e:	7dfb      	ldrb	r3, [r7, #23]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d105      	bne.n	8004e30 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e24:	4b39      	ldr	r3, [pc, #228]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e28:	4a38      	ldr	r2, [pc, #224]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004e2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e2e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f000 80a1 	beq.w	8004f7c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e3a:	4b34      	ldr	r3, [pc, #208]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f003 030c 	and.w	r3, r3, #12
 8004e42:	2b08      	cmp	r3, #8
 8004e44:	d05c      	beq.n	8004f00 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d141      	bne.n	8004ed2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e4e:	4b31      	ldr	r3, [pc, #196]	@ (8004f14 <HAL_RCC_OscConfig+0x478>)
 8004e50:	2200      	movs	r2, #0
 8004e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e54:	f7fd fbe4 	bl	8002620 <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e5a:	e008      	b.n	8004e6e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e5c:	f7fd fbe0 	bl	8002620 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e087      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e6e:	4b27      	ldr	r3, [pc, #156]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1f0      	bne.n	8004e5c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	69da      	ldr	r2, [r3, #28]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
 8004e82:	431a      	orrs	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e88:	019b      	lsls	r3, r3, #6
 8004e8a:	431a      	orrs	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e90:	085b      	lsrs	r3, r3, #1
 8004e92:	3b01      	subs	r3, #1
 8004e94:	041b      	lsls	r3, r3, #16
 8004e96:	431a      	orrs	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e9c:	061b      	lsls	r3, r3, #24
 8004e9e:	491b      	ldr	r1, [pc, #108]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8004f14 <HAL_RCC_OscConfig+0x478>)
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eaa:	f7fd fbb9 	bl	8002620 <HAL_GetTick>
 8004eae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eb0:	e008      	b.n	8004ec4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb2:	f7fd fbb5 	bl	8002620 <HAL_GetTick>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d901      	bls.n	8004ec4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e05c      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ec4:	4b11      	ldr	r3, [pc, #68]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0f0      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x416>
 8004ed0:	e054      	b.n	8004f7c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ed2:	4b10      	ldr	r3, [pc, #64]	@ (8004f14 <HAL_RCC_OscConfig+0x478>)
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed8:	f7fd fba2 	bl	8002620 <HAL_GetTick>
 8004edc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ede:	e008      	b.n	8004ef2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ee0:	f7fd fb9e 	bl	8002620 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d901      	bls.n	8004ef2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e045      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ef2:	4b06      	ldr	r3, [pc, #24]	@ (8004f0c <HAL_RCC_OscConfig+0x470>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1f0      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x444>
 8004efe:	e03d      	b.n	8004f7c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	699b      	ldr	r3, [r3, #24]
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d107      	bne.n	8004f18 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e038      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
 8004f0c:	40023800 	.word	0x40023800
 8004f10:	40007000 	.word	0x40007000
 8004f14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f18:	4b1b      	ldr	r3, [pc, #108]	@ (8004f88 <HAL_RCC_OscConfig+0x4ec>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d028      	beq.n	8004f78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d121      	bne.n	8004f78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d11a      	bne.n	8004f78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004f48:	4013      	ands	r3, r2
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d111      	bne.n	8004f78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5e:	085b      	lsrs	r3, r3, #1
 8004f60:	3b01      	subs	r3, #1
 8004f62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d107      	bne.n	8004f78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d001      	beq.n	8004f7c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e000      	b.n	8004f7e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3718      	adds	r7, #24
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	40023800 	.word	0x40023800

08004f8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e0cc      	b.n	800513a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fa0:	4b68      	ldr	r3, [pc, #416]	@ (8005144 <HAL_RCC_ClockConfig+0x1b8>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 030f 	and.w	r3, r3, #15
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d90c      	bls.n	8004fc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fae:	4b65      	ldr	r3, [pc, #404]	@ (8005144 <HAL_RCC_ClockConfig+0x1b8>)
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fb6:	4b63      	ldr	r3, [pc, #396]	@ (8005144 <HAL_RCC_ClockConfig+0x1b8>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 030f 	and.w	r3, r3, #15
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d001      	beq.n	8004fc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e0b8      	b.n	800513a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 0302 	and.w	r3, r3, #2
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d020      	beq.n	8005016 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0304 	and.w	r3, r3, #4
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d005      	beq.n	8004fec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fe0:	4b59      	ldr	r3, [pc, #356]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	4a58      	ldr	r2, [pc, #352]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 8004fe6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004fea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0308 	and.w	r3, r3, #8
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d005      	beq.n	8005004 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ff8:	4b53      	ldr	r3, [pc, #332]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	4a52      	ldr	r2, [pc, #328]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 8004ffe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005002:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005004:	4b50      	ldr	r3, [pc, #320]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	494d      	ldr	r1, [pc, #308]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 8005012:	4313      	orrs	r3, r2
 8005014:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	2b00      	cmp	r3, #0
 8005020:	d044      	beq.n	80050ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d107      	bne.n	800503a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800502a:	4b47      	ldr	r3, [pc, #284]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d119      	bne.n	800506a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e07f      	b.n	800513a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	2b02      	cmp	r3, #2
 8005040:	d003      	beq.n	800504a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005046:	2b03      	cmp	r3, #3
 8005048:	d107      	bne.n	800505a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800504a:	4b3f      	ldr	r3, [pc, #252]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d109      	bne.n	800506a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e06f      	b.n	800513a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800505a:	4b3b      	ldr	r3, [pc, #236]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d101      	bne.n	800506a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e067      	b.n	800513a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800506a:	4b37      	ldr	r3, [pc, #220]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f023 0203 	bic.w	r2, r3, #3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	4934      	ldr	r1, [pc, #208]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 8005078:	4313      	orrs	r3, r2
 800507a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800507c:	f7fd fad0 	bl	8002620 <HAL_GetTick>
 8005080:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005082:	e00a      	b.n	800509a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005084:	f7fd facc 	bl	8002620 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005092:	4293      	cmp	r3, r2
 8005094:	d901      	bls.n	800509a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e04f      	b.n	800513a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800509a:	4b2b      	ldr	r3, [pc, #172]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	f003 020c 	and.w	r2, r3, #12
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d1eb      	bne.n	8005084 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050ac:	4b25      	ldr	r3, [pc, #148]	@ (8005144 <HAL_RCC_ClockConfig+0x1b8>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 030f 	and.w	r3, r3, #15
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d20c      	bcs.n	80050d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ba:	4b22      	ldr	r3, [pc, #136]	@ (8005144 <HAL_RCC_ClockConfig+0x1b8>)
 80050bc:	683a      	ldr	r2, [r7, #0]
 80050be:	b2d2      	uxtb	r2, r2
 80050c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050c2:	4b20      	ldr	r3, [pc, #128]	@ (8005144 <HAL_RCC_ClockConfig+0x1b8>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 030f 	and.w	r3, r3, #15
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d001      	beq.n	80050d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e032      	b.n	800513a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0304 	and.w	r3, r3, #4
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d008      	beq.n	80050f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050e0:	4b19      	ldr	r3, [pc, #100]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	4916      	ldr	r1, [pc, #88]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 80050ee:	4313      	orrs	r3, r2
 80050f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0308 	and.w	r3, r3, #8
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d009      	beq.n	8005112 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050fe:	4b12      	ldr	r3, [pc, #72]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	691b      	ldr	r3, [r3, #16]
 800510a:	00db      	lsls	r3, r3, #3
 800510c:	490e      	ldr	r1, [pc, #56]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 800510e:	4313      	orrs	r3, r2
 8005110:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005112:	f000 f821 	bl	8005158 <HAL_RCC_GetSysClockFreq>
 8005116:	4602      	mov	r2, r0
 8005118:	4b0b      	ldr	r3, [pc, #44]	@ (8005148 <HAL_RCC_ClockConfig+0x1bc>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	091b      	lsrs	r3, r3, #4
 800511e:	f003 030f 	and.w	r3, r3, #15
 8005122:	490a      	ldr	r1, [pc, #40]	@ (800514c <HAL_RCC_ClockConfig+0x1c0>)
 8005124:	5ccb      	ldrb	r3, [r1, r3]
 8005126:	fa22 f303 	lsr.w	r3, r2, r3
 800512a:	4a09      	ldr	r2, [pc, #36]	@ (8005150 <HAL_RCC_ClockConfig+0x1c4>)
 800512c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800512e:	4b09      	ldr	r3, [pc, #36]	@ (8005154 <HAL_RCC_ClockConfig+0x1c8>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4618      	mov	r0, r3
 8005134:	f7fd fa30 	bl	8002598 <HAL_InitTick>

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	40023c00 	.word	0x40023c00
 8005148:	40023800 	.word	0x40023800
 800514c:	08008694 	.word	0x08008694
 8005150:	20000010 	.word	0x20000010
 8005154:	20000014 	.word	0x20000014

08005158 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800515c:	b094      	sub	sp, #80	@ 0x50
 800515e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005160:	2300      	movs	r3, #0
 8005162:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005164:	2300      	movs	r3, #0
 8005166:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005168:	2300      	movs	r3, #0
 800516a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005170:	4b79      	ldr	r3, [pc, #484]	@ (8005358 <HAL_RCC_GetSysClockFreq+0x200>)
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f003 030c 	and.w	r3, r3, #12
 8005178:	2b08      	cmp	r3, #8
 800517a:	d00d      	beq.n	8005198 <HAL_RCC_GetSysClockFreq+0x40>
 800517c:	2b08      	cmp	r3, #8
 800517e:	f200 80e1 	bhi.w	8005344 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005182:	2b00      	cmp	r3, #0
 8005184:	d002      	beq.n	800518c <HAL_RCC_GetSysClockFreq+0x34>
 8005186:	2b04      	cmp	r3, #4
 8005188:	d003      	beq.n	8005192 <HAL_RCC_GetSysClockFreq+0x3a>
 800518a:	e0db      	b.n	8005344 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800518c:	4b73      	ldr	r3, [pc, #460]	@ (800535c <HAL_RCC_GetSysClockFreq+0x204>)
 800518e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005190:	e0db      	b.n	800534a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005192:	4b73      	ldr	r3, [pc, #460]	@ (8005360 <HAL_RCC_GetSysClockFreq+0x208>)
 8005194:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005196:	e0d8      	b.n	800534a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005198:	4b6f      	ldr	r3, [pc, #444]	@ (8005358 <HAL_RCC_GetSysClockFreq+0x200>)
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051a2:	4b6d      	ldr	r3, [pc, #436]	@ (8005358 <HAL_RCC_GetSysClockFreq+0x200>)
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d063      	beq.n	8005276 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051ae:	4b6a      	ldr	r3, [pc, #424]	@ (8005358 <HAL_RCC_GetSysClockFreq+0x200>)
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	099b      	lsrs	r3, r3, #6
 80051b4:	2200      	movs	r2, #0
 80051b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80051b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80051ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80051c2:	2300      	movs	r3, #0
 80051c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80051c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80051ca:	4622      	mov	r2, r4
 80051cc:	462b      	mov	r3, r5
 80051ce:	f04f 0000 	mov.w	r0, #0
 80051d2:	f04f 0100 	mov.w	r1, #0
 80051d6:	0159      	lsls	r1, r3, #5
 80051d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051dc:	0150      	lsls	r0, r2, #5
 80051de:	4602      	mov	r2, r0
 80051e0:	460b      	mov	r3, r1
 80051e2:	4621      	mov	r1, r4
 80051e4:	1a51      	subs	r1, r2, r1
 80051e6:	6139      	str	r1, [r7, #16]
 80051e8:	4629      	mov	r1, r5
 80051ea:	eb63 0301 	sbc.w	r3, r3, r1
 80051ee:	617b      	str	r3, [r7, #20]
 80051f0:	f04f 0200 	mov.w	r2, #0
 80051f4:	f04f 0300 	mov.w	r3, #0
 80051f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051fc:	4659      	mov	r1, fp
 80051fe:	018b      	lsls	r3, r1, #6
 8005200:	4651      	mov	r1, sl
 8005202:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005206:	4651      	mov	r1, sl
 8005208:	018a      	lsls	r2, r1, #6
 800520a:	4651      	mov	r1, sl
 800520c:	ebb2 0801 	subs.w	r8, r2, r1
 8005210:	4659      	mov	r1, fp
 8005212:	eb63 0901 	sbc.w	r9, r3, r1
 8005216:	f04f 0200 	mov.w	r2, #0
 800521a:	f04f 0300 	mov.w	r3, #0
 800521e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005222:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005226:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800522a:	4690      	mov	r8, r2
 800522c:	4699      	mov	r9, r3
 800522e:	4623      	mov	r3, r4
 8005230:	eb18 0303 	adds.w	r3, r8, r3
 8005234:	60bb      	str	r3, [r7, #8]
 8005236:	462b      	mov	r3, r5
 8005238:	eb49 0303 	adc.w	r3, r9, r3
 800523c:	60fb      	str	r3, [r7, #12]
 800523e:	f04f 0200 	mov.w	r2, #0
 8005242:	f04f 0300 	mov.w	r3, #0
 8005246:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800524a:	4629      	mov	r1, r5
 800524c:	024b      	lsls	r3, r1, #9
 800524e:	4621      	mov	r1, r4
 8005250:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005254:	4621      	mov	r1, r4
 8005256:	024a      	lsls	r2, r1, #9
 8005258:	4610      	mov	r0, r2
 800525a:	4619      	mov	r1, r3
 800525c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800525e:	2200      	movs	r2, #0
 8005260:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005262:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005264:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005268:	f7fb f81a 	bl	80002a0 <__aeabi_uldivmod>
 800526c:	4602      	mov	r2, r0
 800526e:	460b      	mov	r3, r1
 8005270:	4613      	mov	r3, r2
 8005272:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005274:	e058      	b.n	8005328 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005276:	4b38      	ldr	r3, [pc, #224]	@ (8005358 <HAL_RCC_GetSysClockFreq+0x200>)
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	099b      	lsrs	r3, r3, #6
 800527c:	2200      	movs	r2, #0
 800527e:	4618      	mov	r0, r3
 8005280:	4611      	mov	r1, r2
 8005282:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005286:	623b      	str	r3, [r7, #32]
 8005288:	2300      	movs	r3, #0
 800528a:	627b      	str	r3, [r7, #36]	@ 0x24
 800528c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005290:	4642      	mov	r2, r8
 8005292:	464b      	mov	r3, r9
 8005294:	f04f 0000 	mov.w	r0, #0
 8005298:	f04f 0100 	mov.w	r1, #0
 800529c:	0159      	lsls	r1, r3, #5
 800529e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052a2:	0150      	lsls	r0, r2, #5
 80052a4:	4602      	mov	r2, r0
 80052a6:	460b      	mov	r3, r1
 80052a8:	4641      	mov	r1, r8
 80052aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80052ae:	4649      	mov	r1, r9
 80052b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80052b4:	f04f 0200 	mov.w	r2, #0
 80052b8:	f04f 0300 	mov.w	r3, #0
 80052bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80052c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80052c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80052c8:	ebb2 040a 	subs.w	r4, r2, sl
 80052cc:	eb63 050b 	sbc.w	r5, r3, fp
 80052d0:	f04f 0200 	mov.w	r2, #0
 80052d4:	f04f 0300 	mov.w	r3, #0
 80052d8:	00eb      	lsls	r3, r5, #3
 80052da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052de:	00e2      	lsls	r2, r4, #3
 80052e0:	4614      	mov	r4, r2
 80052e2:	461d      	mov	r5, r3
 80052e4:	4643      	mov	r3, r8
 80052e6:	18e3      	adds	r3, r4, r3
 80052e8:	603b      	str	r3, [r7, #0]
 80052ea:	464b      	mov	r3, r9
 80052ec:	eb45 0303 	adc.w	r3, r5, r3
 80052f0:	607b      	str	r3, [r7, #4]
 80052f2:	f04f 0200 	mov.w	r2, #0
 80052f6:	f04f 0300 	mov.w	r3, #0
 80052fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052fe:	4629      	mov	r1, r5
 8005300:	028b      	lsls	r3, r1, #10
 8005302:	4621      	mov	r1, r4
 8005304:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005308:	4621      	mov	r1, r4
 800530a:	028a      	lsls	r2, r1, #10
 800530c:	4610      	mov	r0, r2
 800530e:	4619      	mov	r1, r3
 8005310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005312:	2200      	movs	r2, #0
 8005314:	61bb      	str	r3, [r7, #24]
 8005316:	61fa      	str	r2, [r7, #28]
 8005318:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800531c:	f7fa ffc0 	bl	80002a0 <__aeabi_uldivmod>
 8005320:	4602      	mov	r2, r0
 8005322:	460b      	mov	r3, r1
 8005324:	4613      	mov	r3, r2
 8005326:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005328:	4b0b      	ldr	r3, [pc, #44]	@ (8005358 <HAL_RCC_GetSysClockFreq+0x200>)
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	0c1b      	lsrs	r3, r3, #16
 800532e:	f003 0303 	and.w	r3, r3, #3
 8005332:	3301      	adds	r3, #1
 8005334:	005b      	lsls	r3, r3, #1
 8005336:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005338:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800533a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800533c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005340:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005342:	e002      	b.n	800534a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005344:	4b05      	ldr	r3, [pc, #20]	@ (800535c <HAL_RCC_GetSysClockFreq+0x204>)
 8005346:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005348:	bf00      	nop
    }
  }
  return sysclockfreq;
 800534a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800534c:	4618      	mov	r0, r3
 800534e:	3750      	adds	r7, #80	@ 0x50
 8005350:	46bd      	mov	sp, r7
 8005352:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005356:	bf00      	nop
 8005358:	40023800 	.word	0x40023800
 800535c:	00f42400 	.word	0x00f42400
 8005360:	007a1200 	.word	0x007a1200

08005364 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005364:	b480      	push	{r7}
 8005366:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005368:	4b03      	ldr	r3, [pc, #12]	@ (8005378 <HAL_RCC_GetHCLKFreq+0x14>)
 800536a:	681b      	ldr	r3, [r3, #0]
}
 800536c:	4618      	mov	r0, r3
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	20000010 	.word	0x20000010

0800537c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005380:	f7ff fff0 	bl	8005364 <HAL_RCC_GetHCLKFreq>
 8005384:	4602      	mov	r2, r0
 8005386:	4b05      	ldr	r3, [pc, #20]	@ (800539c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	0a9b      	lsrs	r3, r3, #10
 800538c:	f003 0307 	and.w	r3, r3, #7
 8005390:	4903      	ldr	r1, [pc, #12]	@ (80053a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005392:	5ccb      	ldrb	r3, [r1, r3]
 8005394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005398:	4618      	mov	r0, r3
 800539a:	bd80      	pop	{r7, pc}
 800539c:	40023800 	.word	0x40023800
 80053a0:	080086a4 	.word	0x080086a4

080053a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b086      	sub	sp, #24
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80053b0:	2300      	movs	r3, #0
 80053b2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0301 	and.w	r3, r3, #1
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d10b      	bne.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d105      	bne.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d075      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053d8:	4b91      	ldr	r3, [pc, #580]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80053da:	2200      	movs	r2, #0
 80053dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053de:	f7fd f91f 	bl	8002620 <HAL_GetTick>
 80053e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053e4:	e008      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053e6:	f7fd f91b 	bl	8002620 <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d901      	bls.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e189      	b.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053f8:	4b8a      	ldr	r3, [pc, #552]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1f0      	bne.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0301 	and.w	r3, r3, #1
 800540c:	2b00      	cmp	r3, #0
 800540e:	d009      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	019a      	lsls	r2, r3, #6
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	071b      	lsls	r3, r3, #28
 800541c:	4981      	ldr	r1, [pc, #516]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800541e:	4313      	orrs	r3, r2
 8005420:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0302 	and.w	r3, r3, #2
 800542c:	2b00      	cmp	r3, #0
 800542e:	d01f      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005430:	4b7c      	ldr	r3, [pc, #496]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005432:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005436:	0f1b      	lsrs	r3, r3, #28
 8005438:	f003 0307 	and.w	r3, r3, #7
 800543c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	019a      	lsls	r2, r3, #6
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	061b      	lsls	r3, r3, #24
 800544a:	431a      	orrs	r2, r3
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	071b      	lsls	r3, r3, #28
 8005450:	4974      	ldr	r1, [pc, #464]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005452:	4313      	orrs	r3, r2
 8005454:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005458:	4b72      	ldr	r3, [pc, #456]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800545a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800545e:	f023 021f 	bic.w	r2, r3, #31
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	69db      	ldr	r3, [r3, #28]
 8005466:	3b01      	subs	r3, #1
 8005468:	496e      	ldr	r1, [pc, #440]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800546a:	4313      	orrs	r3, r2
 800546c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00d      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	019a      	lsls	r2, r3, #6
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	061b      	lsls	r3, r3, #24
 8005488:	431a      	orrs	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	071b      	lsls	r3, r3, #28
 8005490:	4964      	ldr	r1, [pc, #400]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005492:	4313      	orrs	r3, r2
 8005494:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005498:	4b61      	ldr	r3, [pc, #388]	@ (8005620 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800549a:	2201      	movs	r2, #1
 800549c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800549e:	f7fd f8bf 	bl	8002620 <HAL_GetTick>
 80054a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054a4:	e008      	b.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80054a6:	f7fd f8bb 	bl	8002620 <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e129      	b.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054b8:	4b5a      	ldr	r3, [pc, #360]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d0f0      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0304 	and.w	r3, r3, #4
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d105      	bne.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d079      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80054dc:	4b52      	ldr	r3, [pc, #328]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80054de:	2200      	movs	r2, #0
 80054e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80054e2:	f7fd f89d 	bl	8002620 <HAL_GetTick>
 80054e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054e8:	e008      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80054ea:	f7fd f899 	bl	8002620 <HAL_GetTick>
 80054ee:	4602      	mov	r2, r0
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	d901      	bls.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e107      	b.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054fc:	4b49      	ldr	r3, [pc, #292]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005504:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005508:	d0ef      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0304 	and.w	r3, r3, #4
 8005512:	2b00      	cmp	r3, #0
 8005514:	d020      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005516:	4b43      	ldr	r3, [pc, #268]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800551c:	0f1b      	lsrs	r3, r3, #28
 800551e:	f003 0307 	and.w	r3, r3, #7
 8005522:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	691b      	ldr	r3, [r3, #16]
 8005528:	019a      	lsls	r2, r3, #6
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	061b      	lsls	r3, r3, #24
 8005530:	431a      	orrs	r2, r3
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	071b      	lsls	r3, r3, #28
 8005536:	493b      	ldr	r1, [pc, #236]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005538:	4313      	orrs	r3, r2
 800553a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800553e:	4b39      	ldr	r3, [pc, #228]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005540:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005544:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a1b      	ldr	r3, [r3, #32]
 800554c:	3b01      	subs	r3, #1
 800554e:	021b      	lsls	r3, r3, #8
 8005550:	4934      	ldr	r1, [pc, #208]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005552:	4313      	orrs	r3, r2
 8005554:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0308 	and.w	r3, r3, #8
 8005560:	2b00      	cmp	r3, #0
 8005562:	d01e      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005564:	4b2f      	ldr	r3, [pc, #188]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800556a:	0e1b      	lsrs	r3, r3, #24
 800556c:	f003 030f 	and.w	r3, r3, #15
 8005570:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	019a      	lsls	r2, r3, #6
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	061b      	lsls	r3, r3, #24
 800557c:	431a      	orrs	r2, r3
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	071b      	lsls	r3, r3, #28
 8005584:	4927      	ldr	r1, [pc, #156]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005586:	4313      	orrs	r3, r2
 8005588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800558c:	4b25      	ldr	r3, [pc, #148]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800558e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005592:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800559a:	4922      	ldr	r1, [pc, #136]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800559c:	4313      	orrs	r3, r2
 800559e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80055a2:	4b21      	ldr	r3, [pc, #132]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80055a4:	2201      	movs	r2, #1
 80055a6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80055a8:	f7fd f83a 	bl	8002620 <HAL_GetTick>
 80055ac:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055ae:	e008      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055b0:	f7fd f836 	bl	8002620 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d901      	bls.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e0a4      	b.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055c2:	4b18      	ldr	r3, [pc, #96]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055ce:	d1ef      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0320 	and.w	r3, r3, #32
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 808b 	beq.w	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80055de:	2300      	movs	r3, #0
 80055e0:	60fb      	str	r3, [r7, #12]
 80055e2:	4b10      	ldr	r3, [pc, #64]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80055e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e6:	4a0f      	ldr	r2, [pc, #60]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80055e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80055ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80055f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055f6:	60fb      	str	r3, [r7, #12]
 80055f8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80055fa:	4b0c      	ldr	r3, [pc, #48]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a0b      	ldr	r2, [pc, #44]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005604:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005606:	f7fd f80b 	bl	8002620 <HAL_GetTick>
 800560a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800560c:	e010      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800560e:	f7fd f807 	bl	8002620 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	2b02      	cmp	r3, #2
 800561a:	d909      	bls.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e075      	b.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005620:	42470068 	.word	0x42470068
 8005624:	40023800 	.word	0x40023800
 8005628:	42470070 	.word	0x42470070
 800562c:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005630:	4b38      	ldr	r3, [pc, #224]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005638:	2b00      	cmp	r3, #0
 800563a:	d0e8      	beq.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800563c:	4b36      	ldr	r3, [pc, #216]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800563e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005640:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005644:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d02f      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x308>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005650:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	429a      	cmp	r2, r3
 8005658:	d028      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800565a:	4b2f      	ldr	r3, [pc, #188]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800565c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800565e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005662:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005664:	4b2d      	ldr	r3, [pc, #180]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005666:	2201      	movs	r2, #1
 8005668:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800566a:	4b2c      	ldr	r3, [pc, #176]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005670:	4a29      	ldr	r2, [pc, #164]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005676:	4b28      	ldr	r3, [pc, #160]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	2b01      	cmp	r3, #1
 8005680:	d114      	bne.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005682:	f7fc ffcd 	bl	8002620 <HAL_GetTick>
 8005686:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005688:	e00a      	b.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800568a:	f7fc ffc9 	bl	8002620 <HAL_GetTick>
 800568e:	4602      	mov	r2, r0
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005698:	4293      	cmp	r3, r2
 800569a:	d901      	bls.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e035      	b.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80056a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056a4:	f003 0302 	and.w	r3, r3, #2
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d0ee      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056b8:	d10d      	bne.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80056ba:	4b17      	ldr	r3, [pc, #92]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80056ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056ce:	4912      	ldr	r1, [pc, #72]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	608b      	str	r3, [r1, #8]
 80056d4:	e005      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80056d6:	4b10      	ldr	r3, [pc, #64]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	4a0f      	ldr	r2, [pc, #60]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80056dc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80056e0:	6093      	str	r3, [r2, #8]
 80056e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80056e4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056ee:	490a      	ldr	r1, [pc, #40]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80056f0:	4313      	orrs	r3, r2
 80056f2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0310 	and.w	r3, r3, #16
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d004      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005706:	4b06      	ldr	r3, [pc, #24]	@ (8005720 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005708:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3718      	adds	r7, #24
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	40007000 	.word	0x40007000
 8005718:	40023800 	.word	0x40023800
 800571c:	42470e40 	.word	0x42470e40
 8005720:	424711e0 	.word	0x424711e0

08005724 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d101      	bne.n	8005738 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e025      	b.n	8005784 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800573e:	b2db      	uxtb	r3, r3
 8005740:	2b00      	cmp	r3, #0
 8005742:	d106      	bne.n	8005752 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7fc fb0b 	bl	8001d68 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2202      	movs	r2, #2
 8005756:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	3304      	adds	r3, #4
 8005762:	4619      	mov	r1, r3
 8005764:	4610      	mov	r0, r2
 8005766:	f000 fb4d 	bl	8005e04 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6818      	ldr	r0, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	461a      	mov	r2, r3
 8005774:	6839      	ldr	r1, [r7, #0]
 8005776:	f000 fba2 	bl	8005ebe <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3708      	adds	r7, #8
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800579e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80057a0:	7dfb      	ldrb	r3, [r7, #23]
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d101      	bne.n	80057aa <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80057a6:	2302      	movs	r3, #2
 80057a8:	e021      	b.n	80057ee <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80057aa:	7dfb      	ldrb	r3, [r7, #23]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d002      	beq.n	80057b6 <HAL_SDRAM_SendCommand+0x2a>
 80057b0:	7dfb      	ldrb	r3, [r7, #23]
 80057b2:	2b05      	cmp	r3, #5
 80057b4:	d118      	bne.n	80057e8 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2202      	movs	r2, #2
 80057ba:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	68b9      	ldr	r1, [r7, #8]
 80057c6:	4618      	mov	r0, r3
 80057c8:	f000 fbe2 	bl	8005f90 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d104      	bne.n	80057de <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2205      	movs	r2, #5
 80057d8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80057dc:	e006      	b.n	80057ec <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80057e6:	e001      	b.n	80057ec <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80057e8:	2301      	movs	r3, #1
 80057ea:	e000      	b.n	80057ee <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3718      	adds	r7, #24
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b082      	sub	sp, #8
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
 80057fe:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005806:	b2db      	uxtb	r3, r3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d101      	bne.n	8005810 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800580c:	2302      	movs	r3, #2
 800580e:	e016      	b.n	800583e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005816:	b2db      	uxtb	r3, r3
 8005818:	2b01      	cmp	r3, #1
 800581a:	d10f      	bne.n	800583c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2202      	movs	r2, #2
 8005820:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6839      	ldr	r1, [r7, #0]
 800582a:	4618      	mov	r0, r3
 800582c:	f000 fbed 	bl	800600a <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8005838:	2300      	movs	r3, #0
 800583a:	e000      	b.n	800583e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
}
 800583e:	4618      	mov	r0, r3
 8005840:	3708      	adds	r7, #8
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b082      	sub	sp, #8
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e07b      	b.n	8005950 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800585c:	2b00      	cmp	r3, #0
 800585e:	d108      	bne.n	8005872 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005868:	d009      	beq.n	800587e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	61da      	str	r2, [r3, #28]
 8005870:	e005      	b.n	800587e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800588a:	b2db      	uxtb	r3, r3
 800588c:	2b00      	cmp	r3, #0
 800588e:	d106      	bne.n	800589e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7fc f96d 	bl	8001b78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2202      	movs	r2, #2
 80058a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058b4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80058c6:	431a      	orrs	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058d0:	431a      	orrs	r2, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	431a      	orrs	r2, r3
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	f003 0301 	and.w	r3, r3, #1
 80058e4:	431a      	orrs	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	699b      	ldr	r3, [r3, #24]
 80058ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058ee:	431a      	orrs	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	69db      	ldr	r3, [r3, #28]
 80058f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058f8:	431a      	orrs	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a1b      	ldr	r3, [r3, #32]
 80058fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005902:	ea42 0103 	orr.w	r1, r2, r3
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800590a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	0c1b      	lsrs	r3, r3, #16
 800591c:	f003 0104 	and.w	r1, r3, #4
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005924:	f003 0210 	and.w	r2, r3, #16
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	430a      	orrs	r2, r1
 800592e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	69da      	ldr	r2, [r3, #28]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800593e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2201      	movs	r2, #1
 800594a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3708      	adds	r7, #8
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b082      	sub	sp, #8
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e01a      	b.n	80059a0 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2202      	movs	r2, #2
 800596e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005980:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f7fc f940 	bl	8001c08 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3708      	adds	r7, #8
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b088      	sub	sp, #32
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	603b      	str	r3, [r7, #0]
 80059b4:	4613      	mov	r3, r2
 80059b6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059b8:	f7fc fe32 	bl	8002620 <HAL_GetTick>
 80059bc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80059be:	88fb      	ldrh	r3, [r7, #6]
 80059c0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d001      	beq.n	80059d2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80059ce:	2302      	movs	r3, #2
 80059d0:	e12a      	b.n	8005c28 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d002      	beq.n	80059de <HAL_SPI_Transmit+0x36>
 80059d8:	88fb      	ldrh	r3, [r7, #6]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e122      	b.n	8005c28 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d101      	bne.n	80059f0 <HAL_SPI_Transmit+0x48>
 80059ec:	2302      	movs	r3, #2
 80059ee:	e11b      	b.n	8005c28 <HAL_SPI_Transmit+0x280>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2203      	movs	r2, #3
 80059fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	68ba      	ldr	r2, [r7, #8]
 8005a0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	88fa      	ldrh	r2, [r7, #6]
 8005a10:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	88fa      	ldrh	r2, [r7, #6]
 8005a16:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2200      	movs	r2, #0
 8005a22:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2200      	movs	r2, #0
 8005a28:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a3e:	d10f      	bne.n	8005a60 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a5e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a6a:	2b40      	cmp	r3, #64	@ 0x40
 8005a6c:	d007      	beq.n	8005a7e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a7c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a86:	d152      	bne.n	8005b2e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d002      	beq.n	8005a96 <HAL_SPI_Transmit+0xee>
 8005a90:	8b7b      	ldrh	r3, [r7, #26]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d145      	bne.n	8005b22 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a9a:	881a      	ldrh	r2, [r3, #0]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa6:	1c9a      	adds	r2, r3, #2
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	3b01      	subs	r3, #1
 8005ab4:	b29a      	uxth	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005aba:	e032      	b.n	8005b22 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f003 0302 	and.w	r3, r3, #2
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d112      	bne.n	8005af0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ace:	881a      	ldrh	r2, [r3, #0]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ada:	1c9a      	adds	r2, r3, #2
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005aee:	e018      	b.n	8005b22 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005af0:	f7fc fd96 	bl	8002620 <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	683a      	ldr	r2, [r7, #0]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d803      	bhi.n	8005b08 <HAL_SPI_Transmit+0x160>
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b06:	d102      	bne.n	8005b0e <HAL_SPI_Transmit+0x166>
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d109      	bne.n	8005b22 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e082      	b.n	8005c28 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d1c7      	bne.n	8005abc <HAL_SPI_Transmit+0x114>
 8005b2c:	e053      	b.n	8005bd6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d002      	beq.n	8005b3c <HAL_SPI_Transmit+0x194>
 8005b36:	8b7b      	ldrh	r3, [r7, #26]
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d147      	bne.n	8005bcc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	330c      	adds	r3, #12
 8005b46:	7812      	ldrb	r2, [r2, #0]
 8005b48:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b4e:	1c5a      	adds	r2, r3, #1
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005b62:	e033      	b.n	8005bcc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d113      	bne.n	8005b9a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	330c      	adds	r3, #12
 8005b7c:	7812      	ldrb	r2, [r2, #0]
 8005b7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b84:	1c5a      	adds	r2, r3, #1
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	3b01      	subs	r3, #1
 8005b92:	b29a      	uxth	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005b98:	e018      	b.n	8005bcc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b9a:	f7fc fd41 	bl	8002620 <HAL_GetTick>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	1ad3      	subs	r3, r2, r3
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d803      	bhi.n	8005bb2 <HAL_SPI_Transmit+0x20a>
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb0:	d102      	bne.n	8005bb8 <HAL_SPI_Transmit+0x210>
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d109      	bne.n	8005bcc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e02d      	b.n	8005c28 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1c6      	bne.n	8005b64 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005bd6:	69fa      	ldr	r2, [r7, #28]
 8005bd8:	6839      	ldr	r1, [r7, #0]
 8005bda:	68f8      	ldr	r0, [r7, #12]
 8005bdc:	f000 f8be 	bl	8005d5c <SPI_EndRxTxTransaction>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d002      	beq.n	8005bec <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2220      	movs	r2, #32
 8005bea:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d10a      	bne.n	8005c0a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	617b      	str	r3, [r7, #20]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	617b      	str	r3, [r7, #20]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	617b      	str	r3, [r7, #20]
 8005c08:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d001      	beq.n	8005c26 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e000      	b.n	8005c28 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005c26:	2300      	movs	r3, #0
  }
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3720      	adds	r7, #32
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c3e:	b2db      	uxtb	r3, r3
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b088      	sub	sp, #32
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	603b      	str	r3, [r7, #0]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005c5c:	f7fc fce0 	bl	8002620 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c64:	1a9b      	subs	r3, r3, r2
 8005c66:	683a      	ldr	r2, [r7, #0]
 8005c68:	4413      	add	r3, r2
 8005c6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c6c:	f7fc fcd8 	bl	8002620 <HAL_GetTick>
 8005c70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c72:	4b39      	ldr	r3, [pc, #228]	@ (8005d58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	015b      	lsls	r3, r3, #5
 8005c78:	0d1b      	lsrs	r3, r3, #20
 8005c7a:	69fa      	ldr	r2, [r7, #28]
 8005c7c:	fb02 f303 	mul.w	r3, r2, r3
 8005c80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c82:	e055      	b.n	8005d30 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8a:	d051      	beq.n	8005d30 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c8c:	f7fc fcc8 	bl	8002620 <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	69fa      	ldr	r2, [r7, #28]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d902      	bls.n	8005ca2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d13d      	bne.n	8005d1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005cb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cba:	d111      	bne.n	8005ce0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cc4:	d004      	beq.n	8005cd0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cce:	d107      	bne.n	8005ce0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cde:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ce8:	d10f      	bne.n	8005d0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cf8:	601a      	str	r2, [r3, #0]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e018      	b.n	8005d50 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d102      	bne.n	8005d2a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005d24:	2300      	movs	r3, #0
 8005d26:	61fb      	str	r3, [r7, #28]
 8005d28:	e002      	b.n	8005d30 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	689a      	ldr	r2, [r3, #8]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	4013      	ands	r3, r2
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	bf0c      	ite	eq
 8005d40:	2301      	moveq	r3, #1
 8005d42:	2300      	movne	r3, #0
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	461a      	mov	r2, r3
 8005d48:	79fb      	ldrb	r3, [r7, #7]
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d19a      	bne.n	8005c84 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005d4e:	2300      	movs	r3, #0
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3720      	adds	r7, #32
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	20000010 	.word	0x20000010

08005d5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b088      	sub	sp, #32
 8005d60:	af02      	add	r7, sp, #8
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	9300      	str	r3, [sp, #0]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	2102      	movs	r1, #2
 8005d72:	68f8      	ldr	r0, [r7, #12]
 8005d74:	f7ff ff6a 	bl	8005c4c <SPI_WaitFlagStateUntilTimeout>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d007      	beq.n	8005d8e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d82:	f043 0220 	orr.w	r2, r3, #32
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005d8a:	2303      	movs	r3, #3
 8005d8c:	e032      	b.n	8005df4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005dfc <SPI_EndRxTxTransaction+0xa0>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a1b      	ldr	r2, [pc, #108]	@ (8005e00 <SPI_EndRxTxTransaction+0xa4>)
 8005d94:	fba2 2303 	umull	r2, r3, r2, r3
 8005d98:	0d5b      	lsrs	r3, r3, #21
 8005d9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005d9e:	fb02 f303 	mul.w	r3, r2, r3
 8005da2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dac:	d112      	bne.n	8005dd4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	9300      	str	r3, [sp, #0]
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	2200      	movs	r2, #0
 8005db6:	2180      	movs	r1, #128	@ 0x80
 8005db8:	68f8      	ldr	r0, [r7, #12]
 8005dba:	f7ff ff47 	bl	8005c4c <SPI_WaitFlagStateUntilTimeout>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d016      	beq.n	8005df2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dc8:	f043 0220 	orr.w	r2, r3, #32
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e00f      	b.n	8005df4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00a      	beq.n	8005df0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dea:	2b80      	cmp	r3, #128	@ 0x80
 8005dec:	d0f2      	beq.n	8005dd4 <SPI_EndRxTxTransaction+0x78>
 8005dee:	e000      	b.n	8005df2 <SPI_EndRxTxTransaction+0x96>
        break;
 8005df0:	bf00      	nop
  }

  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3718      	adds	r7, #24
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	20000010 	.word	0x20000010
 8005e00:	165e9f81 	.word	0x165e9f81

08005e04 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d123      	bne.n	8005e5e <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005e1e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005e22:	683a      	ldr	r2, [r7, #0]
 8005e24:	6851      	ldr	r1, [r2, #4]
 8005e26:	683a      	ldr	r2, [r7, #0]
 8005e28:	6892      	ldr	r2, [r2, #8]
 8005e2a:	4311      	orrs	r1, r2
 8005e2c:	683a      	ldr	r2, [r7, #0]
 8005e2e:	68d2      	ldr	r2, [r2, #12]
 8005e30:	4311      	orrs	r1, r2
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	6912      	ldr	r2, [r2, #16]
 8005e36:	4311      	orrs	r1, r2
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	6952      	ldr	r2, [r2, #20]
 8005e3c:	4311      	orrs	r1, r2
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	6992      	ldr	r2, [r2, #24]
 8005e42:	4311      	orrs	r1, r2
 8005e44:	683a      	ldr	r2, [r7, #0]
 8005e46:	69d2      	ldr	r2, [r2, #28]
 8005e48:	4311      	orrs	r1, r2
 8005e4a:	683a      	ldr	r2, [r7, #0]
 8005e4c:	6a12      	ldr	r2, [r2, #32]
 8005e4e:	4311      	orrs	r1, r2
 8005e50:	683a      	ldr	r2, [r7, #0]
 8005e52:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e54:	430a      	orrs	r2, r1
 8005e56:	431a      	orrs	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	601a      	str	r2, [r3, #0]
 8005e5c:	e028      	b.n	8005eb0 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	69d9      	ldr	r1, [r3, #28]
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	4319      	orrs	r1, r3
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e74:	430b      	orrs	r3, r1
 8005e76:	431a      	orrs	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005e84:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	6851      	ldr	r1, [r2, #4]
 8005e8c:	683a      	ldr	r2, [r7, #0]
 8005e8e:	6892      	ldr	r2, [r2, #8]
 8005e90:	4311      	orrs	r1, r2
 8005e92:	683a      	ldr	r2, [r7, #0]
 8005e94:	68d2      	ldr	r2, [r2, #12]
 8005e96:	4311      	orrs	r1, r2
 8005e98:	683a      	ldr	r2, [r7, #0]
 8005e9a:	6912      	ldr	r2, [r2, #16]
 8005e9c:	4311      	orrs	r1, r2
 8005e9e:	683a      	ldr	r2, [r7, #0]
 8005ea0:	6952      	ldr	r2, [r2, #20]
 8005ea2:	4311      	orrs	r1, r2
 8005ea4:	683a      	ldr	r2, [r7, #0]
 8005ea6:	6992      	ldr	r2, [r2, #24]
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	431a      	orrs	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr

08005ebe <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b085      	sub	sp, #20
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	60f8      	str	r0, [r7, #12]
 8005ec6:	60b9      	str	r1, [r7, #8]
 8005ec8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d128      	bne.n	8005f22 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	1e59      	subs	r1, r3, #1
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	011b      	lsls	r3, r3, #4
 8005ee6:	4319      	orrs	r1, r3
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	3b01      	subs	r3, #1
 8005eee:	021b      	lsls	r3, r3, #8
 8005ef0:	4319      	orrs	r1, r3
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	031b      	lsls	r3, r3, #12
 8005efa:	4319      	orrs	r1, r3
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	691b      	ldr	r3, [r3, #16]
 8005f00:	3b01      	subs	r3, #1
 8005f02:	041b      	lsls	r3, r3, #16
 8005f04:	4319      	orrs	r1, r3
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	695b      	ldr	r3, [r3, #20]
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	051b      	lsls	r3, r3, #20
 8005f0e:	4319      	orrs	r1, r3
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	3b01      	subs	r3, #1
 8005f16:	061b      	lsls	r3, r3, #24
 8005f18:	430b      	orrs	r3, r1
 8005f1a:	431a      	orrs	r2, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	609a      	str	r2, [r3, #8]
 8005f20:	e02f      	b.n	8005f82 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005f2a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f2e:	68ba      	ldr	r2, [r7, #8]
 8005f30:	68d2      	ldr	r2, [r2, #12]
 8005f32:	3a01      	subs	r2, #1
 8005f34:	0311      	lsls	r1, r2, #12
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	6952      	ldr	r2, [r2, #20]
 8005f3a:	3a01      	subs	r2, #1
 8005f3c:	0512      	lsls	r2, r2, #20
 8005f3e:	430a      	orrs	r2, r1
 8005f40:	431a      	orrs	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	1e59      	subs	r1, r3, #1
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	4319      	orrs	r1, r3
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	3b01      	subs	r3, #1
 8005f64:	021b      	lsls	r3, r3, #8
 8005f66:	4319      	orrs	r1, r3
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	691b      	ldr	r3, [r3, #16]
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	041b      	lsls	r3, r3, #16
 8005f70:	4319      	orrs	r1, r3
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	699b      	ldr	r3, [r3, #24]
 8005f76:	3b01      	subs	r3, #1
 8005f78:	061b      	lsls	r3, r3, #24
 8005f7a:	430b      	orrs	r3, r1
 8005f7c:	431a      	orrs	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8005f82:	2300      	movs	r3, #0
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3714      	adds	r7, #20
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b086      	sub	sp, #24
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	0d9b      	lsrs	r3, r3, #22
 8005fa6:	059b      	lsls	r3, r3, #22
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	6811      	ldr	r1, [r2, #0]
 8005fac:	68ba      	ldr	r2, [r7, #8]
 8005fae:	6852      	ldr	r2, [r2, #4]
 8005fb0:	4311      	orrs	r1, r2
 8005fb2:	68ba      	ldr	r2, [r7, #8]
 8005fb4:	6892      	ldr	r2, [r2, #8]
 8005fb6:	3a01      	subs	r2, #1
 8005fb8:	0152      	lsls	r2, r2, #5
 8005fba:	4311      	orrs	r1, r2
 8005fbc:	68ba      	ldr	r2, [r7, #8]
 8005fbe:	68d2      	ldr	r2, [r2, #12]
 8005fc0:	0252      	lsls	r2, r2, #9
 8005fc2:	430a      	orrs	r2, r1
 8005fc4:	431a      	orrs	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8005fca:	f7fc fb29 	bl	8002620 <HAL_GetTick>
 8005fce:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8005fd0:	e010      	b.n	8005ff4 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd8:	d00c      	beq.n	8005ff4 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d007      	beq.n	8005ff0 <FMC_SDRAM_SendCommand+0x60>
 8005fe0:	f7fc fb1e 	bl	8002620 <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d201      	bcs.n	8005ff4 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e006      	b.n	8006002 <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	f003 0320 	and.w	r3, r3, #32
 8005ffc:	2b20      	cmp	r3, #32
 8005ffe:	d0e8      	beq.n	8005fd2 <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3718      	adds	r7, #24
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800600a:	b480      	push	{r7}
 800600c:	b083      	sub	sp, #12
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
 8006012:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	695b      	ldr	r3, [r3, #20]
 8006018:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800601c:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8006020:	683a      	ldr	r2, [r7, #0]
 8006022:	0052      	lsls	r2, r2, #1
 8006024:	431a      	orrs	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <findslot>:
 8006038:	4b0a      	ldr	r3, [pc, #40]	@ (8006064 <findslot+0x2c>)
 800603a:	b510      	push	{r4, lr}
 800603c:	4604      	mov	r4, r0
 800603e:	6818      	ldr	r0, [r3, #0]
 8006040:	b118      	cbz	r0, 800604a <findslot+0x12>
 8006042:	6a03      	ldr	r3, [r0, #32]
 8006044:	b90b      	cbnz	r3, 800604a <findslot+0x12>
 8006046:	f000 fb1f 	bl	8006688 <__sinit>
 800604a:	2c13      	cmp	r4, #19
 800604c:	d807      	bhi.n	800605e <findslot+0x26>
 800604e:	4806      	ldr	r0, [pc, #24]	@ (8006068 <findslot+0x30>)
 8006050:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8006054:	3201      	adds	r2, #1
 8006056:	d002      	beq.n	800605e <findslot+0x26>
 8006058:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800605c:	bd10      	pop	{r4, pc}
 800605e:	2000      	movs	r0, #0
 8006060:	e7fc      	b.n	800605c <findslot+0x24>
 8006062:	bf00      	nop
 8006064:	20000030 	.word	0x20000030
 8006068:	2000034c 	.word	0x2000034c

0800606c <error>:
 800606c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800606e:	4604      	mov	r4, r0
 8006070:	f000 fcd6 	bl	8006a20 <__errno>
 8006074:	2613      	movs	r6, #19
 8006076:	4605      	mov	r5, r0
 8006078:	2700      	movs	r7, #0
 800607a:	4630      	mov	r0, r6
 800607c:	4639      	mov	r1, r7
 800607e:	beab      	bkpt	0x00ab
 8006080:	4606      	mov	r6, r0
 8006082:	602e      	str	r6, [r5, #0]
 8006084:	4620      	mov	r0, r4
 8006086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006088 <checkerror>:
 8006088:	1c43      	adds	r3, r0, #1
 800608a:	d101      	bne.n	8006090 <checkerror+0x8>
 800608c:	f7ff bfee 	b.w	800606c <error>
 8006090:	4770      	bx	lr

08006092 <_swiread>:
 8006092:	b530      	push	{r4, r5, lr}
 8006094:	b085      	sub	sp, #20
 8006096:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800609a:	9203      	str	r2, [sp, #12]
 800609c:	2406      	movs	r4, #6
 800609e:	ad01      	add	r5, sp, #4
 80060a0:	4620      	mov	r0, r4
 80060a2:	4629      	mov	r1, r5
 80060a4:	beab      	bkpt	0x00ab
 80060a6:	4604      	mov	r4, r0
 80060a8:	4620      	mov	r0, r4
 80060aa:	f7ff ffed 	bl	8006088 <checkerror>
 80060ae:	b005      	add	sp, #20
 80060b0:	bd30      	pop	{r4, r5, pc}

080060b2 <_read>:
 80060b2:	b570      	push	{r4, r5, r6, lr}
 80060b4:	460e      	mov	r6, r1
 80060b6:	4614      	mov	r4, r2
 80060b8:	f7ff ffbe 	bl	8006038 <findslot>
 80060bc:	4605      	mov	r5, r0
 80060be:	b930      	cbnz	r0, 80060ce <_read+0x1c>
 80060c0:	f000 fcae 	bl	8006a20 <__errno>
 80060c4:	2309      	movs	r3, #9
 80060c6:	6003      	str	r3, [r0, #0]
 80060c8:	f04f 30ff 	mov.w	r0, #4294967295
 80060cc:	bd70      	pop	{r4, r5, r6, pc}
 80060ce:	6800      	ldr	r0, [r0, #0]
 80060d0:	4622      	mov	r2, r4
 80060d2:	4631      	mov	r1, r6
 80060d4:	f7ff ffdd 	bl	8006092 <_swiread>
 80060d8:	1c43      	adds	r3, r0, #1
 80060da:	d0f5      	beq.n	80060c8 <_read+0x16>
 80060dc:	686b      	ldr	r3, [r5, #4]
 80060de:	1a20      	subs	r0, r4, r0
 80060e0:	4403      	add	r3, r0
 80060e2:	606b      	str	r3, [r5, #4]
 80060e4:	e7f2      	b.n	80060cc <_read+0x1a>

080060e6 <_swilseek>:
 80060e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060e8:	460c      	mov	r4, r1
 80060ea:	4616      	mov	r6, r2
 80060ec:	f7ff ffa4 	bl	8006038 <findslot>
 80060f0:	4605      	mov	r5, r0
 80060f2:	b940      	cbnz	r0, 8006106 <_swilseek+0x20>
 80060f4:	f000 fc94 	bl	8006a20 <__errno>
 80060f8:	2309      	movs	r3, #9
 80060fa:	6003      	str	r3, [r0, #0]
 80060fc:	f04f 34ff 	mov.w	r4, #4294967295
 8006100:	4620      	mov	r0, r4
 8006102:	b003      	add	sp, #12
 8006104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006106:	2e02      	cmp	r6, #2
 8006108:	d903      	bls.n	8006112 <_swilseek+0x2c>
 800610a:	f000 fc89 	bl	8006a20 <__errno>
 800610e:	2316      	movs	r3, #22
 8006110:	e7f3      	b.n	80060fa <_swilseek+0x14>
 8006112:	2e01      	cmp	r6, #1
 8006114:	d112      	bne.n	800613c <_swilseek+0x56>
 8006116:	6843      	ldr	r3, [r0, #4]
 8006118:	18e4      	adds	r4, r4, r3
 800611a:	d4f6      	bmi.n	800610a <_swilseek+0x24>
 800611c:	682b      	ldr	r3, [r5, #0]
 800611e:	260a      	movs	r6, #10
 8006120:	e9cd 3400 	strd	r3, r4, [sp]
 8006124:	466f      	mov	r7, sp
 8006126:	4630      	mov	r0, r6
 8006128:	4639      	mov	r1, r7
 800612a:	beab      	bkpt	0x00ab
 800612c:	4606      	mov	r6, r0
 800612e:	4630      	mov	r0, r6
 8006130:	f7ff ffaa 	bl	8006088 <checkerror>
 8006134:	2800      	cmp	r0, #0
 8006136:	dbe1      	blt.n	80060fc <_swilseek+0x16>
 8006138:	606c      	str	r4, [r5, #4]
 800613a:	e7e1      	b.n	8006100 <_swilseek+0x1a>
 800613c:	2e02      	cmp	r6, #2
 800613e:	6803      	ldr	r3, [r0, #0]
 8006140:	d1ec      	bne.n	800611c <_swilseek+0x36>
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	260c      	movs	r6, #12
 8006146:	466f      	mov	r7, sp
 8006148:	4630      	mov	r0, r6
 800614a:	4639      	mov	r1, r7
 800614c:	beab      	bkpt	0x00ab
 800614e:	4606      	mov	r6, r0
 8006150:	4630      	mov	r0, r6
 8006152:	f7ff ff99 	bl	8006088 <checkerror>
 8006156:	1c43      	adds	r3, r0, #1
 8006158:	d0d0      	beq.n	80060fc <_swilseek+0x16>
 800615a:	4404      	add	r4, r0
 800615c:	e7de      	b.n	800611c <_swilseek+0x36>

0800615e <_lseek>:
 800615e:	f7ff bfc2 	b.w	80060e6 <_swilseek>

08006162 <_swiwrite>:
 8006162:	b530      	push	{r4, r5, lr}
 8006164:	b085      	sub	sp, #20
 8006166:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800616a:	9203      	str	r2, [sp, #12]
 800616c:	2405      	movs	r4, #5
 800616e:	ad01      	add	r5, sp, #4
 8006170:	4620      	mov	r0, r4
 8006172:	4629      	mov	r1, r5
 8006174:	beab      	bkpt	0x00ab
 8006176:	4604      	mov	r4, r0
 8006178:	4620      	mov	r0, r4
 800617a:	f7ff ff85 	bl	8006088 <checkerror>
 800617e:	b005      	add	sp, #20
 8006180:	bd30      	pop	{r4, r5, pc}

08006182 <_write>:
 8006182:	b570      	push	{r4, r5, r6, lr}
 8006184:	460e      	mov	r6, r1
 8006186:	4615      	mov	r5, r2
 8006188:	f7ff ff56 	bl	8006038 <findslot>
 800618c:	4604      	mov	r4, r0
 800618e:	b930      	cbnz	r0, 800619e <_write+0x1c>
 8006190:	f000 fc46 	bl	8006a20 <__errno>
 8006194:	2309      	movs	r3, #9
 8006196:	6003      	str	r3, [r0, #0]
 8006198:	f04f 30ff 	mov.w	r0, #4294967295
 800619c:	bd70      	pop	{r4, r5, r6, pc}
 800619e:	6800      	ldr	r0, [r0, #0]
 80061a0:	462a      	mov	r2, r5
 80061a2:	4631      	mov	r1, r6
 80061a4:	f7ff ffdd 	bl	8006162 <_swiwrite>
 80061a8:	1e03      	subs	r3, r0, #0
 80061aa:	dbf5      	blt.n	8006198 <_write+0x16>
 80061ac:	6862      	ldr	r2, [r4, #4]
 80061ae:	1ae8      	subs	r0, r5, r3
 80061b0:	4402      	add	r2, r0
 80061b2:	42ab      	cmp	r3, r5
 80061b4:	6062      	str	r2, [r4, #4]
 80061b6:	d1f1      	bne.n	800619c <_write+0x1a>
 80061b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80061bc:	2000      	movs	r0, #0
 80061be:	f7ff bf55 	b.w	800606c <error>

080061c2 <_swiclose>:
 80061c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80061c4:	2402      	movs	r4, #2
 80061c6:	9001      	str	r0, [sp, #4]
 80061c8:	ad01      	add	r5, sp, #4
 80061ca:	4620      	mov	r0, r4
 80061cc:	4629      	mov	r1, r5
 80061ce:	beab      	bkpt	0x00ab
 80061d0:	4604      	mov	r4, r0
 80061d2:	4620      	mov	r0, r4
 80061d4:	f7ff ff58 	bl	8006088 <checkerror>
 80061d8:	b003      	add	sp, #12
 80061da:	bd30      	pop	{r4, r5, pc}

080061dc <_close>:
 80061dc:	b538      	push	{r3, r4, r5, lr}
 80061de:	4605      	mov	r5, r0
 80061e0:	f7ff ff2a 	bl	8006038 <findslot>
 80061e4:	4604      	mov	r4, r0
 80061e6:	b930      	cbnz	r0, 80061f6 <_close+0x1a>
 80061e8:	f000 fc1a 	bl	8006a20 <__errno>
 80061ec:	2309      	movs	r3, #9
 80061ee:	6003      	str	r3, [r0, #0]
 80061f0:	f04f 30ff 	mov.w	r0, #4294967295
 80061f4:	bd38      	pop	{r3, r4, r5, pc}
 80061f6:	3d01      	subs	r5, #1
 80061f8:	2d01      	cmp	r5, #1
 80061fa:	d809      	bhi.n	8006210 <_close+0x34>
 80061fc:	4b09      	ldr	r3, [pc, #36]	@ (8006224 <_close+0x48>)
 80061fe:	689a      	ldr	r2, [r3, #8]
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	429a      	cmp	r2, r3
 8006204:	d104      	bne.n	8006210 <_close+0x34>
 8006206:	f04f 33ff 	mov.w	r3, #4294967295
 800620a:	6003      	str	r3, [r0, #0]
 800620c:	2000      	movs	r0, #0
 800620e:	e7f1      	b.n	80061f4 <_close+0x18>
 8006210:	6820      	ldr	r0, [r4, #0]
 8006212:	f7ff ffd6 	bl	80061c2 <_swiclose>
 8006216:	2800      	cmp	r0, #0
 8006218:	d1ec      	bne.n	80061f4 <_close+0x18>
 800621a:	f04f 33ff 	mov.w	r3, #4294967295
 800621e:	6023      	str	r3, [r4, #0]
 8006220:	e7e8      	b.n	80061f4 <_close+0x18>
 8006222:	bf00      	nop
 8006224:	2000034c 	.word	0x2000034c

08006228 <_swistat>:
 8006228:	b570      	push	{r4, r5, r6, lr}
 800622a:	460c      	mov	r4, r1
 800622c:	f7ff ff04 	bl	8006038 <findslot>
 8006230:	4605      	mov	r5, r0
 8006232:	b930      	cbnz	r0, 8006242 <_swistat+0x1a>
 8006234:	f000 fbf4 	bl	8006a20 <__errno>
 8006238:	2309      	movs	r3, #9
 800623a:	6003      	str	r3, [r0, #0]
 800623c:	f04f 30ff 	mov.w	r0, #4294967295
 8006240:	bd70      	pop	{r4, r5, r6, pc}
 8006242:	6863      	ldr	r3, [r4, #4]
 8006244:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006248:	6063      	str	r3, [r4, #4]
 800624a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800624e:	64a3      	str	r3, [r4, #72]	@ 0x48
 8006250:	260c      	movs	r6, #12
 8006252:	4630      	mov	r0, r6
 8006254:	4629      	mov	r1, r5
 8006256:	beab      	bkpt	0x00ab
 8006258:	4605      	mov	r5, r0
 800625a:	4628      	mov	r0, r5
 800625c:	f7ff ff14 	bl	8006088 <checkerror>
 8006260:	1c43      	adds	r3, r0, #1
 8006262:	d0eb      	beq.n	800623c <_swistat+0x14>
 8006264:	6120      	str	r0, [r4, #16]
 8006266:	2000      	movs	r0, #0
 8006268:	e7ea      	b.n	8006240 <_swistat+0x18>

0800626a <_fstat>:
 800626a:	460b      	mov	r3, r1
 800626c:	b510      	push	{r4, lr}
 800626e:	2100      	movs	r1, #0
 8006270:	4604      	mov	r4, r0
 8006272:	2258      	movs	r2, #88	@ 0x58
 8006274:	4618      	mov	r0, r3
 8006276:	f000 fb85 	bl	8006984 <memset>
 800627a:	4601      	mov	r1, r0
 800627c:	4620      	mov	r0, r4
 800627e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006282:	f7ff bfd1 	b.w	8006228 <_swistat>

08006286 <_stat>:
 8006286:	b538      	push	{r3, r4, r5, lr}
 8006288:	460d      	mov	r5, r1
 800628a:	4604      	mov	r4, r0
 800628c:	2258      	movs	r2, #88	@ 0x58
 800628e:	2100      	movs	r1, #0
 8006290:	4628      	mov	r0, r5
 8006292:	f000 fb77 	bl	8006984 <memset>
 8006296:	4620      	mov	r0, r4
 8006298:	2100      	movs	r1, #0
 800629a:	f000 f811 	bl	80062c0 <_swiopen>
 800629e:	1c43      	adds	r3, r0, #1
 80062a0:	4604      	mov	r4, r0
 80062a2:	d00b      	beq.n	80062bc <_stat+0x36>
 80062a4:	686b      	ldr	r3, [r5, #4]
 80062a6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80062aa:	606b      	str	r3, [r5, #4]
 80062ac:	4629      	mov	r1, r5
 80062ae:	f7ff ffbb 	bl	8006228 <_swistat>
 80062b2:	4605      	mov	r5, r0
 80062b4:	4620      	mov	r0, r4
 80062b6:	f7ff ff91 	bl	80061dc <_close>
 80062ba:	462c      	mov	r4, r5
 80062bc:	4620      	mov	r0, r4
 80062be:	bd38      	pop	{r3, r4, r5, pc}

080062c0 <_swiopen>:
 80062c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062c4:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 8006370 <_swiopen+0xb0>
 80062c8:	b096      	sub	sp, #88	@ 0x58
 80062ca:	4607      	mov	r7, r0
 80062cc:	460e      	mov	r6, r1
 80062ce:	2400      	movs	r4, #0
 80062d0:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 80062d4:	3301      	adds	r3, #1
 80062d6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80062da:	d032      	beq.n	8006342 <_swiopen+0x82>
 80062dc:	3401      	adds	r4, #1
 80062de:	2c14      	cmp	r4, #20
 80062e0:	d1f6      	bne.n	80062d0 <_swiopen+0x10>
 80062e2:	f000 fb9d 	bl	8006a20 <__errno>
 80062e6:	2318      	movs	r3, #24
 80062e8:	e03a      	b.n	8006360 <_swiopen+0xa0>
 80062ea:	f3c6 4500 	ubfx	r5, r6, #16, #1
 80062ee:	f240 6301 	movw	r3, #1537	@ 0x601
 80062f2:	07b2      	lsls	r2, r6, #30
 80062f4:	bf48      	it	mi
 80062f6:	f045 0502 	orrmi.w	r5, r5, #2
 80062fa:	421e      	tst	r6, r3
 80062fc:	bf18      	it	ne
 80062fe:	f045 0504 	orrne.w	r5, r5, #4
 8006302:	0733      	lsls	r3, r6, #28
 8006304:	bf48      	it	mi
 8006306:	f025 0504 	bicmi.w	r5, r5, #4
 800630a:	4638      	mov	r0, r7
 800630c:	bf48      	it	mi
 800630e:	f045 0508 	orrmi.w	r5, r5, #8
 8006312:	9700      	str	r7, [sp, #0]
 8006314:	f7f9 ff6c 	bl	80001f0 <strlen>
 8006318:	e9cd 5001 	strd	r5, r0, [sp, #4]
 800631c:	2501      	movs	r5, #1
 800631e:	4628      	mov	r0, r5
 8006320:	4651      	mov	r1, sl
 8006322:	beab      	bkpt	0x00ab
 8006324:	4605      	mov	r5, r0
 8006326:	2d00      	cmp	r5, #0
 8006328:	db06      	blt.n	8006338 <_swiopen+0x78>
 800632a:	44c8      	add	r8, r9
 800632c:	2300      	movs	r3, #0
 800632e:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 8006332:	f8c8 3004 	str.w	r3, [r8, #4]
 8006336:	e016      	b.n	8006366 <_swiopen+0xa6>
 8006338:	4628      	mov	r0, r5
 800633a:	f7ff fe97 	bl	800606c <error>
 800633e:	4604      	mov	r4, r0
 8006340:	e011      	b.n	8006366 <_swiopen+0xa6>
 8006342:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8006346:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800634a:	46ea      	mov	sl, sp
 800634c:	d1cd      	bne.n	80062ea <_swiopen+0x2a>
 800634e:	4651      	mov	r1, sl
 8006350:	4638      	mov	r0, r7
 8006352:	f7ff ff98 	bl	8006286 <_stat>
 8006356:	3001      	adds	r0, #1
 8006358:	d0c7      	beq.n	80062ea <_swiopen+0x2a>
 800635a:	f000 fb61 	bl	8006a20 <__errno>
 800635e:	2311      	movs	r3, #17
 8006360:	6003      	str	r3, [r0, #0]
 8006362:	f04f 34ff 	mov.w	r4, #4294967295
 8006366:	4620      	mov	r0, r4
 8006368:	b016      	add	sp, #88	@ 0x58
 800636a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800636e:	bf00      	nop
 8006370:	2000034c 	.word	0x2000034c

08006374 <_get_semihosting_exts>:
 8006374:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006378:	4606      	mov	r6, r0
 800637a:	460f      	mov	r7, r1
 800637c:	4829      	ldr	r0, [pc, #164]	@ (8006424 <_get_semihosting_exts+0xb0>)
 800637e:	2100      	movs	r1, #0
 8006380:	4615      	mov	r5, r2
 8006382:	f7ff ff9d 	bl	80062c0 <_swiopen>
 8006386:	462a      	mov	r2, r5
 8006388:	4604      	mov	r4, r0
 800638a:	2100      	movs	r1, #0
 800638c:	4630      	mov	r0, r6
 800638e:	f000 faf9 	bl	8006984 <memset>
 8006392:	1c63      	adds	r3, r4, #1
 8006394:	d014      	beq.n	80063c0 <_get_semihosting_exts+0x4c>
 8006396:	4620      	mov	r0, r4
 8006398:	f7ff fe4e 	bl	8006038 <findslot>
 800639c:	f04f 080c 	mov.w	r8, #12
 80063a0:	4681      	mov	r9, r0
 80063a2:	4640      	mov	r0, r8
 80063a4:	4649      	mov	r1, r9
 80063a6:	beab      	bkpt	0x00ab
 80063a8:	4680      	mov	r8, r0
 80063aa:	4640      	mov	r0, r8
 80063ac:	f7ff fe6c 	bl	8006088 <checkerror>
 80063b0:	2803      	cmp	r0, #3
 80063b2:	dd02      	ble.n	80063ba <_get_semihosting_exts+0x46>
 80063b4:	1ec3      	subs	r3, r0, #3
 80063b6:	42ab      	cmp	r3, r5
 80063b8:	dc07      	bgt.n	80063ca <_get_semihosting_exts+0x56>
 80063ba:	4620      	mov	r0, r4
 80063bc:	f7ff ff0e 	bl	80061dc <_close>
 80063c0:	f04f 30ff 	mov.w	r0, #4294967295
 80063c4:	b003      	add	sp, #12
 80063c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063ca:	2204      	movs	r2, #4
 80063cc:	eb0d 0102 	add.w	r1, sp, r2
 80063d0:	4620      	mov	r0, r4
 80063d2:	f7ff fe6e 	bl	80060b2 <_read>
 80063d6:	2803      	cmp	r0, #3
 80063d8:	ddef      	ble.n	80063ba <_get_semihosting_exts+0x46>
 80063da:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80063de:	2b53      	cmp	r3, #83	@ 0x53
 80063e0:	d1eb      	bne.n	80063ba <_get_semihosting_exts+0x46>
 80063e2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80063e6:	2b48      	cmp	r3, #72	@ 0x48
 80063e8:	d1e7      	bne.n	80063ba <_get_semihosting_exts+0x46>
 80063ea:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80063ee:	2b46      	cmp	r3, #70	@ 0x46
 80063f0:	d1e3      	bne.n	80063ba <_get_semihosting_exts+0x46>
 80063f2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80063f6:	2b42      	cmp	r3, #66	@ 0x42
 80063f8:	d1df      	bne.n	80063ba <_get_semihosting_exts+0x46>
 80063fa:	2201      	movs	r2, #1
 80063fc:	4639      	mov	r1, r7
 80063fe:	4620      	mov	r0, r4
 8006400:	f7ff fe71 	bl	80060e6 <_swilseek>
 8006404:	2800      	cmp	r0, #0
 8006406:	dbd8      	blt.n	80063ba <_get_semihosting_exts+0x46>
 8006408:	462a      	mov	r2, r5
 800640a:	4631      	mov	r1, r6
 800640c:	4620      	mov	r0, r4
 800640e:	f7ff fe50 	bl	80060b2 <_read>
 8006412:	4605      	mov	r5, r0
 8006414:	4620      	mov	r0, r4
 8006416:	f7ff fee1 	bl	80061dc <_close>
 800641a:	4628      	mov	r0, r5
 800641c:	f7ff fe34 	bl	8006088 <checkerror>
 8006420:	e7d0      	b.n	80063c4 <_get_semihosting_exts+0x50>
 8006422:	bf00      	nop
 8006424:	080086b4 	.word	0x080086b4

08006428 <initialise_semihosting_exts>:
 8006428:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800642a:	4d0a      	ldr	r5, [pc, #40]	@ (8006454 <initialise_semihosting_exts+0x2c>)
 800642c:	4c0a      	ldr	r4, [pc, #40]	@ (8006458 <initialise_semihosting_exts+0x30>)
 800642e:	2100      	movs	r1, #0
 8006430:	2201      	movs	r2, #1
 8006432:	a801      	add	r0, sp, #4
 8006434:	6029      	str	r1, [r5, #0]
 8006436:	6022      	str	r2, [r4, #0]
 8006438:	f7ff ff9c 	bl	8006374 <_get_semihosting_exts>
 800643c:	2800      	cmp	r0, #0
 800643e:	dd07      	ble.n	8006450 <initialise_semihosting_exts+0x28>
 8006440:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006444:	f003 0201 	and.w	r2, r3, #1
 8006448:	f003 0302 	and.w	r3, r3, #2
 800644c:	602a      	str	r2, [r5, #0]
 800644e:	6023      	str	r3, [r4, #0]
 8006450:	b003      	add	sp, #12
 8006452:	bd30      	pop	{r4, r5, pc}
 8006454:	20000020 	.word	0x20000020
 8006458:	2000001c 	.word	0x2000001c

0800645c <_has_ext_stdout_stderr>:
 800645c:	b510      	push	{r4, lr}
 800645e:	4c04      	ldr	r4, [pc, #16]	@ (8006470 <_has_ext_stdout_stderr+0x14>)
 8006460:	6823      	ldr	r3, [r4, #0]
 8006462:	2b00      	cmp	r3, #0
 8006464:	da01      	bge.n	800646a <_has_ext_stdout_stderr+0xe>
 8006466:	f7ff ffdf 	bl	8006428 <initialise_semihosting_exts>
 800646a:	6820      	ldr	r0, [r4, #0]
 800646c:	bd10      	pop	{r4, pc}
 800646e:	bf00      	nop
 8006470:	2000001c 	.word	0x2000001c

08006474 <initialise_monitor_handles>:
 8006474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006478:	b085      	sub	sp, #20
 800647a:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 800652c <initialise_monitor_handles+0xb8>
 800647e:	f8cd 9004 	str.w	r9, [sp, #4]
 8006482:	2303      	movs	r3, #3
 8006484:	2400      	movs	r4, #0
 8006486:	9303      	str	r3, [sp, #12]
 8006488:	af01      	add	r7, sp, #4
 800648a:	9402      	str	r4, [sp, #8]
 800648c:	2501      	movs	r5, #1
 800648e:	4628      	mov	r0, r5
 8006490:	4639      	mov	r1, r7
 8006492:	beab      	bkpt	0x00ab
 8006494:	4605      	mov	r5, r0
 8006496:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8006530 <initialise_monitor_handles+0xbc>
 800649a:	4623      	mov	r3, r4
 800649c:	4c20      	ldr	r4, [pc, #128]	@ (8006520 <initialise_monitor_handles+0xac>)
 800649e:	f8c8 5000 	str.w	r5, [r8]
 80064a2:	f04f 32ff 	mov.w	r2, #4294967295
 80064a6:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80064aa:	3301      	adds	r3, #1
 80064ac:	2b14      	cmp	r3, #20
 80064ae:	d1fa      	bne.n	80064a6 <initialise_monitor_handles+0x32>
 80064b0:	f7ff ffd4 	bl	800645c <_has_ext_stdout_stderr>
 80064b4:	4d1b      	ldr	r5, [pc, #108]	@ (8006524 <initialise_monitor_handles+0xb0>)
 80064b6:	b1d0      	cbz	r0, 80064ee <initialise_monitor_handles+0x7a>
 80064b8:	f04f 0a03 	mov.w	sl, #3
 80064bc:	2304      	movs	r3, #4
 80064be:	f8cd 9004 	str.w	r9, [sp, #4]
 80064c2:	2601      	movs	r6, #1
 80064c4:	f8cd a00c 	str.w	sl, [sp, #12]
 80064c8:	9302      	str	r3, [sp, #8]
 80064ca:	4630      	mov	r0, r6
 80064cc:	4639      	mov	r1, r7
 80064ce:	beab      	bkpt	0x00ab
 80064d0:	4683      	mov	fp, r0
 80064d2:	4b15      	ldr	r3, [pc, #84]	@ (8006528 <initialise_monitor_handles+0xb4>)
 80064d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80064d8:	f8c3 b000 	str.w	fp, [r3]
 80064dc:	2308      	movs	r3, #8
 80064de:	f8cd a00c 	str.w	sl, [sp, #12]
 80064e2:	9302      	str	r3, [sp, #8]
 80064e4:	4630      	mov	r0, r6
 80064e6:	4639      	mov	r1, r7
 80064e8:	beab      	bkpt	0x00ab
 80064ea:	4606      	mov	r6, r0
 80064ec:	602e      	str	r6, [r5, #0]
 80064ee:	682b      	ldr	r3, [r5, #0]
 80064f0:	3301      	adds	r3, #1
 80064f2:	bf02      	ittt	eq
 80064f4:	4b0c      	ldreq	r3, [pc, #48]	@ (8006528 <initialise_monitor_handles+0xb4>)
 80064f6:	681b      	ldreq	r3, [r3, #0]
 80064f8:	602b      	streq	r3, [r5, #0]
 80064fa:	2600      	movs	r6, #0
 80064fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	6066      	str	r6, [r4, #4]
 8006504:	f7ff ffaa 	bl	800645c <_has_ext_stdout_stderr>
 8006508:	b130      	cbz	r0, 8006518 <initialise_monitor_handles+0xa4>
 800650a:	4b07      	ldr	r3, [pc, #28]	@ (8006528 <initialise_monitor_handles+0xb4>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8006512:	682b      	ldr	r3, [r5, #0]
 8006514:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8006518:	b005      	add	sp, #20
 800651a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800651e:	bf00      	nop
 8006520:	2000034c 	.word	0x2000034c
 8006524:	20000340 	.word	0x20000340
 8006528:	20000344 	.word	0x20000344
 800652c:	080086ca 	.word	0x080086ca
 8006530:	20000348 	.word	0x20000348

08006534 <_isatty>:
 8006534:	b570      	push	{r4, r5, r6, lr}
 8006536:	f7ff fd7f 	bl	8006038 <findslot>
 800653a:	2409      	movs	r4, #9
 800653c:	4605      	mov	r5, r0
 800653e:	b920      	cbnz	r0, 800654a <_isatty+0x16>
 8006540:	f000 fa6e 	bl	8006a20 <__errno>
 8006544:	6004      	str	r4, [r0, #0]
 8006546:	2000      	movs	r0, #0
 8006548:	bd70      	pop	{r4, r5, r6, pc}
 800654a:	4620      	mov	r0, r4
 800654c:	4629      	mov	r1, r5
 800654e:	beab      	bkpt	0x00ab
 8006550:	4604      	mov	r4, r0
 8006552:	2c01      	cmp	r4, #1
 8006554:	4620      	mov	r0, r4
 8006556:	d0f7      	beq.n	8006548 <_isatty+0x14>
 8006558:	f000 fa62 	bl	8006a20 <__errno>
 800655c:	2513      	movs	r5, #19
 800655e:	4604      	mov	r4, r0
 8006560:	2600      	movs	r6, #0
 8006562:	4628      	mov	r0, r5
 8006564:	4631      	mov	r1, r6
 8006566:	beab      	bkpt	0x00ab
 8006568:	4605      	mov	r5, r0
 800656a:	6025      	str	r5, [r4, #0]
 800656c:	e7eb      	b.n	8006546 <_isatty+0x12>
	...

08006570 <std>:
 8006570:	2300      	movs	r3, #0
 8006572:	b510      	push	{r4, lr}
 8006574:	4604      	mov	r4, r0
 8006576:	e9c0 3300 	strd	r3, r3, [r0]
 800657a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800657e:	6083      	str	r3, [r0, #8]
 8006580:	8181      	strh	r1, [r0, #12]
 8006582:	6643      	str	r3, [r0, #100]	@ 0x64
 8006584:	81c2      	strh	r2, [r0, #14]
 8006586:	6183      	str	r3, [r0, #24]
 8006588:	4619      	mov	r1, r3
 800658a:	2208      	movs	r2, #8
 800658c:	305c      	adds	r0, #92	@ 0x5c
 800658e:	f000 f9f9 	bl	8006984 <memset>
 8006592:	4b0d      	ldr	r3, [pc, #52]	@ (80065c8 <std+0x58>)
 8006594:	6263      	str	r3, [r4, #36]	@ 0x24
 8006596:	4b0d      	ldr	r3, [pc, #52]	@ (80065cc <std+0x5c>)
 8006598:	62a3      	str	r3, [r4, #40]	@ 0x28
 800659a:	4b0d      	ldr	r3, [pc, #52]	@ (80065d0 <std+0x60>)
 800659c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800659e:	4b0d      	ldr	r3, [pc, #52]	@ (80065d4 <std+0x64>)
 80065a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80065a2:	4b0d      	ldr	r3, [pc, #52]	@ (80065d8 <std+0x68>)
 80065a4:	6224      	str	r4, [r4, #32]
 80065a6:	429c      	cmp	r4, r3
 80065a8:	d006      	beq.n	80065b8 <std+0x48>
 80065aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80065ae:	4294      	cmp	r4, r2
 80065b0:	d002      	beq.n	80065b8 <std+0x48>
 80065b2:	33d0      	adds	r3, #208	@ 0xd0
 80065b4:	429c      	cmp	r4, r3
 80065b6:	d105      	bne.n	80065c4 <std+0x54>
 80065b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80065bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065c0:	f000 ba58 	b.w	8006a74 <__retarget_lock_init_recursive>
 80065c4:	bd10      	pop	{r4, pc}
 80065c6:	bf00      	nop
 80065c8:	080067d5 	.word	0x080067d5
 80065cc:	080067f7 	.word	0x080067f7
 80065d0:	0800682f 	.word	0x0800682f
 80065d4:	08006853 	.word	0x08006853
 80065d8:	200003ec 	.word	0x200003ec

080065dc <stdio_exit_handler>:
 80065dc:	4a02      	ldr	r2, [pc, #8]	@ (80065e8 <stdio_exit_handler+0xc>)
 80065de:	4903      	ldr	r1, [pc, #12]	@ (80065ec <stdio_exit_handler+0x10>)
 80065e0:	4803      	ldr	r0, [pc, #12]	@ (80065f0 <stdio_exit_handler+0x14>)
 80065e2:	f000 b869 	b.w	80066b8 <_fwalk_sglue>
 80065e6:	bf00      	nop
 80065e8:	20000024 	.word	0x20000024
 80065ec:	08007311 	.word	0x08007311
 80065f0:	20000034 	.word	0x20000034

080065f4 <cleanup_stdio>:
 80065f4:	6841      	ldr	r1, [r0, #4]
 80065f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006628 <cleanup_stdio+0x34>)
 80065f8:	4299      	cmp	r1, r3
 80065fa:	b510      	push	{r4, lr}
 80065fc:	4604      	mov	r4, r0
 80065fe:	d001      	beq.n	8006604 <cleanup_stdio+0x10>
 8006600:	f000 fe86 	bl	8007310 <_fflush_r>
 8006604:	68a1      	ldr	r1, [r4, #8]
 8006606:	4b09      	ldr	r3, [pc, #36]	@ (800662c <cleanup_stdio+0x38>)
 8006608:	4299      	cmp	r1, r3
 800660a:	d002      	beq.n	8006612 <cleanup_stdio+0x1e>
 800660c:	4620      	mov	r0, r4
 800660e:	f000 fe7f 	bl	8007310 <_fflush_r>
 8006612:	68e1      	ldr	r1, [r4, #12]
 8006614:	4b06      	ldr	r3, [pc, #24]	@ (8006630 <cleanup_stdio+0x3c>)
 8006616:	4299      	cmp	r1, r3
 8006618:	d004      	beq.n	8006624 <cleanup_stdio+0x30>
 800661a:	4620      	mov	r0, r4
 800661c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006620:	f000 be76 	b.w	8007310 <_fflush_r>
 8006624:	bd10      	pop	{r4, pc}
 8006626:	bf00      	nop
 8006628:	200003ec 	.word	0x200003ec
 800662c:	20000454 	.word	0x20000454
 8006630:	200004bc 	.word	0x200004bc

08006634 <global_stdio_init.part.0>:
 8006634:	b510      	push	{r4, lr}
 8006636:	4b0b      	ldr	r3, [pc, #44]	@ (8006664 <global_stdio_init.part.0+0x30>)
 8006638:	4c0b      	ldr	r4, [pc, #44]	@ (8006668 <global_stdio_init.part.0+0x34>)
 800663a:	4a0c      	ldr	r2, [pc, #48]	@ (800666c <global_stdio_init.part.0+0x38>)
 800663c:	601a      	str	r2, [r3, #0]
 800663e:	4620      	mov	r0, r4
 8006640:	2200      	movs	r2, #0
 8006642:	2104      	movs	r1, #4
 8006644:	f7ff ff94 	bl	8006570 <std>
 8006648:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800664c:	2201      	movs	r2, #1
 800664e:	2109      	movs	r1, #9
 8006650:	f7ff ff8e 	bl	8006570 <std>
 8006654:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006658:	2202      	movs	r2, #2
 800665a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800665e:	2112      	movs	r1, #18
 8006660:	f7ff bf86 	b.w	8006570 <std>
 8006664:	20000524 	.word	0x20000524
 8006668:	200003ec 	.word	0x200003ec
 800666c:	080065dd 	.word	0x080065dd

08006670 <__sfp_lock_acquire>:
 8006670:	4801      	ldr	r0, [pc, #4]	@ (8006678 <__sfp_lock_acquire+0x8>)
 8006672:	f000 ba00 	b.w	8006a76 <__retarget_lock_acquire_recursive>
 8006676:	bf00      	nop
 8006678:	2000052d 	.word	0x2000052d

0800667c <__sfp_lock_release>:
 800667c:	4801      	ldr	r0, [pc, #4]	@ (8006684 <__sfp_lock_release+0x8>)
 800667e:	f000 b9fb 	b.w	8006a78 <__retarget_lock_release_recursive>
 8006682:	bf00      	nop
 8006684:	2000052d 	.word	0x2000052d

08006688 <__sinit>:
 8006688:	b510      	push	{r4, lr}
 800668a:	4604      	mov	r4, r0
 800668c:	f7ff fff0 	bl	8006670 <__sfp_lock_acquire>
 8006690:	6a23      	ldr	r3, [r4, #32]
 8006692:	b11b      	cbz	r3, 800669c <__sinit+0x14>
 8006694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006698:	f7ff bff0 	b.w	800667c <__sfp_lock_release>
 800669c:	4b04      	ldr	r3, [pc, #16]	@ (80066b0 <__sinit+0x28>)
 800669e:	6223      	str	r3, [r4, #32]
 80066a0:	4b04      	ldr	r3, [pc, #16]	@ (80066b4 <__sinit+0x2c>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1f5      	bne.n	8006694 <__sinit+0xc>
 80066a8:	f7ff ffc4 	bl	8006634 <global_stdio_init.part.0>
 80066ac:	e7f2      	b.n	8006694 <__sinit+0xc>
 80066ae:	bf00      	nop
 80066b0:	080065f5 	.word	0x080065f5
 80066b4:	20000524 	.word	0x20000524

080066b8 <_fwalk_sglue>:
 80066b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066bc:	4607      	mov	r7, r0
 80066be:	4688      	mov	r8, r1
 80066c0:	4614      	mov	r4, r2
 80066c2:	2600      	movs	r6, #0
 80066c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066c8:	f1b9 0901 	subs.w	r9, r9, #1
 80066cc:	d505      	bpl.n	80066da <_fwalk_sglue+0x22>
 80066ce:	6824      	ldr	r4, [r4, #0]
 80066d0:	2c00      	cmp	r4, #0
 80066d2:	d1f7      	bne.n	80066c4 <_fwalk_sglue+0xc>
 80066d4:	4630      	mov	r0, r6
 80066d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066da:	89ab      	ldrh	r3, [r5, #12]
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d907      	bls.n	80066f0 <_fwalk_sglue+0x38>
 80066e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066e4:	3301      	adds	r3, #1
 80066e6:	d003      	beq.n	80066f0 <_fwalk_sglue+0x38>
 80066e8:	4629      	mov	r1, r5
 80066ea:	4638      	mov	r0, r7
 80066ec:	47c0      	blx	r8
 80066ee:	4306      	orrs	r6, r0
 80066f0:	3568      	adds	r5, #104	@ 0x68
 80066f2:	e7e9      	b.n	80066c8 <_fwalk_sglue+0x10>

080066f4 <iprintf>:
 80066f4:	b40f      	push	{r0, r1, r2, r3}
 80066f6:	b507      	push	{r0, r1, r2, lr}
 80066f8:	4906      	ldr	r1, [pc, #24]	@ (8006714 <iprintf+0x20>)
 80066fa:	ab04      	add	r3, sp, #16
 80066fc:	6808      	ldr	r0, [r1, #0]
 80066fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006702:	6881      	ldr	r1, [r0, #8]
 8006704:	9301      	str	r3, [sp, #4]
 8006706:	f000 fadb 	bl	8006cc0 <_vfiprintf_r>
 800670a:	b003      	add	sp, #12
 800670c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006710:	b004      	add	sp, #16
 8006712:	4770      	bx	lr
 8006714:	20000030 	.word	0x20000030

08006718 <_puts_r>:
 8006718:	6a03      	ldr	r3, [r0, #32]
 800671a:	b570      	push	{r4, r5, r6, lr}
 800671c:	6884      	ldr	r4, [r0, #8]
 800671e:	4605      	mov	r5, r0
 8006720:	460e      	mov	r6, r1
 8006722:	b90b      	cbnz	r3, 8006728 <_puts_r+0x10>
 8006724:	f7ff ffb0 	bl	8006688 <__sinit>
 8006728:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800672a:	07db      	lsls	r3, r3, #31
 800672c:	d405      	bmi.n	800673a <_puts_r+0x22>
 800672e:	89a3      	ldrh	r3, [r4, #12]
 8006730:	0598      	lsls	r0, r3, #22
 8006732:	d402      	bmi.n	800673a <_puts_r+0x22>
 8006734:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006736:	f000 f99e 	bl	8006a76 <__retarget_lock_acquire_recursive>
 800673a:	89a3      	ldrh	r3, [r4, #12]
 800673c:	0719      	lsls	r1, r3, #28
 800673e:	d502      	bpl.n	8006746 <_puts_r+0x2e>
 8006740:	6923      	ldr	r3, [r4, #16]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d135      	bne.n	80067b2 <_puts_r+0x9a>
 8006746:	4621      	mov	r1, r4
 8006748:	4628      	mov	r0, r5
 800674a:	f000 f8c5 	bl	80068d8 <__swsetup_r>
 800674e:	b380      	cbz	r0, 80067b2 <_puts_r+0x9a>
 8006750:	f04f 35ff 	mov.w	r5, #4294967295
 8006754:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006756:	07da      	lsls	r2, r3, #31
 8006758:	d405      	bmi.n	8006766 <_puts_r+0x4e>
 800675a:	89a3      	ldrh	r3, [r4, #12]
 800675c:	059b      	lsls	r3, r3, #22
 800675e:	d402      	bmi.n	8006766 <_puts_r+0x4e>
 8006760:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006762:	f000 f989 	bl	8006a78 <__retarget_lock_release_recursive>
 8006766:	4628      	mov	r0, r5
 8006768:	bd70      	pop	{r4, r5, r6, pc}
 800676a:	2b00      	cmp	r3, #0
 800676c:	da04      	bge.n	8006778 <_puts_r+0x60>
 800676e:	69a2      	ldr	r2, [r4, #24]
 8006770:	429a      	cmp	r2, r3
 8006772:	dc17      	bgt.n	80067a4 <_puts_r+0x8c>
 8006774:	290a      	cmp	r1, #10
 8006776:	d015      	beq.n	80067a4 <_puts_r+0x8c>
 8006778:	6823      	ldr	r3, [r4, #0]
 800677a:	1c5a      	adds	r2, r3, #1
 800677c:	6022      	str	r2, [r4, #0]
 800677e:	7019      	strb	r1, [r3, #0]
 8006780:	68a3      	ldr	r3, [r4, #8]
 8006782:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006786:	3b01      	subs	r3, #1
 8006788:	60a3      	str	r3, [r4, #8]
 800678a:	2900      	cmp	r1, #0
 800678c:	d1ed      	bne.n	800676a <_puts_r+0x52>
 800678e:	2b00      	cmp	r3, #0
 8006790:	da11      	bge.n	80067b6 <_puts_r+0x9e>
 8006792:	4622      	mov	r2, r4
 8006794:	210a      	movs	r1, #10
 8006796:	4628      	mov	r0, r5
 8006798:	f000 f85f 	bl	800685a <__swbuf_r>
 800679c:	3001      	adds	r0, #1
 800679e:	d0d7      	beq.n	8006750 <_puts_r+0x38>
 80067a0:	250a      	movs	r5, #10
 80067a2:	e7d7      	b.n	8006754 <_puts_r+0x3c>
 80067a4:	4622      	mov	r2, r4
 80067a6:	4628      	mov	r0, r5
 80067a8:	f000 f857 	bl	800685a <__swbuf_r>
 80067ac:	3001      	adds	r0, #1
 80067ae:	d1e7      	bne.n	8006780 <_puts_r+0x68>
 80067b0:	e7ce      	b.n	8006750 <_puts_r+0x38>
 80067b2:	3e01      	subs	r6, #1
 80067b4:	e7e4      	b.n	8006780 <_puts_r+0x68>
 80067b6:	6823      	ldr	r3, [r4, #0]
 80067b8:	1c5a      	adds	r2, r3, #1
 80067ba:	6022      	str	r2, [r4, #0]
 80067bc:	220a      	movs	r2, #10
 80067be:	701a      	strb	r2, [r3, #0]
 80067c0:	e7ee      	b.n	80067a0 <_puts_r+0x88>
	...

080067c4 <puts>:
 80067c4:	4b02      	ldr	r3, [pc, #8]	@ (80067d0 <puts+0xc>)
 80067c6:	4601      	mov	r1, r0
 80067c8:	6818      	ldr	r0, [r3, #0]
 80067ca:	f7ff bfa5 	b.w	8006718 <_puts_r>
 80067ce:	bf00      	nop
 80067d0:	20000030 	.word	0x20000030

080067d4 <__sread>:
 80067d4:	b510      	push	{r4, lr}
 80067d6:	460c      	mov	r4, r1
 80067d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067dc:	f000 f8fc 	bl	80069d8 <_read_r>
 80067e0:	2800      	cmp	r0, #0
 80067e2:	bfab      	itete	ge
 80067e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80067e6:	89a3      	ldrhlt	r3, [r4, #12]
 80067e8:	181b      	addge	r3, r3, r0
 80067ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80067ee:	bfac      	ite	ge
 80067f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80067f2:	81a3      	strhlt	r3, [r4, #12]
 80067f4:	bd10      	pop	{r4, pc}

080067f6 <__swrite>:
 80067f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067fa:	461f      	mov	r7, r3
 80067fc:	898b      	ldrh	r3, [r1, #12]
 80067fe:	05db      	lsls	r3, r3, #23
 8006800:	4605      	mov	r5, r0
 8006802:	460c      	mov	r4, r1
 8006804:	4616      	mov	r6, r2
 8006806:	d505      	bpl.n	8006814 <__swrite+0x1e>
 8006808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800680c:	2302      	movs	r3, #2
 800680e:	2200      	movs	r2, #0
 8006810:	f000 f8d0 	bl	80069b4 <_lseek_r>
 8006814:	89a3      	ldrh	r3, [r4, #12]
 8006816:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800681a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800681e:	81a3      	strh	r3, [r4, #12]
 8006820:	4632      	mov	r2, r6
 8006822:	463b      	mov	r3, r7
 8006824:	4628      	mov	r0, r5
 8006826:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800682a:	f000 b8e7 	b.w	80069fc <_write_r>

0800682e <__sseek>:
 800682e:	b510      	push	{r4, lr}
 8006830:	460c      	mov	r4, r1
 8006832:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006836:	f000 f8bd 	bl	80069b4 <_lseek_r>
 800683a:	1c43      	adds	r3, r0, #1
 800683c:	89a3      	ldrh	r3, [r4, #12]
 800683e:	bf15      	itete	ne
 8006840:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006842:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006846:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800684a:	81a3      	strheq	r3, [r4, #12]
 800684c:	bf18      	it	ne
 800684e:	81a3      	strhne	r3, [r4, #12]
 8006850:	bd10      	pop	{r4, pc}

08006852 <__sclose>:
 8006852:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006856:	f000 b89d 	b.w	8006994 <_close_r>

0800685a <__swbuf_r>:
 800685a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800685c:	460e      	mov	r6, r1
 800685e:	4614      	mov	r4, r2
 8006860:	4605      	mov	r5, r0
 8006862:	b118      	cbz	r0, 800686c <__swbuf_r+0x12>
 8006864:	6a03      	ldr	r3, [r0, #32]
 8006866:	b90b      	cbnz	r3, 800686c <__swbuf_r+0x12>
 8006868:	f7ff ff0e 	bl	8006688 <__sinit>
 800686c:	69a3      	ldr	r3, [r4, #24]
 800686e:	60a3      	str	r3, [r4, #8]
 8006870:	89a3      	ldrh	r3, [r4, #12]
 8006872:	071a      	lsls	r2, r3, #28
 8006874:	d501      	bpl.n	800687a <__swbuf_r+0x20>
 8006876:	6923      	ldr	r3, [r4, #16]
 8006878:	b943      	cbnz	r3, 800688c <__swbuf_r+0x32>
 800687a:	4621      	mov	r1, r4
 800687c:	4628      	mov	r0, r5
 800687e:	f000 f82b 	bl	80068d8 <__swsetup_r>
 8006882:	b118      	cbz	r0, 800688c <__swbuf_r+0x32>
 8006884:	f04f 37ff 	mov.w	r7, #4294967295
 8006888:	4638      	mov	r0, r7
 800688a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800688c:	6823      	ldr	r3, [r4, #0]
 800688e:	6922      	ldr	r2, [r4, #16]
 8006890:	1a98      	subs	r0, r3, r2
 8006892:	6963      	ldr	r3, [r4, #20]
 8006894:	b2f6      	uxtb	r6, r6
 8006896:	4283      	cmp	r3, r0
 8006898:	4637      	mov	r7, r6
 800689a:	dc05      	bgt.n	80068a8 <__swbuf_r+0x4e>
 800689c:	4621      	mov	r1, r4
 800689e:	4628      	mov	r0, r5
 80068a0:	f000 fd36 	bl	8007310 <_fflush_r>
 80068a4:	2800      	cmp	r0, #0
 80068a6:	d1ed      	bne.n	8006884 <__swbuf_r+0x2a>
 80068a8:	68a3      	ldr	r3, [r4, #8]
 80068aa:	3b01      	subs	r3, #1
 80068ac:	60a3      	str	r3, [r4, #8]
 80068ae:	6823      	ldr	r3, [r4, #0]
 80068b0:	1c5a      	adds	r2, r3, #1
 80068b2:	6022      	str	r2, [r4, #0]
 80068b4:	701e      	strb	r6, [r3, #0]
 80068b6:	6962      	ldr	r2, [r4, #20]
 80068b8:	1c43      	adds	r3, r0, #1
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d004      	beq.n	80068c8 <__swbuf_r+0x6e>
 80068be:	89a3      	ldrh	r3, [r4, #12]
 80068c0:	07db      	lsls	r3, r3, #31
 80068c2:	d5e1      	bpl.n	8006888 <__swbuf_r+0x2e>
 80068c4:	2e0a      	cmp	r6, #10
 80068c6:	d1df      	bne.n	8006888 <__swbuf_r+0x2e>
 80068c8:	4621      	mov	r1, r4
 80068ca:	4628      	mov	r0, r5
 80068cc:	f000 fd20 	bl	8007310 <_fflush_r>
 80068d0:	2800      	cmp	r0, #0
 80068d2:	d0d9      	beq.n	8006888 <__swbuf_r+0x2e>
 80068d4:	e7d6      	b.n	8006884 <__swbuf_r+0x2a>
	...

080068d8 <__swsetup_r>:
 80068d8:	b538      	push	{r3, r4, r5, lr}
 80068da:	4b29      	ldr	r3, [pc, #164]	@ (8006980 <__swsetup_r+0xa8>)
 80068dc:	4605      	mov	r5, r0
 80068de:	6818      	ldr	r0, [r3, #0]
 80068e0:	460c      	mov	r4, r1
 80068e2:	b118      	cbz	r0, 80068ec <__swsetup_r+0x14>
 80068e4:	6a03      	ldr	r3, [r0, #32]
 80068e6:	b90b      	cbnz	r3, 80068ec <__swsetup_r+0x14>
 80068e8:	f7ff fece 	bl	8006688 <__sinit>
 80068ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068f0:	0719      	lsls	r1, r3, #28
 80068f2:	d422      	bmi.n	800693a <__swsetup_r+0x62>
 80068f4:	06da      	lsls	r2, r3, #27
 80068f6:	d407      	bmi.n	8006908 <__swsetup_r+0x30>
 80068f8:	2209      	movs	r2, #9
 80068fa:	602a      	str	r2, [r5, #0]
 80068fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006900:	81a3      	strh	r3, [r4, #12]
 8006902:	f04f 30ff 	mov.w	r0, #4294967295
 8006906:	e033      	b.n	8006970 <__swsetup_r+0x98>
 8006908:	0758      	lsls	r0, r3, #29
 800690a:	d512      	bpl.n	8006932 <__swsetup_r+0x5a>
 800690c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800690e:	b141      	cbz	r1, 8006922 <__swsetup_r+0x4a>
 8006910:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006914:	4299      	cmp	r1, r3
 8006916:	d002      	beq.n	800691e <__swsetup_r+0x46>
 8006918:	4628      	mov	r0, r5
 800691a:	f000 f8af 	bl	8006a7c <_free_r>
 800691e:	2300      	movs	r3, #0
 8006920:	6363      	str	r3, [r4, #52]	@ 0x34
 8006922:	89a3      	ldrh	r3, [r4, #12]
 8006924:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006928:	81a3      	strh	r3, [r4, #12]
 800692a:	2300      	movs	r3, #0
 800692c:	6063      	str	r3, [r4, #4]
 800692e:	6923      	ldr	r3, [r4, #16]
 8006930:	6023      	str	r3, [r4, #0]
 8006932:	89a3      	ldrh	r3, [r4, #12]
 8006934:	f043 0308 	orr.w	r3, r3, #8
 8006938:	81a3      	strh	r3, [r4, #12]
 800693a:	6923      	ldr	r3, [r4, #16]
 800693c:	b94b      	cbnz	r3, 8006952 <__swsetup_r+0x7a>
 800693e:	89a3      	ldrh	r3, [r4, #12]
 8006940:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006944:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006948:	d003      	beq.n	8006952 <__swsetup_r+0x7a>
 800694a:	4621      	mov	r1, r4
 800694c:	4628      	mov	r0, r5
 800694e:	f000 fd2d 	bl	80073ac <__smakebuf_r>
 8006952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006956:	f013 0201 	ands.w	r2, r3, #1
 800695a:	d00a      	beq.n	8006972 <__swsetup_r+0x9a>
 800695c:	2200      	movs	r2, #0
 800695e:	60a2      	str	r2, [r4, #8]
 8006960:	6962      	ldr	r2, [r4, #20]
 8006962:	4252      	negs	r2, r2
 8006964:	61a2      	str	r2, [r4, #24]
 8006966:	6922      	ldr	r2, [r4, #16]
 8006968:	b942      	cbnz	r2, 800697c <__swsetup_r+0xa4>
 800696a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800696e:	d1c5      	bne.n	80068fc <__swsetup_r+0x24>
 8006970:	bd38      	pop	{r3, r4, r5, pc}
 8006972:	0799      	lsls	r1, r3, #30
 8006974:	bf58      	it	pl
 8006976:	6962      	ldrpl	r2, [r4, #20]
 8006978:	60a2      	str	r2, [r4, #8]
 800697a:	e7f4      	b.n	8006966 <__swsetup_r+0x8e>
 800697c:	2000      	movs	r0, #0
 800697e:	e7f7      	b.n	8006970 <__swsetup_r+0x98>
 8006980:	20000030 	.word	0x20000030

08006984 <memset>:
 8006984:	4402      	add	r2, r0
 8006986:	4603      	mov	r3, r0
 8006988:	4293      	cmp	r3, r2
 800698a:	d100      	bne.n	800698e <memset+0xa>
 800698c:	4770      	bx	lr
 800698e:	f803 1b01 	strb.w	r1, [r3], #1
 8006992:	e7f9      	b.n	8006988 <memset+0x4>

08006994 <_close_r>:
 8006994:	b538      	push	{r3, r4, r5, lr}
 8006996:	4d06      	ldr	r5, [pc, #24]	@ (80069b0 <_close_r+0x1c>)
 8006998:	2300      	movs	r3, #0
 800699a:	4604      	mov	r4, r0
 800699c:	4608      	mov	r0, r1
 800699e:	602b      	str	r3, [r5, #0]
 80069a0:	f7ff fc1c 	bl	80061dc <_close>
 80069a4:	1c43      	adds	r3, r0, #1
 80069a6:	d102      	bne.n	80069ae <_close_r+0x1a>
 80069a8:	682b      	ldr	r3, [r5, #0]
 80069aa:	b103      	cbz	r3, 80069ae <_close_r+0x1a>
 80069ac:	6023      	str	r3, [r4, #0]
 80069ae:	bd38      	pop	{r3, r4, r5, pc}
 80069b0:	20000528 	.word	0x20000528

080069b4 <_lseek_r>:
 80069b4:	b538      	push	{r3, r4, r5, lr}
 80069b6:	4d07      	ldr	r5, [pc, #28]	@ (80069d4 <_lseek_r+0x20>)
 80069b8:	4604      	mov	r4, r0
 80069ba:	4608      	mov	r0, r1
 80069bc:	4611      	mov	r1, r2
 80069be:	2200      	movs	r2, #0
 80069c0:	602a      	str	r2, [r5, #0]
 80069c2:	461a      	mov	r2, r3
 80069c4:	f7ff fbcb 	bl	800615e <_lseek>
 80069c8:	1c43      	adds	r3, r0, #1
 80069ca:	d102      	bne.n	80069d2 <_lseek_r+0x1e>
 80069cc:	682b      	ldr	r3, [r5, #0]
 80069ce:	b103      	cbz	r3, 80069d2 <_lseek_r+0x1e>
 80069d0:	6023      	str	r3, [r4, #0]
 80069d2:	bd38      	pop	{r3, r4, r5, pc}
 80069d4:	20000528 	.word	0x20000528

080069d8 <_read_r>:
 80069d8:	b538      	push	{r3, r4, r5, lr}
 80069da:	4d07      	ldr	r5, [pc, #28]	@ (80069f8 <_read_r+0x20>)
 80069dc:	4604      	mov	r4, r0
 80069de:	4608      	mov	r0, r1
 80069e0:	4611      	mov	r1, r2
 80069e2:	2200      	movs	r2, #0
 80069e4:	602a      	str	r2, [r5, #0]
 80069e6:	461a      	mov	r2, r3
 80069e8:	f7ff fb63 	bl	80060b2 <_read>
 80069ec:	1c43      	adds	r3, r0, #1
 80069ee:	d102      	bne.n	80069f6 <_read_r+0x1e>
 80069f0:	682b      	ldr	r3, [r5, #0]
 80069f2:	b103      	cbz	r3, 80069f6 <_read_r+0x1e>
 80069f4:	6023      	str	r3, [r4, #0]
 80069f6:	bd38      	pop	{r3, r4, r5, pc}
 80069f8:	20000528 	.word	0x20000528

080069fc <_write_r>:
 80069fc:	b538      	push	{r3, r4, r5, lr}
 80069fe:	4d07      	ldr	r5, [pc, #28]	@ (8006a1c <_write_r+0x20>)
 8006a00:	4604      	mov	r4, r0
 8006a02:	4608      	mov	r0, r1
 8006a04:	4611      	mov	r1, r2
 8006a06:	2200      	movs	r2, #0
 8006a08:	602a      	str	r2, [r5, #0]
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	f7ff fbb9 	bl	8006182 <_write>
 8006a10:	1c43      	adds	r3, r0, #1
 8006a12:	d102      	bne.n	8006a1a <_write_r+0x1e>
 8006a14:	682b      	ldr	r3, [r5, #0]
 8006a16:	b103      	cbz	r3, 8006a1a <_write_r+0x1e>
 8006a18:	6023      	str	r3, [r4, #0]
 8006a1a:	bd38      	pop	{r3, r4, r5, pc}
 8006a1c:	20000528 	.word	0x20000528

08006a20 <__errno>:
 8006a20:	4b01      	ldr	r3, [pc, #4]	@ (8006a28 <__errno+0x8>)
 8006a22:	6818      	ldr	r0, [r3, #0]
 8006a24:	4770      	bx	lr
 8006a26:	bf00      	nop
 8006a28:	20000030 	.word	0x20000030

08006a2c <__libc_init_array>:
 8006a2c:	b570      	push	{r4, r5, r6, lr}
 8006a2e:	4d0d      	ldr	r5, [pc, #52]	@ (8006a64 <__libc_init_array+0x38>)
 8006a30:	4c0d      	ldr	r4, [pc, #52]	@ (8006a68 <__libc_init_array+0x3c>)
 8006a32:	1b64      	subs	r4, r4, r5
 8006a34:	10a4      	asrs	r4, r4, #2
 8006a36:	2600      	movs	r6, #0
 8006a38:	42a6      	cmp	r6, r4
 8006a3a:	d109      	bne.n	8006a50 <__libc_init_array+0x24>
 8006a3c:	4d0b      	ldr	r5, [pc, #44]	@ (8006a6c <__libc_init_array+0x40>)
 8006a3e:	4c0c      	ldr	r4, [pc, #48]	@ (8006a70 <__libc_init_array+0x44>)
 8006a40:	f000 fd22 	bl	8007488 <_init>
 8006a44:	1b64      	subs	r4, r4, r5
 8006a46:	10a4      	asrs	r4, r4, #2
 8006a48:	2600      	movs	r6, #0
 8006a4a:	42a6      	cmp	r6, r4
 8006a4c:	d105      	bne.n	8006a5a <__libc_init_array+0x2e>
 8006a4e:	bd70      	pop	{r4, r5, r6, pc}
 8006a50:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a54:	4798      	blx	r3
 8006a56:	3601      	adds	r6, #1
 8006a58:	e7ee      	b.n	8006a38 <__libc_init_array+0xc>
 8006a5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a5e:	4798      	blx	r3
 8006a60:	3601      	adds	r6, #1
 8006a62:	e7f2      	b.n	8006a4a <__libc_init_array+0x1e>
 8006a64:	0800870c 	.word	0x0800870c
 8006a68:	0800870c 	.word	0x0800870c
 8006a6c:	0800870c 	.word	0x0800870c
 8006a70:	08008710 	.word	0x08008710

08006a74 <__retarget_lock_init_recursive>:
 8006a74:	4770      	bx	lr

08006a76 <__retarget_lock_acquire_recursive>:
 8006a76:	4770      	bx	lr

08006a78 <__retarget_lock_release_recursive>:
 8006a78:	4770      	bx	lr
	...

08006a7c <_free_r>:
 8006a7c:	b538      	push	{r3, r4, r5, lr}
 8006a7e:	4605      	mov	r5, r0
 8006a80:	2900      	cmp	r1, #0
 8006a82:	d041      	beq.n	8006b08 <_free_r+0x8c>
 8006a84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a88:	1f0c      	subs	r4, r1, #4
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	bfb8      	it	lt
 8006a8e:	18e4      	addlt	r4, r4, r3
 8006a90:	f000 f8e0 	bl	8006c54 <__malloc_lock>
 8006a94:	4a1d      	ldr	r2, [pc, #116]	@ (8006b0c <_free_r+0x90>)
 8006a96:	6813      	ldr	r3, [r2, #0]
 8006a98:	b933      	cbnz	r3, 8006aa8 <_free_r+0x2c>
 8006a9a:	6063      	str	r3, [r4, #4]
 8006a9c:	6014      	str	r4, [r2, #0]
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006aa4:	f000 b8dc 	b.w	8006c60 <__malloc_unlock>
 8006aa8:	42a3      	cmp	r3, r4
 8006aaa:	d908      	bls.n	8006abe <_free_r+0x42>
 8006aac:	6820      	ldr	r0, [r4, #0]
 8006aae:	1821      	adds	r1, r4, r0
 8006ab0:	428b      	cmp	r3, r1
 8006ab2:	bf01      	itttt	eq
 8006ab4:	6819      	ldreq	r1, [r3, #0]
 8006ab6:	685b      	ldreq	r3, [r3, #4]
 8006ab8:	1809      	addeq	r1, r1, r0
 8006aba:	6021      	streq	r1, [r4, #0]
 8006abc:	e7ed      	b.n	8006a9a <_free_r+0x1e>
 8006abe:	461a      	mov	r2, r3
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	b10b      	cbz	r3, 8006ac8 <_free_r+0x4c>
 8006ac4:	42a3      	cmp	r3, r4
 8006ac6:	d9fa      	bls.n	8006abe <_free_r+0x42>
 8006ac8:	6811      	ldr	r1, [r2, #0]
 8006aca:	1850      	adds	r0, r2, r1
 8006acc:	42a0      	cmp	r0, r4
 8006ace:	d10b      	bne.n	8006ae8 <_free_r+0x6c>
 8006ad0:	6820      	ldr	r0, [r4, #0]
 8006ad2:	4401      	add	r1, r0
 8006ad4:	1850      	adds	r0, r2, r1
 8006ad6:	4283      	cmp	r3, r0
 8006ad8:	6011      	str	r1, [r2, #0]
 8006ada:	d1e0      	bne.n	8006a9e <_free_r+0x22>
 8006adc:	6818      	ldr	r0, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	6053      	str	r3, [r2, #4]
 8006ae2:	4408      	add	r0, r1
 8006ae4:	6010      	str	r0, [r2, #0]
 8006ae6:	e7da      	b.n	8006a9e <_free_r+0x22>
 8006ae8:	d902      	bls.n	8006af0 <_free_r+0x74>
 8006aea:	230c      	movs	r3, #12
 8006aec:	602b      	str	r3, [r5, #0]
 8006aee:	e7d6      	b.n	8006a9e <_free_r+0x22>
 8006af0:	6820      	ldr	r0, [r4, #0]
 8006af2:	1821      	adds	r1, r4, r0
 8006af4:	428b      	cmp	r3, r1
 8006af6:	bf04      	itt	eq
 8006af8:	6819      	ldreq	r1, [r3, #0]
 8006afa:	685b      	ldreq	r3, [r3, #4]
 8006afc:	6063      	str	r3, [r4, #4]
 8006afe:	bf04      	itt	eq
 8006b00:	1809      	addeq	r1, r1, r0
 8006b02:	6021      	streq	r1, [r4, #0]
 8006b04:	6054      	str	r4, [r2, #4]
 8006b06:	e7ca      	b.n	8006a9e <_free_r+0x22>
 8006b08:	bd38      	pop	{r3, r4, r5, pc}
 8006b0a:	bf00      	nop
 8006b0c:	20000534 	.word	0x20000534

08006b10 <sbrk_aligned>:
 8006b10:	b570      	push	{r4, r5, r6, lr}
 8006b12:	4e0f      	ldr	r6, [pc, #60]	@ (8006b50 <sbrk_aligned+0x40>)
 8006b14:	460c      	mov	r4, r1
 8006b16:	6831      	ldr	r1, [r6, #0]
 8006b18:	4605      	mov	r5, r0
 8006b1a:	b911      	cbnz	r1, 8006b22 <sbrk_aligned+0x12>
 8006b1c:	f000 fca4 	bl	8007468 <_sbrk_r>
 8006b20:	6030      	str	r0, [r6, #0]
 8006b22:	4621      	mov	r1, r4
 8006b24:	4628      	mov	r0, r5
 8006b26:	f000 fc9f 	bl	8007468 <_sbrk_r>
 8006b2a:	1c43      	adds	r3, r0, #1
 8006b2c:	d103      	bne.n	8006b36 <sbrk_aligned+0x26>
 8006b2e:	f04f 34ff 	mov.w	r4, #4294967295
 8006b32:	4620      	mov	r0, r4
 8006b34:	bd70      	pop	{r4, r5, r6, pc}
 8006b36:	1cc4      	adds	r4, r0, #3
 8006b38:	f024 0403 	bic.w	r4, r4, #3
 8006b3c:	42a0      	cmp	r0, r4
 8006b3e:	d0f8      	beq.n	8006b32 <sbrk_aligned+0x22>
 8006b40:	1a21      	subs	r1, r4, r0
 8006b42:	4628      	mov	r0, r5
 8006b44:	f000 fc90 	bl	8007468 <_sbrk_r>
 8006b48:	3001      	adds	r0, #1
 8006b4a:	d1f2      	bne.n	8006b32 <sbrk_aligned+0x22>
 8006b4c:	e7ef      	b.n	8006b2e <sbrk_aligned+0x1e>
 8006b4e:	bf00      	nop
 8006b50:	20000530 	.word	0x20000530

08006b54 <_malloc_r>:
 8006b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b58:	1ccd      	adds	r5, r1, #3
 8006b5a:	f025 0503 	bic.w	r5, r5, #3
 8006b5e:	3508      	adds	r5, #8
 8006b60:	2d0c      	cmp	r5, #12
 8006b62:	bf38      	it	cc
 8006b64:	250c      	movcc	r5, #12
 8006b66:	2d00      	cmp	r5, #0
 8006b68:	4606      	mov	r6, r0
 8006b6a:	db01      	blt.n	8006b70 <_malloc_r+0x1c>
 8006b6c:	42a9      	cmp	r1, r5
 8006b6e:	d904      	bls.n	8006b7a <_malloc_r+0x26>
 8006b70:	230c      	movs	r3, #12
 8006b72:	6033      	str	r3, [r6, #0]
 8006b74:	2000      	movs	r0, #0
 8006b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c50 <_malloc_r+0xfc>
 8006b7e:	f000 f869 	bl	8006c54 <__malloc_lock>
 8006b82:	f8d8 3000 	ldr.w	r3, [r8]
 8006b86:	461c      	mov	r4, r3
 8006b88:	bb44      	cbnz	r4, 8006bdc <_malloc_r+0x88>
 8006b8a:	4629      	mov	r1, r5
 8006b8c:	4630      	mov	r0, r6
 8006b8e:	f7ff ffbf 	bl	8006b10 <sbrk_aligned>
 8006b92:	1c43      	adds	r3, r0, #1
 8006b94:	4604      	mov	r4, r0
 8006b96:	d158      	bne.n	8006c4a <_malloc_r+0xf6>
 8006b98:	f8d8 4000 	ldr.w	r4, [r8]
 8006b9c:	4627      	mov	r7, r4
 8006b9e:	2f00      	cmp	r7, #0
 8006ba0:	d143      	bne.n	8006c2a <_malloc_r+0xd6>
 8006ba2:	2c00      	cmp	r4, #0
 8006ba4:	d04b      	beq.n	8006c3e <_malloc_r+0xea>
 8006ba6:	6823      	ldr	r3, [r4, #0]
 8006ba8:	4639      	mov	r1, r7
 8006baa:	4630      	mov	r0, r6
 8006bac:	eb04 0903 	add.w	r9, r4, r3
 8006bb0:	f000 fc5a 	bl	8007468 <_sbrk_r>
 8006bb4:	4581      	cmp	r9, r0
 8006bb6:	d142      	bne.n	8006c3e <_malloc_r+0xea>
 8006bb8:	6821      	ldr	r1, [r4, #0]
 8006bba:	1a6d      	subs	r5, r5, r1
 8006bbc:	4629      	mov	r1, r5
 8006bbe:	4630      	mov	r0, r6
 8006bc0:	f7ff ffa6 	bl	8006b10 <sbrk_aligned>
 8006bc4:	3001      	adds	r0, #1
 8006bc6:	d03a      	beq.n	8006c3e <_malloc_r+0xea>
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	442b      	add	r3, r5
 8006bcc:	6023      	str	r3, [r4, #0]
 8006bce:	f8d8 3000 	ldr.w	r3, [r8]
 8006bd2:	685a      	ldr	r2, [r3, #4]
 8006bd4:	bb62      	cbnz	r2, 8006c30 <_malloc_r+0xdc>
 8006bd6:	f8c8 7000 	str.w	r7, [r8]
 8006bda:	e00f      	b.n	8006bfc <_malloc_r+0xa8>
 8006bdc:	6822      	ldr	r2, [r4, #0]
 8006bde:	1b52      	subs	r2, r2, r5
 8006be0:	d420      	bmi.n	8006c24 <_malloc_r+0xd0>
 8006be2:	2a0b      	cmp	r2, #11
 8006be4:	d917      	bls.n	8006c16 <_malloc_r+0xc2>
 8006be6:	1961      	adds	r1, r4, r5
 8006be8:	42a3      	cmp	r3, r4
 8006bea:	6025      	str	r5, [r4, #0]
 8006bec:	bf18      	it	ne
 8006bee:	6059      	strne	r1, [r3, #4]
 8006bf0:	6863      	ldr	r3, [r4, #4]
 8006bf2:	bf08      	it	eq
 8006bf4:	f8c8 1000 	streq.w	r1, [r8]
 8006bf8:	5162      	str	r2, [r4, r5]
 8006bfa:	604b      	str	r3, [r1, #4]
 8006bfc:	4630      	mov	r0, r6
 8006bfe:	f000 f82f 	bl	8006c60 <__malloc_unlock>
 8006c02:	f104 000b 	add.w	r0, r4, #11
 8006c06:	1d23      	adds	r3, r4, #4
 8006c08:	f020 0007 	bic.w	r0, r0, #7
 8006c0c:	1ac2      	subs	r2, r0, r3
 8006c0e:	bf1c      	itt	ne
 8006c10:	1a1b      	subne	r3, r3, r0
 8006c12:	50a3      	strne	r3, [r4, r2]
 8006c14:	e7af      	b.n	8006b76 <_malloc_r+0x22>
 8006c16:	6862      	ldr	r2, [r4, #4]
 8006c18:	42a3      	cmp	r3, r4
 8006c1a:	bf0c      	ite	eq
 8006c1c:	f8c8 2000 	streq.w	r2, [r8]
 8006c20:	605a      	strne	r2, [r3, #4]
 8006c22:	e7eb      	b.n	8006bfc <_malloc_r+0xa8>
 8006c24:	4623      	mov	r3, r4
 8006c26:	6864      	ldr	r4, [r4, #4]
 8006c28:	e7ae      	b.n	8006b88 <_malloc_r+0x34>
 8006c2a:	463c      	mov	r4, r7
 8006c2c:	687f      	ldr	r7, [r7, #4]
 8006c2e:	e7b6      	b.n	8006b9e <_malloc_r+0x4a>
 8006c30:	461a      	mov	r2, r3
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	42a3      	cmp	r3, r4
 8006c36:	d1fb      	bne.n	8006c30 <_malloc_r+0xdc>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	6053      	str	r3, [r2, #4]
 8006c3c:	e7de      	b.n	8006bfc <_malloc_r+0xa8>
 8006c3e:	230c      	movs	r3, #12
 8006c40:	6033      	str	r3, [r6, #0]
 8006c42:	4630      	mov	r0, r6
 8006c44:	f000 f80c 	bl	8006c60 <__malloc_unlock>
 8006c48:	e794      	b.n	8006b74 <_malloc_r+0x20>
 8006c4a:	6005      	str	r5, [r0, #0]
 8006c4c:	e7d6      	b.n	8006bfc <_malloc_r+0xa8>
 8006c4e:	bf00      	nop
 8006c50:	20000534 	.word	0x20000534

08006c54 <__malloc_lock>:
 8006c54:	4801      	ldr	r0, [pc, #4]	@ (8006c5c <__malloc_lock+0x8>)
 8006c56:	f7ff bf0e 	b.w	8006a76 <__retarget_lock_acquire_recursive>
 8006c5a:	bf00      	nop
 8006c5c:	2000052c 	.word	0x2000052c

08006c60 <__malloc_unlock>:
 8006c60:	4801      	ldr	r0, [pc, #4]	@ (8006c68 <__malloc_unlock+0x8>)
 8006c62:	f7ff bf09 	b.w	8006a78 <__retarget_lock_release_recursive>
 8006c66:	bf00      	nop
 8006c68:	2000052c 	.word	0x2000052c

08006c6c <__sfputc_r>:
 8006c6c:	6893      	ldr	r3, [r2, #8]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	b410      	push	{r4}
 8006c74:	6093      	str	r3, [r2, #8]
 8006c76:	da08      	bge.n	8006c8a <__sfputc_r+0x1e>
 8006c78:	6994      	ldr	r4, [r2, #24]
 8006c7a:	42a3      	cmp	r3, r4
 8006c7c:	db01      	blt.n	8006c82 <__sfputc_r+0x16>
 8006c7e:	290a      	cmp	r1, #10
 8006c80:	d103      	bne.n	8006c8a <__sfputc_r+0x1e>
 8006c82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c86:	f7ff bde8 	b.w	800685a <__swbuf_r>
 8006c8a:	6813      	ldr	r3, [r2, #0]
 8006c8c:	1c58      	adds	r0, r3, #1
 8006c8e:	6010      	str	r0, [r2, #0]
 8006c90:	7019      	strb	r1, [r3, #0]
 8006c92:	4608      	mov	r0, r1
 8006c94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c98:	4770      	bx	lr

08006c9a <__sfputs_r>:
 8006c9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c9c:	4606      	mov	r6, r0
 8006c9e:	460f      	mov	r7, r1
 8006ca0:	4614      	mov	r4, r2
 8006ca2:	18d5      	adds	r5, r2, r3
 8006ca4:	42ac      	cmp	r4, r5
 8006ca6:	d101      	bne.n	8006cac <__sfputs_r+0x12>
 8006ca8:	2000      	movs	r0, #0
 8006caa:	e007      	b.n	8006cbc <__sfputs_r+0x22>
 8006cac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cb0:	463a      	mov	r2, r7
 8006cb2:	4630      	mov	r0, r6
 8006cb4:	f7ff ffda 	bl	8006c6c <__sfputc_r>
 8006cb8:	1c43      	adds	r3, r0, #1
 8006cba:	d1f3      	bne.n	8006ca4 <__sfputs_r+0xa>
 8006cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006cc0 <_vfiprintf_r>:
 8006cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc4:	460d      	mov	r5, r1
 8006cc6:	b09d      	sub	sp, #116	@ 0x74
 8006cc8:	4614      	mov	r4, r2
 8006cca:	4698      	mov	r8, r3
 8006ccc:	4606      	mov	r6, r0
 8006cce:	b118      	cbz	r0, 8006cd8 <_vfiprintf_r+0x18>
 8006cd0:	6a03      	ldr	r3, [r0, #32]
 8006cd2:	b90b      	cbnz	r3, 8006cd8 <_vfiprintf_r+0x18>
 8006cd4:	f7ff fcd8 	bl	8006688 <__sinit>
 8006cd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cda:	07d9      	lsls	r1, r3, #31
 8006cdc:	d405      	bmi.n	8006cea <_vfiprintf_r+0x2a>
 8006cde:	89ab      	ldrh	r3, [r5, #12]
 8006ce0:	059a      	lsls	r2, r3, #22
 8006ce2:	d402      	bmi.n	8006cea <_vfiprintf_r+0x2a>
 8006ce4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ce6:	f7ff fec6 	bl	8006a76 <__retarget_lock_acquire_recursive>
 8006cea:	89ab      	ldrh	r3, [r5, #12]
 8006cec:	071b      	lsls	r3, r3, #28
 8006cee:	d501      	bpl.n	8006cf4 <_vfiprintf_r+0x34>
 8006cf0:	692b      	ldr	r3, [r5, #16]
 8006cf2:	b99b      	cbnz	r3, 8006d1c <_vfiprintf_r+0x5c>
 8006cf4:	4629      	mov	r1, r5
 8006cf6:	4630      	mov	r0, r6
 8006cf8:	f7ff fdee 	bl	80068d8 <__swsetup_r>
 8006cfc:	b170      	cbz	r0, 8006d1c <_vfiprintf_r+0x5c>
 8006cfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d00:	07dc      	lsls	r4, r3, #31
 8006d02:	d504      	bpl.n	8006d0e <_vfiprintf_r+0x4e>
 8006d04:	f04f 30ff 	mov.w	r0, #4294967295
 8006d08:	b01d      	add	sp, #116	@ 0x74
 8006d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d0e:	89ab      	ldrh	r3, [r5, #12]
 8006d10:	0598      	lsls	r0, r3, #22
 8006d12:	d4f7      	bmi.n	8006d04 <_vfiprintf_r+0x44>
 8006d14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d16:	f7ff feaf 	bl	8006a78 <__retarget_lock_release_recursive>
 8006d1a:	e7f3      	b.n	8006d04 <_vfiprintf_r+0x44>
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d20:	2320      	movs	r3, #32
 8006d22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d26:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d2a:	2330      	movs	r3, #48	@ 0x30
 8006d2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006edc <_vfiprintf_r+0x21c>
 8006d30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d34:	f04f 0901 	mov.w	r9, #1
 8006d38:	4623      	mov	r3, r4
 8006d3a:	469a      	mov	sl, r3
 8006d3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d40:	b10a      	cbz	r2, 8006d46 <_vfiprintf_r+0x86>
 8006d42:	2a25      	cmp	r2, #37	@ 0x25
 8006d44:	d1f9      	bne.n	8006d3a <_vfiprintf_r+0x7a>
 8006d46:	ebba 0b04 	subs.w	fp, sl, r4
 8006d4a:	d00b      	beq.n	8006d64 <_vfiprintf_r+0xa4>
 8006d4c:	465b      	mov	r3, fp
 8006d4e:	4622      	mov	r2, r4
 8006d50:	4629      	mov	r1, r5
 8006d52:	4630      	mov	r0, r6
 8006d54:	f7ff ffa1 	bl	8006c9a <__sfputs_r>
 8006d58:	3001      	adds	r0, #1
 8006d5a:	f000 80a7 	beq.w	8006eac <_vfiprintf_r+0x1ec>
 8006d5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d60:	445a      	add	r2, fp
 8006d62:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d64:	f89a 3000 	ldrb.w	r3, [sl]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	f000 809f 	beq.w	8006eac <_vfiprintf_r+0x1ec>
 8006d6e:	2300      	movs	r3, #0
 8006d70:	f04f 32ff 	mov.w	r2, #4294967295
 8006d74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d78:	f10a 0a01 	add.w	sl, sl, #1
 8006d7c:	9304      	str	r3, [sp, #16]
 8006d7e:	9307      	str	r3, [sp, #28]
 8006d80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006d84:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d86:	4654      	mov	r4, sl
 8006d88:	2205      	movs	r2, #5
 8006d8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d8e:	4853      	ldr	r0, [pc, #332]	@ (8006edc <_vfiprintf_r+0x21c>)
 8006d90:	f7f9 fa36 	bl	8000200 <memchr>
 8006d94:	9a04      	ldr	r2, [sp, #16]
 8006d96:	b9d8      	cbnz	r0, 8006dd0 <_vfiprintf_r+0x110>
 8006d98:	06d1      	lsls	r1, r2, #27
 8006d9a:	bf44      	itt	mi
 8006d9c:	2320      	movmi	r3, #32
 8006d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006da2:	0713      	lsls	r3, r2, #28
 8006da4:	bf44      	itt	mi
 8006da6:	232b      	movmi	r3, #43	@ 0x2b
 8006da8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006dac:	f89a 3000 	ldrb.w	r3, [sl]
 8006db0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006db2:	d015      	beq.n	8006de0 <_vfiprintf_r+0x120>
 8006db4:	9a07      	ldr	r2, [sp, #28]
 8006db6:	4654      	mov	r4, sl
 8006db8:	2000      	movs	r0, #0
 8006dba:	f04f 0c0a 	mov.w	ip, #10
 8006dbe:	4621      	mov	r1, r4
 8006dc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006dc4:	3b30      	subs	r3, #48	@ 0x30
 8006dc6:	2b09      	cmp	r3, #9
 8006dc8:	d94b      	bls.n	8006e62 <_vfiprintf_r+0x1a2>
 8006dca:	b1b0      	cbz	r0, 8006dfa <_vfiprintf_r+0x13a>
 8006dcc:	9207      	str	r2, [sp, #28]
 8006dce:	e014      	b.n	8006dfa <_vfiprintf_r+0x13a>
 8006dd0:	eba0 0308 	sub.w	r3, r0, r8
 8006dd4:	fa09 f303 	lsl.w	r3, r9, r3
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	9304      	str	r3, [sp, #16]
 8006ddc:	46a2      	mov	sl, r4
 8006dde:	e7d2      	b.n	8006d86 <_vfiprintf_r+0xc6>
 8006de0:	9b03      	ldr	r3, [sp, #12]
 8006de2:	1d19      	adds	r1, r3, #4
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	9103      	str	r1, [sp, #12]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	bfbb      	ittet	lt
 8006dec:	425b      	neglt	r3, r3
 8006dee:	f042 0202 	orrlt.w	r2, r2, #2
 8006df2:	9307      	strge	r3, [sp, #28]
 8006df4:	9307      	strlt	r3, [sp, #28]
 8006df6:	bfb8      	it	lt
 8006df8:	9204      	strlt	r2, [sp, #16]
 8006dfa:	7823      	ldrb	r3, [r4, #0]
 8006dfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8006dfe:	d10a      	bne.n	8006e16 <_vfiprintf_r+0x156>
 8006e00:	7863      	ldrb	r3, [r4, #1]
 8006e02:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e04:	d132      	bne.n	8006e6c <_vfiprintf_r+0x1ac>
 8006e06:	9b03      	ldr	r3, [sp, #12]
 8006e08:	1d1a      	adds	r2, r3, #4
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	9203      	str	r2, [sp, #12]
 8006e0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e12:	3402      	adds	r4, #2
 8006e14:	9305      	str	r3, [sp, #20]
 8006e16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006eec <_vfiprintf_r+0x22c>
 8006e1a:	7821      	ldrb	r1, [r4, #0]
 8006e1c:	2203      	movs	r2, #3
 8006e1e:	4650      	mov	r0, sl
 8006e20:	f7f9 f9ee 	bl	8000200 <memchr>
 8006e24:	b138      	cbz	r0, 8006e36 <_vfiprintf_r+0x176>
 8006e26:	9b04      	ldr	r3, [sp, #16]
 8006e28:	eba0 000a 	sub.w	r0, r0, sl
 8006e2c:	2240      	movs	r2, #64	@ 0x40
 8006e2e:	4082      	lsls	r2, r0
 8006e30:	4313      	orrs	r3, r2
 8006e32:	3401      	adds	r4, #1
 8006e34:	9304      	str	r3, [sp, #16]
 8006e36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e3a:	4829      	ldr	r0, [pc, #164]	@ (8006ee0 <_vfiprintf_r+0x220>)
 8006e3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e40:	2206      	movs	r2, #6
 8006e42:	f7f9 f9dd 	bl	8000200 <memchr>
 8006e46:	2800      	cmp	r0, #0
 8006e48:	d03f      	beq.n	8006eca <_vfiprintf_r+0x20a>
 8006e4a:	4b26      	ldr	r3, [pc, #152]	@ (8006ee4 <_vfiprintf_r+0x224>)
 8006e4c:	bb1b      	cbnz	r3, 8006e96 <_vfiprintf_r+0x1d6>
 8006e4e:	9b03      	ldr	r3, [sp, #12]
 8006e50:	3307      	adds	r3, #7
 8006e52:	f023 0307 	bic.w	r3, r3, #7
 8006e56:	3308      	adds	r3, #8
 8006e58:	9303      	str	r3, [sp, #12]
 8006e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e5c:	443b      	add	r3, r7
 8006e5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e60:	e76a      	b.n	8006d38 <_vfiprintf_r+0x78>
 8006e62:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e66:	460c      	mov	r4, r1
 8006e68:	2001      	movs	r0, #1
 8006e6a:	e7a8      	b.n	8006dbe <_vfiprintf_r+0xfe>
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	3401      	adds	r4, #1
 8006e70:	9305      	str	r3, [sp, #20]
 8006e72:	4619      	mov	r1, r3
 8006e74:	f04f 0c0a 	mov.w	ip, #10
 8006e78:	4620      	mov	r0, r4
 8006e7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e7e:	3a30      	subs	r2, #48	@ 0x30
 8006e80:	2a09      	cmp	r2, #9
 8006e82:	d903      	bls.n	8006e8c <_vfiprintf_r+0x1cc>
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d0c6      	beq.n	8006e16 <_vfiprintf_r+0x156>
 8006e88:	9105      	str	r1, [sp, #20]
 8006e8a:	e7c4      	b.n	8006e16 <_vfiprintf_r+0x156>
 8006e8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e90:	4604      	mov	r4, r0
 8006e92:	2301      	movs	r3, #1
 8006e94:	e7f0      	b.n	8006e78 <_vfiprintf_r+0x1b8>
 8006e96:	ab03      	add	r3, sp, #12
 8006e98:	9300      	str	r3, [sp, #0]
 8006e9a:	462a      	mov	r2, r5
 8006e9c:	4b12      	ldr	r3, [pc, #72]	@ (8006ee8 <_vfiprintf_r+0x228>)
 8006e9e:	a904      	add	r1, sp, #16
 8006ea0:	4630      	mov	r0, r6
 8006ea2:	f3af 8000 	nop.w
 8006ea6:	4607      	mov	r7, r0
 8006ea8:	1c78      	adds	r0, r7, #1
 8006eaa:	d1d6      	bne.n	8006e5a <_vfiprintf_r+0x19a>
 8006eac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006eae:	07d9      	lsls	r1, r3, #31
 8006eb0:	d405      	bmi.n	8006ebe <_vfiprintf_r+0x1fe>
 8006eb2:	89ab      	ldrh	r3, [r5, #12]
 8006eb4:	059a      	lsls	r2, r3, #22
 8006eb6:	d402      	bmi.n	8006ebe <_vfiprintf_r+0x1fe>
 8006eb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006eba:	f7ff fddd 	bl	8006a78 <__retarget_lock_release_recursive>
 8006ebe:	89ab      	ldrh	r3, [r5, #12]
 8006ec0:	065b      	lsls	r3, r3, #25
 8006ec2:	f53f af1f 	bmi.w	8006d04 <_vfiprintf_r+0x44>
 8006ec6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ec8:	e71e      	b.n	8006d08 <_vfiprintf_r+0x48>
 8006eca:	ab03      	add	r3, sp, #12
 8006ecc:	9300      	str	r3, [sp, #0]
 8006ece:	462a      	mov	r2, r5
 8006ed0:	4b05      	ldr	r3, [pc, #20]	@ (8006ee8 <_vfiprintf_r+0x228>)
 8006ed2:	a904      	add	r1, sp, #16
 8006ed4:	4630      	mov	r0, r6
 8006ed6:	f000 f879 	bl	8006fcc <_printf_i>
 8006eda:	e7e4      	b.n	8006ea6 <_vfiprintf_r+0x1e6>
 8006edc:	080086ce 	.word	0x080086ce
 8006ee0:	080086d8 	.word	0x080086d8
 8006ee4:	00000000 	.word	0x00000000
 8006ee8:	08006c9b 	.word	0x08006c9b
 8006eec:	080086d4 	.word	0x080086d4

08006ef0 <_printf_common>:
 8006ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ef4:	4616      	mov	r6, r2
 8006ef6:	4698      	mov	r8, r3
 8006ef8:	688a      	ldr	r2, [r1, #8]
 8006efa:	690b      	ldr	r3, [r1, #16]
 8006efc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f00:	4293      	cmp	r3, r2
 8006f02:	bfb8      	it	lt
 8006f04:	4613      	movlt	r3, r2
 8006f06:	6033      	str	r3, [r6, #0]
 8006f08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006f0c:	4607      	mov	r7, r0
 8006f0e:	460c      	mov	r4, r1
 8006f10:	b10a      	cbz	r2, 8006f16 <_printf_common+0x26>
 8006f12:	3301      	adds	r3, #1
 8006f14:	6033      	str	r3, [r6, #0]
 8006f16:	6823      	ldr	r3, [r4, #0]
 8006f18:	0699      	lsls	r1, r3, #26
 8006f1a:	bf42      	ittt	mi
 8006f1c:	6833      	ldrmi	r3, [r6, #0]
 8006f1e:	3302      	addmi	r3, #2
 8006f20:	6033      	strmi	r3, [r6, #0]
 8006f22:	6825      	ldr	r5, [r4, #0]
 8006f24:	f015 0506 	ands.w	r5, r5, #6
 8006f28:	d106      	bne.n	8006f38 <_printf_common+0x48>
 8006f2a:	f104 0a19 	add.w	sl, r4, #25
 8006f2e:	68e3      	ldr	r3, [r4, #12]
 8006f30:	6832      	ldr	r2, [r6, #0]
 8006f32:	1a9b      	subs	r3, r3, r2
 8006f34:	42ab      	cmp	r3, r5
 8006f36:	dc26      	bgt.n	8006f86 <_printf_common+0x96>
 8006f38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006f3c:	6822      	ldr	r2, [r4, #0]
 8006f3e:	3b00      	subs	r3, #0
 8006f40:	bf18      	it	ne
 8006f42:	2301      	movne	r3, #1
 8006f44:	0692      	lsls	r2, r2, #26
 8006f46:	d42b      	bmi.n	8006fa0 <_printf_common+0xb0>
 8006f48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006f4c:	4641      	mov	r1, r8
 8006f4e:	4638      	mov	r0, r7
 8006f50:	47c8      	blx	r9
 8006f52:	3001      	adds	r0, #1
 8006f54:	d01e      	beq.n	8006f94 <_printf_common+0xa4>
 8006f56:	6823      	ldr	r3, [r4, #0]
 8006f58:	6922      	ldr	r2, [r4, #16]
 8006f5a:	f003 0306 	and.w	r3, r3, #6
 8006f5e:	2b04      	cmp	r3, #4
 8006f60:	bf02      	ittt	eq
 8006f62:	68e5      	ldreq	r5, [r4, #12]
 8006f64:	6833      	ldreq	r3, [r6, #0]
 8006f66:	1aed      	subeq	r5, r5, r3
 8006f68:	68a3      	ldr	r3, [r4, #8]
 8006f6a:	bf0c      	ite	eq
 8006f6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f70:	2500      	movne	r5, #0
 8006f72:	4293      	cmp	r3, r2
 8006f74:	bfc4      	itt	gt
 8006f76:	1a9b      	subgt	r3, r3, r2
 8006f78:	18ed      	addgt	r5, r5, r3
 8006f7a:	2600      	movs	r6, #0
 8006f7c:	341a      	adds	r4, #26
 8006f7e:	42b5      	cmp	r5, r6
 8006f80:	d11a      	bne.n	8006fb8 <_printf_common+0xc8>
 8006f82:	2000      	movs	r0, #0
 8006f84:	e008      	b.n	8006f98 <_printf_common+0xa8>
 8006f86:	2301      	movs	r3, #1
 8006f88:	4652      	mov	r2, sl
 8006f8a:	4641      	mov	r1, r8
 8006f8c:	4638      	mov	r0, r7
 8006f8e:	47c8      	blx	r9
 8006f90:	3001      	adds	r0, #1
 8006f92:	d103      	bne.n	8006f9c <_printf_common+0xac>
 8006f94:	f04f 30ff 	mov.w	r0, #4294967295
 8006f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f9c:	3501      	adds	r5, #1
 8006f9e:	e7c6      	b.n	8006f2e <_printf_common+0x3e>
 8006fa0:	18e1      	adds	r1, r4, r3
 8006fa2:	1c5a      	adds	r2, r3, #1
 8006fa4:	2030      	movs	r0, #48	@ 0x30
 8006fa6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006faa:	4422      	add	r2, r4
 8006fac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006fb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006fb4:	3302      	adds	r3, #2
 8006fb6:	e7c7      	b.n	8006f48 <_printf_common+0x58>
 8006fb8:	2301      	movs	r3, #1
 8006fba:	4622      	mov	r2, r4
 8006fbc:	4641      	mov	r1, r8
 8006fbe:	4638      	mov	r0, r7
 8006fc0:	47c8      	blx	r9
 8006fc2:	3001      	adds	r0, #1
 8006fc4:	d0e6      	beq.n	8006f94 <_printf_common+0xa4>
 8006fc6:	3601      	adds	r6, #1
 8006fc8:	e7d9      	b.n	8006f7e <_printf_common+0x8e>
	...

08006fcc <_printf_i>:
 8006fcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fd0:	7e0f      	ldrb	r7, [r1, #24]
 8006fd2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006fd4:	2f78      	cmp	r7, #120	@ 0x78
 8006fd6:	4691      	mov	r9, r2
 8006fd8:	4680      	mov	r8, r0
 8006fda:	460c      	mov	r4, r1
 8006fdc:	469a      	mov	sl, r3
 8006fde:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006fe2:	d807      	bhi.n	8006ff4 <_printf_i+0x28>
 8006fe4:	2f62      	cmp	r7, #98	@ 0x62
 8006fe6:	d80a      	bhi.n	8006ffe <_printf_i+0x32>
 8006fe8:	2f00      	cmp	r7, #0
 8006fea:	f000 80d1 	beq.w	8007190 <_printf_i+0x1c4>
 8006fee:	2f58      	cmp	r7, #88	@ 0x58
 8006ff0:	f000 80b8 	beq.w	8007164 <_printf_i+0x198>
 8006ff4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ff8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ffc:	e03a      	b.n	8007074 <_printf_i+0xa8>
 8006ffe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007002:	2b15      	cmp	r3, #21
 8007004:	d8f6      	bhi.n	8006ff4 <_printf_i+0x28>
 8007006:	a101      	add	r1, pc, #4	@ (adr r1, 800700c <_printf_i+0x40>)
 8007008:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800700c:	08007065 	.word	0x08007065
 8007010:	08007079 	.word	0x08007079
 8007014:	08006ff5 	.word	0x08006ff5
 8007018:	08006ff5 	.word	0x08006ff5
 800701c:	08006ff5 	.word	0x08006ff5
 8007020:	08006ff5 	.word	0x08006ff5
 8007024:	08007079 	.word	0x08007079
 8007028:	08006ff5 	.word	0x08006ff5
 800702c:	08006ff5 	.word	0x08006ff5
 8007030:	08006ff5 	.word	0x08006ff5
 8007034:	08006ff5 	.word	0x08006ff5
 8007038:	08007177 	.word	0x08007177
 800703c:	080070a3 	.word	0x080070a3
 8007040:	08007131 	.word	0x08007131
 8007044:	08006ff5 	.word	0x08006ff5
 8007048:	08006ff5 	.word	0x08006ff5
 800704c:	08007199 	.word	0x08007199
 8007050:	08006ff5 	.word	0x08006ff5
 8007054:	080070a3 	.word	0x080070a3
 8007058:	08006ff5 	.word	0x08006ff5
 800705c:	08006ff5 	.word	0x08006ff5
 8007060:	08007139 	.word	0x08007139
 8007064:	6833      	ldr	r3, [r6, #0]
 8007066:	1d1a      	adds	r2, r3, #4
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	6032      	str	r2, [r6, #0]
 800706c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007070:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007074:	2301      	movs	r3, #1
 8007076:	e09c      	b.n	80071b2 <_printf_i+0x1e6>
 8007078:	6833      	ldr	r3, [r6, #0]
 800707a:	6820      	ldr	r0, [r4, #0]
 800707c:	1d19      	adds	r1, r3, #4
 800707e:	6031      	str	r1, [r6, #0]
 8007080:	0606      	lsls	r6, r0, #24
 8007082:	d501      	bpl.n	8007088 <_printf_i+0xbc>
 8007084:	681d      	ldr	r5, [r3, #0]
 8007086:	e003      	b.n	8007090 <_printf_i+0xc4>
 8007088:	0645      	lsls	r5, r0, #25
 800708a:	d5fb      	bpl.n	8007084 <_printf_i+0xb8>
 800708c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007090:	2d00      	cmp	r5, #0
 8007092:	da03      	bge.n	800709c <_printf_i+0xd0>
 8007094:	232d      	movs	r3, #45	@ 0x2d
 8007096:	426d      	negs	r5, r5
 8007098:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800709c:	4858      	ldr	r0, [pc, #352]	@ (8007200 <_printf_i+0x234>)
 800709e:	230a      	movs	r3, #10
 80070a0:	e011      	b.n	80070c6 <_printf_i+0xfa>
 80070a2:	6821      	ldr	r1, [r4, #0]
 80070a4:	6833      	ldr	r3, [r6, #0]
 80070a6:	0608      	lsls	r0, r1, #24
 80070a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80070ac:	d402      	bmi.n	80070b4 <_printf_i+0xe8>
 80070ae:	0649      	lsls	r1, r1, #25
 80070b0:	bf48      	it	mi
 80070b2:	b2ad      	uxthmi	r5, r5
 80070b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80070b6:	4852      	ldr	r0, [pc, #328]	@ (8007200 <_printf_i+0x234>)
 80070b8:	6033      	str	r3, [r6, #0]
 80070ba:	bf14      	ite	ne
 80070bc:	230a      	movne	r3, #10
 80070be:	2308      	moveq	r3, #8
 80070c0:	2100      	movs	r1, #0
 80070c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80070c6:	6866      	ldr	r6, [r4, #4]
 80070c8:	60a6      	str	r6, [r4, #8]
 80070ca:	2e00      	cmp	r6, #0
 80070cc:	db05      	blt.n	80070da <_printf_i+0x10e>
 80070ce:	6821      	ldr	r1, [r4, #0]
 80070d0:	432e      	orrs	r6, r5
 80070d2:	f021 0104 	bic.w	r1, r1, #4
 80070d6:	6021      	str	r1, [r4, #0]
 80070d8:	d04b      	beq.n	8007172 <_printf_i+0x1a6>
 80070da:	4616      	mov	r6, r2
 80070dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80070e0:	fb03 5711 	mls	r7, r3, r1, r5
 80070e4:	5dc7      	ldrb	r7, [r0, r7]
 80070e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80070ea:	462f      	mov	r7, r5
 80070ec:	42bb      	cmp	r3, r7
 80070ee:	460d      	mov	r5, r1
 80070f0:	d9f4      	bls.n	80070dc <_printf_i+0x110>
 80070f2:	2b08      	cmp	r3, #8
 80070f4:	d10b      	bne.n	800710e <_printf_i+0x142>
 80070f6:	6823      	ldr	r3, [r4, #0]
 80070f8:	07df      	lsls	r7, r3, #31
 80070fa:	d508      	bpl.n	800710e <_printf_i+0x142>
 80070fc:	6923      	ldr	r3, [r4, #16]
 80070fe:	6861      	ldr	r1, [r4, #4]
 8007100:	4299      	cmp	r1, r3
 8007102:	bfde      	ittt	le
 8007104:	2330      	movle	r3, #48	@ 0x30
 8007106:	f806 3c01 	strble.w	r3, [r6, #-1]
 800710a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800710e:	1b92      	subs	r2, r2, r6
 8007110:	6122      	str	r2, [r4, #16]
 8007112:	f8cd a000 	str.w	sl, [sp]
 8007116:	464b      	mov	r3, r9
 8007118:	aa03      	add	r2, sp, #12
 800711a:	4621      	mov	r1, r4
 800711c:	4640      	mov	r0, r8
 800711e:	f7ff fee7 	bl	8006ef0 <_printf_common>
 8007122:	3001      	adds	r0, #1
 8007124:	d14a      	bne.n	80071bc <_printf_i+0x1f0>
 8007126:	f04f 30ff 	mov.w	r0, #4294967295
 800712a:	b004      	add	sp, #16
 800712c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007130:	6823      	ldr	r3, [r4, #0]
 8007132:	f043 0320 	orr.w	r3, r3, #32
 8007136:	6023      	str	r3, [r4, #0]
 8007138:	4832      	ldr	r0, [pc, #200]	@ (8007204 <_printf_i+0x238>)
 800713a:	2778      	movs	r7, #120	@ 0x78
 800713c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007140:	6823      	ldr	r3, [r4, #0]
 8007142:	6831      	ldr	r1, [r6, #0]
 8007144:	061f      	lsls	r7, r3, #24
 8007146:	f851 5b04 	ldr.w	r5, [r1], #4
 800714a:	d402      	bmi.n	8007152 <_printf_i+0x186>
 800714c:	065f      	lsls	r7, r3, #25
 800714e:	bf48      	it	mi
 8007150:	b2ad      	uxthmi	r5, r5
 8007152:	6031      	str	r1, [r6, #0]
 8007154:	07d9      	lsls	r1, r3, #31
 8007156:	bf44      	itt	mi
 8007158:	f043 0320 	orrmi.w	r3, r3, #32
 800715c:	6023      	strmi	r3, [r4, #0]
 800715e:	b11d      	cbz	r5, 8007168 <_printf_i+0x19c>
 8007160:	2310      	movs	r3, #16
 8007162:	e7ad      	b.n	80070c0 <_printf_i+0xf4>
 8007164:	4826      	ldr	r0, [pc, #152]	@ (8007200 <_printf_i+0x234>)
 8007166:	e7e9      	b.n	800713c <_printf_i+0x170>
 8007168:	6823      	ldr	r3, [r4, #0]
 800716a:	f023 0320 	bic.w	r3, r3, #32
 800716e:	6023      	str	r3, [r4, #0]
 8007170:	e7f6      	b.n	8007160 <_printf_i+0x194>
 8007172:	4616      	mov	r6, r2
 8007174:	e7bd      	b.n	80070f2 <_printf_i+0x126>
 8007176:	6833      	ldr	r3, [r6, #0]
 8007178:	6825      	ldr	r5, [r4, #0]
 800717a:	6961      	ldr	r1, [r4, #20]
 800717c:	1d18      	adds	r0, r3, #4
 800717e:	6030      	str	r0, [r6, #0]
 8007180:	062e      	lsls	r6, r5, #24
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	d501      	bpl.n	800718a <_printf_i+0x1be>
 8007186:	6019      	str	r1, [r3, #0]
 8007188:	e002      	b.n	8007190 <_printf_i+0x1c4>
 800718a:	0668      	lsls	r0, r5, #25
 800718c:	d5fb      	bpl.n	8007186 <_printf_i+0x1ba>
 800718e:	8019      	strh	r1, [r3, #0]
 8007190:	2300      	movs	r3, #0
 8007192:	6123      	str	r3, [r4, #16]
 8007194:	4616      	mov	r6, r2
 8007196:	e7bc      	b.n	8007112 <_printf_i+0x146>
 8007198:	6833      	ldr	r3, [r6, #0]
 800719a:	1d1a      	adds	r2, r3, #4
 800719c:	6032      	str	r2, [r6, #0]
 800719e:	681e      	ldr	r6, [r3, #0]
 80071a0:	6862      	ldr	r2, [r4, #4]
 80071a2:	2100      	movs	r1, #0
 80071a4:	4630      	mov	r0, r6
 80071a6:	f7f9 f82b 	bl	8000200 <memchr>
 80071aa:	b108      	cbz	r0, 80071b0 <_printf_i+0x1e4>
 80071ac:	1b80      	subs	r0, r0, r6
 80071ae:	6060      	str	r0, [r4, #4]
 80071b0:	6863      	ldr	r3, [r4, #4]
 80071b2:	6123      	str	r3, [r4, #16]
 80071b4:	2300      	movs	r3, #0
 80071b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071ba:	e7aa      	b.n	8007112 <_printf_i+0x146>
 80071bc:	6923      	ldr	r3, [r4, #16]
 80071be:	4632      	mov	r2, r6
 80071c0:	4649      	mov	r1, r9
 80071c2:	4640      	mov	r0, r8
 80071c4:	47d0      	blx	sl
 80071c6:	3001      	adds	r0, #1
 80071c8:	d0ad      	beq.n	8007126 <_printf_i+0x15a>
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	079b      	lsls	r3, r3, #30
 80071ce:	d413      	bmi.n	80071f8 <_printf_i+0x22c>
 80071d0:	68e0      	ldr	r0, [r4, #12]
 80071d2:	9b03      	ldr	r3, [sp, #12]
 80071d4:	4298      	cmp	r0, r3
 80071d6:	bfb8      	it	lt
 80071d8:	4618      	movlt	r0, r3
 80071da:	e7a6      	b.n	800712a <_printf_i+0x15e>
 80071dc:	2301      	movs	r3, #1
 80071de:	4632      	mov	r2, r6
 80071e0:	4649      	mov	r1, r9
 80071e2:	4640      	mov	r0, r8
 80071e4:	47d0      	blx	sl
 80071e6:	3001      	adds	r0, #1
 80071e8:	d09d      	beq.n	8007126 <_printf_i+0x15a>
 80071ea:	3501      	adds	r5, #1
 80071ec:	68e3      	ldr	r3, [r4, #12]
 80071ee:	9903      	ldr	r1, [sp, #12]
 80071f0:	1a5b      	subs	r3, r3, r1
 80071f2:	42ab      	cmp	r3, r5
 80071f4:	dcf2      	bgt.n	80071dc <_printf_i+0x210>
 80071f6:	e7eb      	b.n	80071d0 <_printf_i+0x204>
 80071f8:	2500      	movs	r5, #0
 80071fa:	f104 0619 	add.w	r6, r4, #25
 80071fe:	e7f5      	b.n	80071ec <_printf_i+0x220>
 8007200:	080086df 	.word	0x080086df
 8007204:	080086f0 	.word	0x080086f0

08007208 <__sflush_r>:
 8007208:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800720c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007210:	0716      	lsls	r6, r2, #28
 8007212:	4605      	mov	r5, r0
 8007214:	460c      	mov	r4, r1
 8007216:	d454      	bmi.n	80072c2 <__sflush_r+0xba>
 8007218:	684b      	ldr	r3, [r1, #4]
 800721a:	2b00      	cmp	r3, #0
 800721c:	dc02      	bgt.n	8007224 <__sflush_r+0x1c>
 800721e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007220:	2b00      	cmp	r3, #0
 8007222:	dd48      	ble.n	80072b6 <__sflush_r+0xae>
 8007224:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007226:	2e00      	cmp	r6, #0
 8007228:	d045      	beq.n	80072b6 <__sflush_r+0xae>
 800722a:	2300      	movs	r3, #0
 800722c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007230:	682f      	ldr	r7, [r5, #0]
 8007232:	6a21      	ldr	r1, [r4, #32]
 8007234:	602b      	str	r3, [r5, #0]
 8007236:	d030      	beq.n	800729a <__sflush_r+0x92>
 8007238:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800723a:	89a3      	ldrh	r3, [r4, #12]
 800723c:	0759      	lsls	r1, r3, #29
 800723e:	d505      	bpl.n	800724c <__sflush_r+0x44>
 8007240:	6863      	ldr	r3, [r4, #4]
 8007242:	1ad2      	subs	r2, r2, r3
 8007244:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007246:	b10b      	cbz	r3, 800724c <__sflush_r+0x44>
 8007248:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800724a:	1ad2      	subs	r2, r2, r3
 800724c:	2300      	movs	r3, #0
 800724e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007250:	6a21      	ldr	r1, [r4, #32]
 8007252:	4628      	mov	r0, r5
 8007254:	47b0      	blx	r6
 8007256:	1c43      	adds	r3, r0, #1
 8007258:	89a3      	ldrh	r3, [r4, #12]
 800725a:	d106      	bne.n	800726a <__sflush_r+0x62>
 800725c:	6829      	ldr	r1, [r5, #0]
 800725e:	291d      	cmp	r1, #29
 8007260:	d82b      	bhi.n	80072ba <__sflush_r+0xb2>
 8007262:	4a2a      	ldr	r2, [pc, #168]	@ (800730c <__sflush_r+0x104>)
 8007264:	40ca      	lsrs	r2, r1
 8007266:	07d6      	lsls	r6, r2, #31
 8007268:	d527      	bpl.n	80072ba <__sflush_r+0xb2>
 800726a:	2200      	movs	r2, #0
 800726c:	6062      	str	r2, [r4, #4]
 800726e:	04d9      	lsls	r1, r3, #19
 8007270:	6922      	ldr	r2, [r4, #16]
 8007272:	6022      	str	r2, [r4, #0]
 8007274:	d504      	bpl.n	8007280 <__sflush_r+0x78>
 8007276:	1c42      	adds	r2, r0, #1
 8007278:	d101      	bne.n	800727e <__sflush_r+0x76>
 800727a:	682b      	ldr	r3, [r5, #0]
 800727c:	b903      	cbnz	r3, 8007280 <__sflush_r+0x78>
 800727e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007280:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007282:	602f      	str	r7, [r5, #0]
 8007284:	b1b9      	cbz	r1, 80072b6 <__sflush_r+0xae>
 8007286:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800728a:	4299      	cmp	r1, r3
 800728c:	d002      	beq.n	8007294 <__sflush_r+0x8c>
 800728e:	4628      	mov	r0, r5
 8007290:	f7ff fbf4 	bl	8006a7c <_free_r>
 8007294:	2300      	movs	r3, #0
 8007296:	6363      	str	r3, [r4, #52]	@ 0x34
 8007298:	e00d      	b.n	80072b6 <__sflush_r+0xae>
 800729a:	2301      	movs	r3, #1
 800729c:	4628      	mov	r0, r5
 800729e:	47b0      	blx	r6
 80072a0:	4602      	mov	r2, r0
 80072a2:	1c50      	adds	r0, r2, #1
 80072a4:	d1c9      	bne.n	800723a <__sflush_r+0x32>
 80072a6:	682b      	ldr	r3, [r5, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d0c6      	beq.n	800723a <__sflush_r+0x32>
 80072ac:	2b1d      	cmp	r3, #29
 80072ae:	d001      	beq.n	80072b4 <__sflush_r+0xac>
 80072b0:	2b16      	cmp	r3, #22
 80072b2:	d11e      	bne.n	80072f2 <__sflush_r+0xea>
 80072b4:	602f      	str	r7, [r5, #0]
 80072b6:	2000      	movs	r0, #0
 80072b8:	e022      	b.n	8007300 <__sflush_r+0xf8>
 80072ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072be:	b21b      	sxth	r3, r3
 80072c0:	e01b      	b.n	80072fa <__sflush_r+0xf2>
 80072c2:	690f      	ldr	r7, [r1, #16]
 80072c4:	2f00      	cmp	r7, #0
 80072c6:	d0f6      	beq.n	80072b6 <__sflush_r+0xae>
 80072c8:	0793      	lsls	r3, r2, #30
 80072ca:	680e      	ldr	r6, [r1, #0]
 80072cc:	bf08      	it	eq
 80072ce:	694b      	ldreq	r3, [r1, #20]
 80072d0:	600f      	str	r7, [r1, #0]
 80072d2:	bf18      	it	ne
 80072d4:	2300      	movne	r3, #0
 80072d6:	eba6 0807 	sub.w	r8, r6, r7
 80072da:	608b      	str	r3, [r1, #8]
 80072dc:	f1b8 0f00 	cmp.w	r8, #0
 80072e0:	dde9      	ble.n	80072b6 <__sflush_r+0xae>
 80072e2:	6a21      	ldr	r1, [r4, #32]
 80072e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80072e6:	4643      	mov	r3, r8
 80072e8:	463a      	mov	r2, r7
 80072ea:	4628      	mov	r0, r5
 80072ec:	47b0      	blx	r6
 80072ee:	2800      	cmp	r0, #0
 80072f0:	dc08      	bgt.n	8007304 <__sflush_r+0xfc>
 80072f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072fa:	81a3      	strh	r3, [r4, #12]
 80072fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007304:	4407      	add	r7, r0
 8007306:	eba8 0800 	sub.w	r8, r8, r0
 800730a:	e7e7      	b.n	80072dc <__sflush_r+0xd4>
 800730c:	20400001 	.word	0x20400001

08007310 <_fflush_r>:
 8007310:	b538      	push	{r3, r4, r5, lr}
 8007312:	690b      	ldr	r3, [r1, #16]
 8007314:	4605      	mov	r5, r0
 8007316:	460c      	mov	r4, r1
 8007318:	b913      	cbnz	r3, 8007320 <_fflush_r+0x10>
 800731a:	2500      	movs	r5, #0
 800731c:	4628      	mov	r0, r5
 800731e:	bd38      	pop	{r3, r4, r5, pc}
 8007320:	b118      	cbz	r0, 800732a <_fflush_r+0x1a>
 8007322:	6a03      	ldr	r3, [r0, #32]
 8007324:	b90b      	cbnz	r3, 800732a <_fflush_r+0x1a>
 8007326:	f7ff f9af 	bl	8006688 <__sinit>
 800732a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d0f3      	beq.n	800731a <_fflush_r+0xa>
 8007332:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007334:	07d0      	lsls	r0, r2, #31
 8007336:	d404      	bmi.n	8007342 <_fflush_r+0x32>
 8007338:	0599      	lsls	r1, r3, #22
 800733a:	d402      	bmi.n	8007342 <_fflush_r+0x32>
 800733c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800733e:	f7ff fb9a 	bl	8006a76 <__retarget_lock_acquire_recursive>
 8007342:	4628      	mov	r0, r5
 8007344:	4621      	mov	r1, r4
 8007346:	f7ff ff5f 	bl	8007208 <__sflush_r>
 800734a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800734c:	07da      	lsls	r2, r3, #31
 800734e:	4605      	mov	r5, r0
 8007350:	d4e4      	bmi.n	800731c <_fflush_r+0xc>
 8007352:	89a3      	ldrh	r3, [r4, #12]
 8007354:	059b      	lsls	r3, r3, #22
 8007356:	d4e1      	bmi.n	800731c <_fflush_r+0xc>
 8007358:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800735a:	f7ff fb8d 	bl	8006a78 <__retarget_lock_release_recursive>
 800735e:	e7dd      	b.n	800731c <_fflush_r+0xc>

08007360 <__swhatbuf_r>:
 8007360:	b570      	push	{r4, r5, r6, lr}
 8007362:	460c      	mov	r4, r1
 8007364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007368:	2900      	cmp	r1, #0
 800736a:	b096      	sub	sp, #88	@ 0x58
 800736c:	4615      	mov	r5, r2
 800736e:	461e      	mov	r6, r3
 8007370:	da0d      	bge.n	800738e <__swhatbuf_r+0x2e>
 8007372:	89a3      	ldrh	r3, [r4, #12]
 8007374:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007378:	f04f 0100 	mov.w	r1, #0
 800737c:	bf14      	ite	ne
 800737e:	2340      	movne	r3, #64	@ 0x40
 8007380:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007384:	2000      	movs	r0, #0
 8007386:	6031      	str	r1, [r6, #0]
 8007388:	602b      	str	r3, [r5, #0]
 800738a:	b016      	add	sp, #88	@ 0x58
 800738c:	bd70      	pop	{r4, r5, r6, pc}
 800738e:	466a      	mov	r2, sp
 8007390:	f000 f848 	bl	8007424 <_fstat_r>
 8007394:	2800      	cmp	r0, #0
 8007396:	dbec      	blt.n	8007372 <__swhatbuf_r+0x12>
 8007398:	9901      	ldr	r1, [sp, #4]
 800739a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800739e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80073a2:	4259      	negs	r1, r3
 80073a4:	4159      	adcs	r1, r3
 80073a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80073aa:	e7eb      	b.n	8007384 <__swhatbuf_r+0x24>

080073ac <__smakebuf_r>:
 80073ac:	898b      	ldrh	r3, [r1, #12]
 80073ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073b0:	079d      	lsls	r5, r3, #30
 80073b2:	4606      	mov	r6, r0
 80073b4:	460c      	mov	r4, r1
 80073b6:	d507      	bpl.n	80073c8 <__smakebuf_r+0x1c>
 80073b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80073bc:	6023      	str	r3, [r4, #0]
 80073be:	6123      	str	r3, [r4, #16]
 80073c0:	2301      	movs	r3, #1
 80073c2:	6163      	str	r3, [r4, #20]
 80073c4:	b003      	add	sp, #12
 80073c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073c8:	ab01      	add	r3, sp, #4
 80073ca:	466a      	mov	r2, sp
 80073cc:	f7ff ffc8 	bl	8007360 <__swhatbuf_r>
 80073d0:	9f00      	ldr	r7, [sp, #0]
 80073d2:	4605      	mov	r5, r0
 80073d4:	4639      	mov	r1, r7
 80073d6:	4630      	mov	r0, r6
 80073d8:	f7ff fbbc 	bl	8006b54 <_malloc_r>
 80073dc:	b948      	cbnz	r0, 80073f2 <__smakebuf_r+0x46>
 80073de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073e2:	059a      	lsls	r2, r3, #22
 80073e4:	d4ee      	bmi.n	80073c4 <__smakebuf_r+0x18>
 80073e6:	f023 0303 	bic.w	r3, r3, #3
 80073ea:	f043 0302 	orr.w	r3, r3, #2
 80073ee:	81a3      	strh	r3, [r4, #12]
 80073f0:	e7e2      	b.n	80073b8 <__smakebuf_r+0xc>
 80073f2:	89a3      	ldrh	r3, [r4, #12]
 80073f4:	6020      	str	r0, [r4, #0]
 80073f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073fa:	81a3      	strh	r3, [r4, #12]
 80073fc:	9b01      	ldr	r3, [sp, #4]
 80073fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007402:	b15b      	cbz	r3, 800741c <__smakebuf_r+0x70>
 8007404:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007408:	4630      	mov	r0, r6
 800740a:	f000 f81d 	bl	8007448 <_isatty_r>
 800740e:	b128      	cbz	r0, 800741c <__smakebuf_r+0x70>
 8007410:	89a3      	ldrh	r3, [r4, #12]
 8007412:	f023 0303 	bic.w	r3, r3, #3
 8007416:	f043 0301 	orr.w	r3, r3, #1
 800741a:	81a3      	strh	r3, [r4, #12]
 800741c:	89a3      	ldrh	r3, [r4, #12]
 800741e:	431d      	orrs	r5, r3
 8007420:	81a5      	strh	r5, [r4, #12]
 8007422:	e7cf      	b.n	80073c4 <__smakebuf_r+0x18>

08007424 <_fstat_r>:
 8007424:	b538      	push	{r3, r4, r5, lr}
 8007426:	4d07      	ldr	r5, [pc, #28]	@ (8007444 <_fstat_r+0x20>)
 8007428:	2300      	movs	r3, #0
 800742a:	4604      	mov	r4, r0
 800742c:	4608      	mov	r0, r1
 800742e:	4611      	mov	r1, r2
 8007430:	602b      	str	r3, [r5, #0]
 8007432:	f7fe ff1a 	bl	800626a <_fstat>
 8007436:	1c43      	adds	r3, r0, #1
 8007438:	d102      	bne.n	8007440 <_fstat_r+0x1c>
 800743a:	682b      	ldr	r3, [r5, #0]
 800743c:	b103      	cbz	r3, 8007440 <_fstat_r+0x1c>
 800743e:	6023      	str	r3, [r4, #0]
 8007440:	bd38      	pop	{r3, r4, r5, pc}
 8007442:	bf00      	nop
 8007444:	20000528 	.word	0x20000528

08007448 <_isatty_r>:
 8007448:	b538      	push	{r3, r4, r5, lr}
 800744a:	4d06      	ldr	r5, [pc, #24]	@ (8007464 <_isatty_r+0x1c>)
 800744c:	2300      	movs	r3, #0
 800744e:	4604      	mov	r4, r0
 8007450:	4608      	mov	r0, r1
 8007452:	602b      	str	r3, [r5, #0]
 8007454:	f7ff f86e 	bl	8006534 <_isatty>
 8007458:	1c43      	adds	r3, r0, #1
 800745a:	d102      	bne.n	8007462 <_isatty_r+0x1a>
 800745c:	682b      	ldr	r3, [r5, #0]
 800745e:	b103      	cbz	r3, 8007462 <_isatty_r+0x1a>
 8007460:	6023      	str	r3, [r4, #0]
 8007462:	bd38      	pop	{r3, r4, r5, pc}
 8007464:	20000528 	.word	0x20000528

08007468 <_sbrk_r>:
 8007468:	b538      	push	{r3, r4, r5, lr}
 800746a:	4d06      	ldr	r5, [pc, #24]	@ (8007484 <_sbrk_r+0x1c>)
 800746c:	2300      	movs	r3, #0
 800746e:	4604      	mov	r4, r0
 8007470:	4608      	mov	r0, r1
 8007472:	602b      	str	r3, [r5, #0]
 8007474:	f7fa fffc 	bl	8002470 <_sbrk>
 8007478:	1c43      	adds	r3, r0, #1
 800747a:	d102      	bne.n	8007482 <_sbrk_r+0x1a>
 800747c:	682b      	ldr	r3, [r5, #0]
 800747e:	b103      	cbz	r3, 8007482 <_sbrk_r+0x1a>
 8007480:	6023      	str	r3, [r4, #0]
 8007482:	bd38      	pop	{r3, r4, r5, pc}
 8007484:	20000528 	.word	0x20000528

08007488 <_init>:
 8007488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800748a:	bf00      	nop
 800748c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800748e:	bc08      	pop	{r3}
 8007490:	469e      	mov	lr, r3
 8007492:	4770      	bx	lr

08007494 <_fini>:
 8007494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007496:	bf00      	nop
 8007498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800749a:	bc08      	pop	{r3}
 800749c:	469e      	mov	lr, r3
 800749e:	4770      	bx	lr
