==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'RTL_Bubblesort.prj/solution1/bubblesort.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 365.629 ; gain = 12.586 ; free physical = 6876 ; free virtual = 26505
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 365.629 ; gain = 12.586 ; free physical = 6876 ; free virtual = 26505
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 365.629 ; gain = 12.586 ; free physical = 6875 ; free virtual = 26504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'swap' into 'bubble_sort' (RTL_Bubblesort.prj/solution1/bubblesort.c:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 365.629 ; gain = 12.586 ; free physical = 6875 ; free virtual = 26504
INFO: [XFORM 203-602] Inlining function 'swap' into 'bubble_sort' (RTL_Bubblesort.prj/solution1/bubblesort.c:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 493.625 ; gain = 140.582 ; free physical = 6855 ; free virtual = 26484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 493.625 ; gain = 140.582 ; free physical = 6863 ; free virtual = 26492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bubble_sort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'bubble_sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 59.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 59.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bubble_sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bubble_sort/arr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bubble_sort' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bubble_sort'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.701 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 493.625 ; gain = 140.582 ; free physical = 6858 ; free virtual = 26488
INFO: [SYSC 207-301] Generating SystemC RTL for bubble_sort.
INFO: [VHDL 208-304] Generating VHDL RTL for bubble_sort.
INFO: [VLOG 209-307] Generating Verilog RTL for bubble_sort.
INFO: [HLS 200-112] Total elapsed time: 1.87 seconds; peak allocated memory: 59.701 MB.
