# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"RAM_unit_test_bench_func_synth.v" \
"../../../../../yuda_assembly01.srcs/sim_1/new/RAM_unit_test_bench.v" \

# Do not sort compile order
nosort
