[dumpfile] "D:\_uno\GitHub\example_t20_bootloader_1stg_src2\la0_waveform.vcd"
[dumpfile_mtime] "Tue Mar 28 08:31:58 2023"
[dumpfile_size] 59201
[savefile] "D:\_uno\GitHub\example_t20_bootloader_1stg_src2\la0_waveform.gtkw"
[timestart] 0
[size] 1000 600
[pos] -1 -1
*0.000000 c 64 576 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[signals_width] 126
[sst_expanded] 1
@22
top.io_pllLocked
top.io_asyncResetn
top.io_pllResetn
top.io_socReset
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/dmem_addr[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/dmem_rdata[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/dmem_web[3:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/dmem_wdata[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/dmem_wr
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_wadr[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_wdout[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/sys_imem
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_web[3:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_wr
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_do[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_st[3:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_di[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_ad[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_dout[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/am_imem
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_wdin[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/imem_adr[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/sel_inst_r
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/sel_inst_w
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/D_MEM_EXCPT
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/D_MEM_VALID
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/D_MEM_ADDR[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/D_MEM_WDATA[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/D_MEM_RDATA[31:0]
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/D_MEM_READY
top.\u_sap/u_EfxSapphireSoc/system_cores_0_logic_cpu/u_trinita_v1_core/u_fmrv32im_memory/D_MEM_WSTB[3:0]
