// Seed: 1500816773
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    inout tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri1 id_10,
    input tri id_11,
    output tri0 id_12,
    output wire id_13,
    input wire id_14,
    input wand id_15,
    input tri0 id_16,
    output supply1 id_17,
    input wand id_18,
    output tri1 id_19,
    output supply0 id_20,
    output wire id_21,
    output tri0 id_22,
    output tri1 void id_23,
    input tri0 id_24,
    input wor id_25,
    output supply0 id_26,
    input wire id_27
);
  wor id_29 = 1;
  assign id_22 = id_29;
  assign id_20 = 1;
  assign id_21 = id_2;
  assign id_12 = id_5;
endmodule : id_30
module module_1 (
    input  wand id_0,
    inout  wand id_1,
    input  tri0 id_2,
    output tri  id_3,
    output wand id_4
);
  assign id_3 = 1;
  module_0(
      id_3,
      id_3,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_4,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_0,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1
  );
endmodule
