{"metadata":{"title":"WhenCondition.range(range:)","externalID":"s:11VHDLParsing13WhenConditionO5rangeyAcA10VectorSizeO_tcACmF","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"range","kind":"identifier"},{"text":"(","kind":"text"},{"text":"range","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VectorSize","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"symbolKind":"case","roleHeading":"Case","modules":[{"name":"VHDLParsing"}],"role":"symbol"},"sections":[],"abstract":[{"text":"A range of indices.","type":"text"}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/WhenCondition"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"range","kind":"identifier"},{"text":"(","kind":"text"},{"text":"range","kind":"externalParam"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","text":"VectorSize","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"platforms":["Linux"],"languages":["swift"]}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/WhenCondition\/range(range:)"},"kind":"symbol","schemaVersion":{"major":0,"minor":3,"patch":0},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/whencondition\/range(range:)"]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/WhenCondition/range(range:)":{"kind":"symbol","url":"\/documentation\/vhdlparsing\/whencondition\/range(range:)","title":"WhenCondition.range(range:)","role":"symbol","type":"topic","abstract":[{"text":"A range of indices.","type":"text"}],"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"range"},{"kind":"text","text":"("},{"kind":"externalParam","text":"range"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VectorSize","preciseIdentifier":"s:11VHDLParsing10VectorSizeO"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/WhenCondition\/range(range:)"},"doc://VHDLParsing/documentation/VHDLParsing/WhenCondition":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"WhenCondition","kind":"identifier"}],"title":"WhenCondition","kind":"symbol","navigatorTitle":[{"text":"WhenCondition","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/WhenCondition","role":"symbol","type":"topic","abstract":[{"text":"A condition that can be used in a ","type":"text"},{"code":"when","type":"codeVoice"},{"text":" statement.","type":"text"}],"url":"\/documentation\/vhdlparsing\/whencondition"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorSize","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VectorSize","kind":"identifier"}],"type":"topic","title":"VectorSize","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","abstract":[{"text":"A type for representing VHDL vector sizes.","type":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize"}}}