#### Sequence detector circuit implemented with verilog : 

### State Diagram : 



### State Table : 
<table>
  <tr>
    <th>Column 1 Header</th>
    <th>Column 2 Header</th>
    <th>Column 3 Header</th>
  </tr>
  <tr>
    <td>Row 1, Col 1</td>
    <td>Row 1, Col 2</td>
    <td>Row 1, Col 3</td>
  </tr>
  <tr>
    <td>Row 2, Col 1</td>
    <td>Row 2, Col 2</td>
    <td>Row 2, Col 3</td>
  </tr>
</table>

