;redcode
;assert 1
	SPL 0, <-32
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	ADD #270, <1
	MOV #106, -704
	MOV #106, -704
	SPL @-0
	SUB -7, <-420
	SPL -106, -12
	JMZ -106, -12
	MOV -7, <-20
	DAT <130, #9
	DAT <270, #5
	ADD #270, <1
	ADD #270, <1
	SLT 20, @12
	CMP #760, @30
	SUB 0, 310
	DAT <130, #9
	MOV -7, <-20
	MOV -7, <-20
	SUB -7, <-420
	SLT <130, 9
	SLT <130, 9
	SUB #0, -3
	ADD <130, 9
	ADD <130, 9
	SLT 300, 90
	SPL 0, <-32
	CMP #760, @30
	SUB @127, 100
	SLT -301, 1
	JMN -0, 100
	SPL 0, <-32
	ADD 270, 60
	SUB -0, 100
	SPL 0, <-32
	CMP -7, <-420
	CMP -7, <-420
	MOV -7, <-20
	SLT 300, 90
	MOV -7, <-20
	SLT 300, 90
	MOV -7, <-20
	SLT 300, 90
	CMP -7, <-420
	SPL 0, <-32
	CMP -7, <-420
