Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date              : Mon Apr 15 18:05:13 2024
| Host              : TUF-F15 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-18  Warning   Missing input or output delay  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (32)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.373        0.000                      0                46947        0.018        0.000                      0                46947        3.500        0.000                       0                 15675  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.373        0.000                      0                46851        0.018        0.000                      0                46851        3.500        0.000                       0                 15675  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.265        0.000                      0                   96        0.181        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 3.480ns (37.128%)  route 5.893ns (62.872%))
  Logic Levels:           35  (CARRY8=10 LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.558ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.259     8.455    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y87         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.519 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___93_i_9/O
                         net (fo=19, routed)          0.066     8.585    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_do_revert
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.624 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_6/O
                         net (fo=3, routed)           0.400     9.024    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_valid[2]
    SLICE_X19Y80         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     9.087 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7/O
                         net (fo=1, routed)           0.108     9.195    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7_n_0
    SLICE_X19Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.233 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_4/O
                         net (fo=1, routed)           0.104     9.337    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_0
    SLICE_X19Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     9.435 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2/O
                         net (fo=1, routed)           0.161     9.596    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2_n_0
    SLICE_X19Y80         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.637 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2/O
                         net (fo=2, routed)           0.114     9.751    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_n_0
    SLICE_X19Y79         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.789 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94/O
                         net (fo=8, routed)           0.273    10.062    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_1
    SLICE_X19Y71         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064    10.126 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[3]_i_31/O
                         net (fo=1, routed)           0.014    10.140    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[3]_i_31_n_0
    SLICE_X19Y71         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.248    10.388 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[3]_i_10/CO[7]
                         net (fo=3, routed)           0.232    10.620    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt1
    SLICE_X19Y70         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    10.658 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_12/O
                         net (fo=1, routed)           0.177    10.835    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_12_n_0
    SLICE_X20Y70         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064    10.899 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_6/O
                         net (fo=6, routed)           0.181    11.080    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_6_n_0
    SLICE_X21Y70         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039    11.119 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.228    11.347    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_rep_i_1__1_n_0
    SLICE_X21Y70         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.550    11.717    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X21Y70         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__1/C
                         clock pessimism              0.151    11.868    
                         clock uncertainty           -0.176    11.693    
    SLICE_X21Y70         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    11.720    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 3.479ns (37.117%)  route 5.894ns (62.883%))
  Logic Levels:           35  (CARRY8=10 LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.558ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.259     8.455    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y87         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.519 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___93_i_9/O
                         net (fo=19, routed)          0.066     8.585    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_do_revert
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.624 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_6/O
                         net (fo=3, routed)           0.400     9.024    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_valid[2]
    SLICE_X19Y80         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     9.087 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7/O
                         net (fo=1, routed)           0.108     9.195    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7_n_0
    SLICE_X19Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.233 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_4/O
                         net (fo=1, routed)           0.104     9.337    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_0
    SLICE_X19Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     9.435 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2/O
                         net (fo=1, routed)           0.161     9.596    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2_n_0
    SLICE_X19Y80         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.637 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2/O
                         net (fo=2, routed)           0.114     9.751    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_n_0
    SLICE_X19Y79         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.789 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94/O
                         net (fo=8, routed)           0.273    10.062    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_1
    SLICE_X19Y71         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064    10.126 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[3]_i_31/O
                         net (fo=1, routed)           0.014    10.140    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[3]_i_31_n_0
    SLICE_X19Y71         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.248    10.388 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[3]_i_10/CO[7]
                         net (fo=3, routed)           0.232    10.620    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt1
    SLICE_X19Y70         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    10.658 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_12/O
                         net (fo=1, routed)           0.177    10.835    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_12_n_0
    SLICE_X20Y70         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064    10.899 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_6/O
                         net (fo=6, routed)           0.182    11.081    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_6_n_0
    SLICE_X21Y70         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038    11.119 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_rep_i_1__2/O
                         net (fo=1, routed)           0.228    11.347    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_rep_i_1__2_n_0
    SLICE_X21Y70         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.550    11.717    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X21Y70         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2/C
                         clock pessimism              0.151    11.868    
                         clock uncertainty           -0.176    11.693    
    SLICE_X21Y70         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    11.720    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 3.588ns (38.881%)  route 5.640ns (61.119%))
  Logic Levels:           35  (CARRY8=10 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.558ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.259     8.455    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y87         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.519 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___93_i_9/O
                         net (fo=19, routed)          0.066     8.585    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_do_revert
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.624 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_6/O
                         net (fo=3, routed)           0.400     9.024    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_valid[2]
    SLICE_X19Y80         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     9.087 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7/O
                         net (fo=1, routed)           0.108     9.195    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7_n_0
    SLICE_X19Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.233 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_4/O
                         net (fo=1, routed)           0.104     9.337    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_0
    SLICE_X19Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     9.435 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2/O
                         net (fo=1, routed)           0.161     9.596    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2_n_0
    SLICE_X19Y80         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.637 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2/O
                         net (fo=2, routed)           0.114     9.751    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_n_0
    SLICE_X19Y79         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.789 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94/O
                         net (fo=8, routed)           0.268    10.057    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_1
    SLICE_X17Y78         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064    10.121 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55/O
                         net (fo=1, routed)           0.011    10.132    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55_n_0
    SLICE_X17Y78         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.245    10.377 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40/CO[7]
                         net (fo=1, routed)           0.221    10.598    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40_n_0
    SLICE_X17Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063    10.661 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12/O
                         net (fo=1, routed)           0.056    10.717    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12_n_0
    SLICE_X17Y77         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    10.866 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.104    10.970    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X17Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    11.010 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=9, routed)           0.192    11.202    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X17Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.539    11.706    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X17Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[1]/C
                         clock pessimism              0.151    11.857    
                         clock uncertainty           -0.176    11.682    
    SLICE_X17Y77         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.639    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[1]
  -------------------------------------------------------------------
                         required time                         11.639    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 3.588ns (38.877%)  route 5.641ns (61.123%))
  Logic Levels:           35  (CARRY8=10 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.558ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.259     8.455    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y87         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.519 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___93_i_9/O
                         net (fo=19, routed)          0.066     8.585    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_do_revert
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.624 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_6/O
                         net (fo=3, routed)           0.400     9.024    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_valid[2]
    SLICE_X19Y80         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     9.087 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7/O
                         net (fo=1, routed)           0.108     9.195    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7_n_0
    SLICE_X19Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.233 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_4/O
                         net (fo=1, routed)           0.104     9.337    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_0
    SLICE_X19Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     9.435 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2/O
                         net (fo=1, routed)           0.161     9.596    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2_n_0
    SLICE_X19Y80         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.637 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2/O
                         net (fo=2, routed)           0.114     9.751    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_n_0
    SLICE_X19Y79         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.789 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94/O
                         net (fo=8, routed)           0.268    10.057    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_1
    SLICE_X17Y78         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064    10.121 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55/O
                         net (fo=1, routed)           0.011    10.132    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55_n_0
    SLICE_X17Y78         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.245    10.377 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40/CO[7]
                         net (fo=1, routed)           0.221    10.598    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40_n_0
    SLICE_X17Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063    10.661 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12/O
                         net (fo=1, routed)           0.056    10.717    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12_n_0
    SLICE_X17Y77         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    10.866 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.104    10.970    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X17Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    11.010 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=9, routed)           0.193    11.203    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X17Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.539    11.706    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X17Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[2]/C
                         clock pessimism              0.151    11.857    
                         clock uncertainty           -0.176    11.682    
    SLICE_X17Y77         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    11.640    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[2]
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[1]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 3.506ns (37.663%)  route 5.803ns (62.337%))
  Logic Levels:           35  (CARRY8=10 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.558ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.259     8.455    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y87         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.519 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___93_i_9/O
                         net (fo=19, routed)          0.066     8.585    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_do_revert
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.624 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_6/O
                         net (fo=3, routed)           0.400     9.024    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_valid[2]
    SLICE_X19Y80         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     9.087 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7/O
                         net (fo=1, routed)           0.108     9.195    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7_n_0
    SLICE_X19Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.233 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_4/O
                         net (fo=1, routed)           0.104     9.337    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_0
    SLICE_X19Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     9.435 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2/O
                         net (fo=1, routed)           0.161     9.596    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2_n_0
    SLICE_X19Y80         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.637 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2/O
                         net (fo=2, routed)           0.114     9.751    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_n_0
    SLICE_X19Y79         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.789 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94/O
                         net (fo=8, routed)           0.273    10.062    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_1
    SLICE_X19Y71         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064    10.126 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[3]_i_31/O
                         net (fo=1, routed)           0.014    10.140    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[3]_i_31_n_0
    SLICE_X19Y71         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.248    10.388 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[3]_i_10/CO[7]
                         net (fo=3, routed)           0.240    10.627    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt1
    SLICE_X20Y70         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    10.665 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[1]_i_6/O
                         net (fo=1, routed)           0.023    10.688    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[1]_i_6_n_0
    SLICE_X20Y70         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089    10.777 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[1]_i_2/O
                         net (fo=8, routed)           0.269    11.047    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[1]_i_2_n_0
    SLICE_X21Y69         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040    11.087 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[1]_rep_i_1__3/O
                         net (fo=1, routed)           0.196    11.283    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[1]_rep_i_1__3_n_0
    SLICE_X21Y69         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[1]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.550    11.717    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X21Y69         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[1]_rep__3/C
                         clock pessimism              0.151    11.868    
                         clock uncertainty           -0.176    11.693    
    SLICE_X21Y69         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    11.720    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 3.588ns (38.907%)  route 5.634ns (61.093%))
  Logic Levels:           35  (CARRY8=10 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 11.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.558ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.259     8.455    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y87         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.519 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___93_i_9/O
                         net (fo=19, routed)          0.066     8.585    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_do_revert
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.624 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_6/O
                         net (fo=3, routed)           0.400     9.024    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_valid[2]
    SLICE_X19Y80         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     9.087 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7/O
                         net (fo=1, routed)           0.108     9.195    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7_n_0
    SLICE_X19Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.233 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_4/O
                         net (fo=1, routed)           0.104     9.337    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_0
    SLICE_X19Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     9.435 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2/O
                         net (fo=1, routed)           0.161     9.596    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2_n_0
    SLICE_X19Y80         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.637 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2/O
                         net (fo=2, routed)           0.114     9.751    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_n_0
    SLICE_X19Y79         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.789 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94/O
                         net (fo=8, routed)           0.268    10.057    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_1
    SLICE_X17Y78         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064    10.121 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55/O
                         net (fo=1, routed)           0.011    10.132    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55_n_0
    SLICE_X17Y78         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.245    10.377 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40/CO[7]
                         net (fo=1, routed)           0.221    10.598    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40_n_0
    SLICE_X17Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063    10.661 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12/O
                         net (fo=1, routed)           0.056    10.717    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12_n_0
    SLICE_X17Y77         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    10.866 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.104    10.970    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X17Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    11.010 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=9, routed)           0.185    11.196    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X16Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.540    11.707    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X16Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]/C
                         clock pessimism              0.151    11.858    
                         clock uncertainty           -0.176    11.683    
    SLICE_X16Y77         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    11.640    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 3.588ns (38.907%)  route 5.634ns (61.093%))
  Logic Levels:           35  (CARRY8=10 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 11.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.558ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.259     8.455    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y87         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.519 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___93_i_9/O
                         net (fo=19, routed)          0.066     8.585    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_do_revert
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.624 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_6/O
                         net (fo=3, routed)           0.400     9.024    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_valid[2]
    SLICE_X19Y80         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     9.087 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7/O
                         net (fo=1, routed)           0.108     9.195    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7_n_0
    SLICE_X19Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.233 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_4/O
                         net (fo=1, routed)           0.104     9.337    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_0
    SLICE_X19Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     9.435 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2/O
                         net (fo=1, routed)           0.161     9.596    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2_n_0
    SLICE_X19Y80         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.637 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2/O
                         net (fo=2, routed)           0.114     9.751    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_n_0
    SLICE_X19Y79         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.789 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94/O
                         net (fo=8, routed)           0.268    10.057    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_1
    SLICE_X17Y78         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064    10.121 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55/O
                         net (fo=1, routed)           0.011    10.132    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55_n_0
    SLICE_X17Y78         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.245    10.377 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40/CO[7]
                         net (fo=1, routed)           0.221    10.598    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40_n_0
    SLICE_X17Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063    10.661 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12/O
                         net (fo=1, routed)           0.056    10.717    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12_n_0
    SLICE_X17Y77         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    10.866 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.104    10.970    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X17Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    11.010 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=9, routed)           0.185    11.196    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X16Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.540    11.707    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X16Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep/C
                         clock pessimism              0.151    11.858    
                         clock uncertainty           -0.176    11.683    
    SLICE_X16Y77         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    11.640    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 3.588ns (38.907%)  route 5.634ns (61.093%))
  Logic Levels:           35  (CARRY8=10 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 11.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.558ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.259     8.455    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y87         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.519 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___93_i_9/O
                         net (fo=19, routed)          0.066     8.585    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_do_revert
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.624 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_6/O
                         net (fo=3, routed)           0.400     9.024    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_valid[2]
    SLICE_X19Y80         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     9.087 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7/O
                         net (fo=1, routed)           0.108     9.195    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7_n_0
    SLICE_X19Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.233 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_4/O
                         net (fo=1, routed)           0.104     9.337    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_0
    SLICE_X19Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     9.435 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2/O
                         net (fo=1, routed)           0.161     9.596    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2_n_0
    SLICE_X19Y80         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.637 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2/O
                         net (fo=2, routed)           0.114     9.751    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_n_0
    SLICE_X19Y79         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.789 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94/O
                         net (fo=8, routed)           0.268    10.057    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_1
    SLICE_X17Y78         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064    10.121 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55/O
                         net (fo=1, routed)           0.011    10.132    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55_n_0
    SLICE_X17Y78         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.245    10.377 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40/CO[7]
                         net (fo=1, routed)           0.221    10.598    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40_n_0
    SLICE_X17Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063    10.661 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12/O
                         net (fo=1, routed)           0.056    10.717    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12_n_0
    SLICE_X17Y77         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    10.866 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.104    10.970    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X17Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    11.010 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=9, routed)           0.185    11.196    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X16Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.540    11.707    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X16Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0/C
                         clock pessimism              0.151    11.858    
                         clock uncertainty           -0.176    11.683    
    SLICE_X16Y77         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043    11.640    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 3.588ns (38.907%)  route 5.634ns (61.093%))
  Logic Levels:           35  (CARRY8=10 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 11.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.558ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.259     8.455    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y87         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.519 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___93_i_9/O
                         net (fo=19, routed)          0.066     8.585    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_do_revert
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.624 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_6/O
                         net (fo=3, routed)           0.400     9.024    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_valid[2]
    SLICE_X19Y80         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     9.087 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7/O
                         net (fo=1, routed)           0.108     9.195    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7_n_0
    SLICE_X19Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.233 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_4/O
                         net (fo=1, routed)           0.104     9.337    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_0
    SLICE_X19Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     9.435 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2/O
                         net (fo=1, routed)           0.161     9.596    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2_n_0
    SLICE_X19Y80         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.637 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2/O
                         net (fo=2, routed)           0.114     9.751    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_n_0
    SLICE_X19Y79         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.789 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94/O
                         net (fo=8, routed)           0.268    10.057    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_1
    SLICE_X17Y78         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064    10.121 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55/O
                         net (fo=1, routed)           0.011    10.132    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55_n_0
    SLICE_X17Y78         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.245    10.377 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40/CO[7]
                         net (fo=1, routed)           0.221    10.598    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40_n_0
    SLICE_X17Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063    10.661 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12/O
                         net (fo=1, routed)           0.056    10.717    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12_n_0
    SLICE_X17Y77         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    10.866 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.104    10.970    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X17Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    11.010 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=9, routed)           0.185    11.196    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X16Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.540    11.707    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X16Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__1/C
                         clock pessimism              0.151    11.858    
                         clock uncertainty           -0.176    11.683    
    SLICE_X16Y77         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043    11.640    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.217ns  (logic 3.588ns (38.928%)  route 5.629ns (61.072%))
  Logic Levels:           35  (CARRY8=10 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.558ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.259     8.455    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y87         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.519 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___93_i_9/O
                         net (fo=19, routed)          0.066     8.585    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_do_revert
    SLICE_X22Y87         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.624 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_6/O
                         net (fo=3, routed)           0.400     9.024    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_2_valid[2]
    SLICE_X19Y80         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     9.087 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7/O
                         net (fo=1, routed)           0.108     9.195    design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_7_n_0
    SLICE_X19Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.233 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___94_i_4/O
                         net (fo=1, routed)           0.104     9.337    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_0
    SLICE_X19Y80         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     9.435 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2/O
                         net (fo=1, routed)           0.161     9.596    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_2__2_n_0
    SLICE_X19Y80         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.637 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2/O
                         net (fo=2, routed)           0.114     9.751    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94_i_1__2_n_0
    SLICE_X19Y79         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     9.789 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___94/O
                         net (fo=8, routed)           0.268    10.057    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_1
    SLICE_X17Y78         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064    10.121 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55/O
                         net (fo=1, routed)           0.011    10.132    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_55_n_0
    SLICE_X17Y78         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.245    10.377 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40/CO[7]
                         net (fo=1, routed)           0.221    10.598    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_i_40_n_0
    SLICE_X17Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063    10.661 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12/O
                         net (fo=1, routed)           0.056    10.717    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_12_n_0
    SLICE_X17Y77         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    10.866 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3/O
                         net (fo=1, routed)           0.104    10.970    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_3_n_0
    SLICE_X17Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    11.010 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1/O
                         net (fo=9, routed)           0.180    11.191    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0
    SLICE_X17Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.535    11.702    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X17Y77         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]/C
                         clock pessimism              0.151    11.854    
                         clock uncertainty           -0.176    11.678    
    SLICE_X17Y77         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    11.636    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  0.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.097ns (51.229%)  route 0.092ns (48.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.561ns (routing 0.558ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.616ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.561     1.728    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     1.797 r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]/Q
                         net (fo=8, routed)           0.067     1.864    design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]
    SLICE_X23Y49         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.028     1.892 r  design_1_i/al_ultra96v2_0/inst/reset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.025     1.917    design_1_i/al_ultra96v2_0/inst/p_0_in__0[4]
    SLICE_X23Y49         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.796     2.003    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X23Y49         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[4]/C
                         clock pessimism             -0.156     1.847    
    SLICE_X23Y49         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     1.900    design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.096ns (49.254%)  route 0.099ns (50.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.561ns (routing 0.558ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.616ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.561     1.728    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     1.797 r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]/Q
                         net (fo=8, routed)           0.074     1.871    design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]
    SLICE_X23Y49         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.027     1.898 r  design_1_i/al_ultra96v2_0/inst/reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.025     1.923    design_1_i/al_ultra96v2_0/inst/p_0_in__0[1]
    SLICE_X23Y49         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.796     2.003    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X23Y49         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[1]/C
                         clock pessimism             -0.156     1.847    
    SLICE_X23Y49         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     1.900    design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rs2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.578%)  route 0.044ns (45.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.356ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.912     1.023    design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rs2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.062 r  design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rs2_reg[25]/Q
                         net (fo=3, routed)           0.028     1.090    design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rs2[25]
    SLICE_X25Y14         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.104 r  design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd[25]_i_1/O
                         net (fo=1, routed)           0.016     1.120    design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd18[1]
    SLICE_X25Y14         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.043     1.181    design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/clk
    SLICE_X25Y14         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd_reg[25]/C
                         clock pessimism             -0.134     1.047    
    SLICE_X25Y14         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.093    design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.096ns (48.263%)  route 0.103ns (51.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.561ns (routing 0.558ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.616ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.561     1.728    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     1.797 r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]/Q
                         net (fo=8, routed)           0.075     1.872    design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[0]
    SLICE_X23Y49         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.027     1.899 r  design_1_i/al_ultra96v2_0/inst/reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.028     1.927    design_1_i/al_ultra96v2_0/inst/p_0_in__0[2]
    SLICE_X23Y49         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.796     2.003    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X23Y49         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[2]/C
                         clock pessimism             -0.156     1.847    
    SLICE_X23Y49         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.053     1.900    design_1_i/al_ultra96v2_0/inst/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.878ns (routing 0.316ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.356ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.878     0.989    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X1Y28          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.026 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.055     1.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[25]
    SLICE_X2Y28          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.003     1.141    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                         clock pessimism             -0.137     1.004    
    SLICE_X2Y28          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.051    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/inter_ps_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_ps_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.069ns (38.983%)  route 0.108ns (61.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.521ns (routing 0.558ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.616ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.521     1.688    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X13Y64         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/inter_ps_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.757 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/inter_ps_addr_reg[11]/Q
                         net (fo=1, routed)           0.108     1.865    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/inter_ps_addr_reg_n_0_[11]
    SLICE_X12Y64         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_ps_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.725     1.932    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X12Y64         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_ps_addr_reg[11]/C
                         clock pessimism             -0.152     1.780    
    SLICE_X12Y64         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     1.833    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_ps_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_12/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.070ns (35.354%)  route 0.128ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.563ns (routing 0.558ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.616ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.563     1.730    design_1_i/axi_gpio_12/U0/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_12/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.800 r  design_1_i/axi_gpio_12/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.128     1.928    design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[8]
    SLICE_X25Y42         FDRE                                         r  design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.790     1.997    design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.156     1.841    
    SLICE_X25Y42         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     1.896    design_1_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rdx_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.062ns (47.544%)  route 0.068ns (52.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.915ns (routing 0.316ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.356ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.915     1.026    design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/clk
    SLICE_X22Y14         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rdx_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.065 r  design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rdx_reg[32]/Q
                         net (fo=3, routed)           0.051     1.116    design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/p_0_in18_in[0]
    SLICE_X21Y14         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.139 r  design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd[33]_i_1/O
                         net (fo=1, routed)           0.017     1.156    design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd14[1]
    SLICE_X21Y14         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.042     1.180    design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/clk
    SLICE_X21Y14         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd_reg[33]/C
                         clock pessimism             -0.103     1.077    
    SLICE_X21Y14         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.123    design_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/rd_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.975ns (routing 0.316ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.356ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.975     1.086    design_1_i/axi_gpio_3/U0/s_axi_aclk
    SLICE_X38Y42         FDRE                                         r  design_1_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.125 r  design_1_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.057     1.182    design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[27]
    SLICE_X38Y42         FDRE                                         r  design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.109     1.247    design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y42         FDRE                                         r  design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.146     1.101    
    SLICE_X38Y42         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.148    design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.938ns (routing 0.316ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.356ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.938     1.049    design_1_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X33Y29         FDRE                                         r  design_1_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.088 r  design_1_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.057     1.145    design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X33Y29         FDRE                                         r  design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.069     1.207    design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y29         FDRE                                         r  design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.143     1.064    
    SLICE_X33Y29         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.111    design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y24  design_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y25  design_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y26  design_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y27  design_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y28  design_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y29  design_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y30  design_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y31  design_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y17  design_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_1_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y24  design_1_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.275ns (19.485%)  route 1.136ns (80.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 11.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.616ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.558ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.707     1.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.302     2.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y28          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.490 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.835     3.325    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y26          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.514    11.681    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y26          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.157    11.838    
                         clock uncertainty           -0.176    11.662    
    SLICE_X1Y26          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    11.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.275ns (19.485%)  route 1.136ns (80.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 11.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.616ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.558ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.707     1.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.302     2.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y28          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.490 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.835     3.325    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y26          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.514    11.681    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y26          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.157    11.838    
                         clock uncertainty           -0.176    11.662    
    SLICE_X1Y26          FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    11.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.275ns (19.485%)  route 1.136ns (80.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 11.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.616ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.558ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.707     1.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.302     2.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y28          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.490 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.835     3.325    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y26          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.514    11.681    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y26          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.157    11.838    
                         clock uncertainty           -0.176    11.662    
    SLICE_X1Y26          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    11.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.275ns (19.485%)  route 1.136ns (80.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 11.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.616ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.558ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.707     1.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.302     2.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y28          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.490 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.835     3.325    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y26          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.514    11.681    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y26          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.157    11.838    
                         clock uncertainty           -0.176    11.662    
    SLICE_X1Y26          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    11.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.275ns (19.513%)  route 1.134ns (80.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 11.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.616ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.558ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.707     1.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.302     2.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y28          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.490 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.833     3.323    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y26          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.514    11.681    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y26          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.157    11.838    
                         clock uncertainty           -0.176    11.662    
    SLICE_X1Y26          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    11.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.275ns (19.513%)  route 1.134ns (80.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 11.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.616ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.558ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.707     1.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.302     2.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y28          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.490 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.833     3.323    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y26          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.514    11.681    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y26          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.157    11.838    
                         clock uncertainty           -0.176    11.662    
    SLICE_X1Y26          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    11.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.275ns (19.513%)  route 1.134ns (80.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 11.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.616ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.558ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.707     1.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.302     2.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y28          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.490 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.833     3.323    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y26          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.514    11.681    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y26          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.157    11.838    
                         clock uncertainty           -0.176    11.662    
    SLICE_X1Y26          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    11.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.275ns (19.513%)  route 1.134ns (80.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 11.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.616ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.558ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.707     1.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.302     2.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y28          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.490 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.833     3.323    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y26          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.514    11.681    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y26          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.157    11.838    
                         clock uncertainty           -0.176    11.662    
    SLICE_X1Y26          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    11.590    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.275ns (19.723%)  route 1.119ns (80.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 11.676 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.616ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.558ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.707     1.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.302     2.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y28          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.490 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     3.308    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y26          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.509    11.676    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y26          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.157    11.833    
                         clock uncertainty           -0.176    11.657    
    SLICE_X2Y26          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    11.585    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.281ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.275ns (19.723%)  route 1.119ns (80.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 11.680 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.616ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.558ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.707     1.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y29          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.302     2.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y28          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.490 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     3.308    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y26          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.513    11.680    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y26          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.157    11.837    
                         clock uncertainty           -0.176    11.661    
    SLICE_X2Y26          FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.072    11.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  8.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.074ns (36.800%)  route 0.127ns (63.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.356ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.038 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y53          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.104 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.200    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y53          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.003     1.141    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y53          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.103     1.038    
    SLICE_X3Y53          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.018    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.074ns (36.800%)  route 0.127ns (63.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.356ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.038 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y53          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.104 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.200    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y53          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.003     1.141    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y53          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.103     1.038    
    SLICE_X3Y53          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.018    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.074ns (36.800%)  route 0.127ns (63.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.356ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.038 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y53          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.104 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.200    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y53          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.003     1.141    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y53          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.103     1.038    
    SLICE_X3Y53          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.018    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.074ns (36.800%)  route 0.127ns (63.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.356ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.038 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y53          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.104 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.200    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y53          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.999     1.137    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y53          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.103     1.034    
    SLICE_X3Y53          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.014    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.074ns (36.800%)  route 0.127ns (63.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.356ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.038 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y53          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.104 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.200    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y53          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.999     1.137    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y53          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.103     1.034    
    SLICE_X3Y53          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.014    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.074ns (36.800%)  route 0.127ns (63.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.356ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.038 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y53          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.104 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.200    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y53          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.999     1.137    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y53          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.103     1.034    
    SLICE_X3Y53          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.014    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.074ns (36.800%)  route 0.127ns (63.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.356ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.038 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y53          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.104 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.200    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y53          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.999     1.137    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y53          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.103     1.034    
    SLICE_X3Y53          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.014    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.079ns (34.462%)  route 0.150ns (65.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.875ns (routing 0.316ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.356ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.875     0.986    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.025 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.051    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y24          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.091 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.123     1.215    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y24          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.006     1.144    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y24          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.103     1.041    
    SLICE_X2Y24          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.021    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.079ns (34.462%)  route 0.150ns (65.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.875ns (routing 0.316ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.356ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.875     0.986    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.025 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.051    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y24          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.091 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.123     1.215    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y24          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.006     1.144    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y24          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.103     1.041    
    SLICE_X2Y24          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.021    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.079ns (34.462%)  route 0.150ns (65.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.875ns (routing 0.316ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.356ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.875     0.986    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y24          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.025 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.051    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y24          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.091 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.123     1.215    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y24          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.006     1.144    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y24          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.103     1.041    
    SLICE_X2Y24          FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.021    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.194    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_rtl_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.286ns  (logic 0.516ns (22.559%)  route 1.770ns (77.441%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.681ns (routing 0.558ns, distribution 1.123ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  gpio_rtl_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_0/IO
    D2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.516     0.516 r  gpio_rtl_tri_iobuf_0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.516    gpio_rtl_tri_iobuf_0/OUT
    D2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.516 r  gpio_rtl_tri_iobuf_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.770     2.286    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X44Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.681     1.848    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[11]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.206ns  (logic 0.528ns (23.929%)  route 1.678ns (76.071%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.558ns, distribution 1.133ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  gpio_rtl_tri_io[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_11/IO
    F1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.528     0.528 r  gpio_rtl_tri_iobuf_11/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    gpio_rtl_tri_iobuf_11/OUT
    F1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.528 r  gpio_rtl_tri_iobuf_11/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.678     2.206    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X44Y61         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.691     1.858    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y61         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[21]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.205ns  (logic 0.497ns (22.551%)  route 1.708ns (77.449%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.699ns (routing 0.558ns, distribution 1.141ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  gpio_rtl_tri_io[21] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_21/IO
    K3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.497     0.497 r  gpio_rtl_tri_iobuf_21/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.497    gpio_rtl_tri_iobuf_21/OUT
    K3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.497 r  gpio_rtl_tri_iobuf_21/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.708     2.205    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X42Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.699     1.866    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[9]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.193ns  (logic 0.508ns (23.178%)  route 1.685ns (76.822%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.709ns (routing 0.558ns, distribution 1.151ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  gpio_rtl_tri_io[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_9/IO
    E3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.508     0.508 r  gpio_rtl_tri_iobuf_9/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    gpio_rtl_tri_iobuf_9/OUT
    E3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.508 r  gpio_rtl_tri_iobuf_9/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.685     2.193    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X46Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.709     1.876    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.190ns  (logic 0.514ns (23.465%)  route 1.676ns (76.535%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 0.558ns, distribution 1.153ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  gpio_rtl_tri_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_5/IO
    C3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  gpio_rtl_tri_iobuf_5/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    gpio_rtl_tri_iobuf_5/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  gpio_rtl_tri_iobuf_5/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.676     2.190    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X46Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.711     1.878    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[16]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.188ns  (logic 0.513ns (23.440%)  route 1.675ns (76.560%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.704ns (routing 0.558ns, distribution 1.146ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  gpio_rtl_tri_io[16] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_16/IO
    J5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  gpio_rtl_tri_iobuf_16/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    gpio_rtl_tri_iobuf_16/OUT
    J5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  gpio_rtl_tri_iobuf_16/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.675     2.188    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X43Y59         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.704     1.871    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y59         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.185ns  (logic 0.514ns (23.523%)  route 1.671ns (76.477%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 0.558ns, distribution 1.153ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  gpio_rtl_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_1/IO
    C2                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  gpio_rtl_tri_iobuf_1/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    gpio_rtl_tri_iobuf_1/OUT
    C2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  gpio_rtl_tri_iobuf_1/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.671     2.185    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X46Y59         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.711     1.878    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y59         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[8]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.175ns  (logic 0.513ns (23.601%)  route 1.662ns (76.399%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.705ns (routing 0.558ns, distribution 1.147ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E4                                                0.000     0.000 r  gpio_rtl_tri_io[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_8/IO
    E4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 r  gpio_rtl_tri_iobuf_8/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    gpio_rtl_tri_iobuf_8/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  gpio_rtl_tri_iobuf_8/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.662     2.175    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X45Y52         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.705     1.872    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y52         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[17]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.512ns (23.904%)  route 1.631ns (76.096%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.699ns (routing 0.558ns, distribution 1.141ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  gpio_rtl_tri_io[17] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_17/IO
    H5                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.512     0.512 r  gpio_rtl_tri_iobuf_17/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.512    gpio_rtl_tri_iobuf_17/OUT
    H5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.512 r  gpio_rtl_tri_iobuf_17/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.631     2.143    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X42Y52         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.699     1.866    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[7]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.138ns  (logic 0.530ns (24.796%)  route 1.608ns (75.204%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.709ns (routing 0.558ns, distribution 1.151ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  gpio_rtl_tri_io[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_7/IO
    D1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.530     0.530 r  gpio_rtl_tri_iobuf_7/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    gpio_rtl_tri_iobuf_7/OUT
    D1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.530 r  gpio_rtl_tri_iobuf_7/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.608     2.138    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X46Y51         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.709     1.876    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y51         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_rtl_tri_io[29]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.100ns (17.670%)  route 0.465ns (82.330%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.131ns (routing 0.356ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  gpio_rtl_tri_io[29] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_29/IO
    M4                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.100     0.100 r  gpio_rtl_tri_iobuf_29/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.100    gpio_rtl_tri_iobuf_29/OUT
    M4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.100 r  gpio_rtl_tri_iobuf_29/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.465     0.565    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X47Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.131     1.269    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[30]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.106ns (18.591%)  route 0.463ns (81.409%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.122ns (routing 0.356ns, distribution 0.766ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  gpio_rtl_tri_io[30] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_30/IO
    M2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.106     0.106 r  gpio_rtl_tri_iobuf_30/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.106    gpio_rtl_tri_iobuf_30/OUT
    M2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.106 r  gpio_rtl_tri_iobuf_30/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463     0.569    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X47Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.122     1.260    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[25]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.098ns (17.092%)  route 0.475ns (82.908%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.122ns (routing 0.356ns, distribution 0.766ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  gpio_rtl_tri_io[25] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_25/IO
    L3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.098     0.098 r  gpio_rtl_tri_iobuf_25/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.098    gpio_rtl_tri_iobuf_25/OUT
    L3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.098 r  gpio_rtl_tri_iobuf_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.475     0.573    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X47Y59         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.122     1.260    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y59         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.061ns (10.269%)  route 0.533ns (89.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.969ns (routing 0.356ns, distribution 0.613ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.473     0.473    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y94          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.534 r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.060     0.594    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y94          FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.969     1.107    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y94          FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[26]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.111ns (18.348%)  route 0.493ns (81.652%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.106ns (routing 0.356ns, distribution 0.750ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  gpio_rtl_tri_io[26] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_26/IO
    L2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.111     0.111 r  gpio_rtl_tri_iobuf_26/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.111    gpio_rtl_tri_iobuf_26/OUT
    L2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.111 r  gpio_rtl_tri_iobuf_26/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.493     0.604    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X45Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.106     1.244    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[28]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.100ns (15.989%)  route 0.525ns (84.011%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.115ns (routing 0.356ns, distribution 0.759ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  gpio_rtl_tri_io[28] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_28/IO
    M5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.100     0.100 r  gpio_rtl_tri_iobuf_28/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.100    gpio_rtl_tri_iobuf_28/OUT
    M5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.100 r  gpio_rtl_tri_iobuf_28/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.525     0.625    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X45Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.115     1.253    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[27]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.110ns (17.474%)  route 0.520ns (82.526%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.107ns (routing 0.356ns, distribution 0.751ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  gpio_rtl_tri_io[27] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_27/IO
    L1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.110     0.110 r  gpio_rtl_tri_iobuf_27/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.110    gpio_rtl_tri_iobuf_27/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.110 r  gpio_rtl_tri_iobuf_27/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.520     0.630    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X46Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.107     1.245    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[31]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.118ns (18.492%)  route 0.518ns (81.508%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.356ns, distribution 0.748ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  gpio_rtl_tri_io[31] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_31/IO
    M1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.118     0.118 r  gpio_rtl_tri_iobuf_31/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.118    gpio_rtl_tri_iobuf_31/OUT
    M1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.118 r  gpio_rtl_tri_iobuf_31/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.518     0.636    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X43Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.104     1.242    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[24]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.109ns (16.823%)  route 0.539ns (83.177%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.113ns (routing 0.356ns, distribution 0.757ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  gpio_rtl_tri_io[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_24/IO
    L4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.109     0.109 r  gpio_rtl_tri_iobuf_24/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.109    gpio_rtl_tri_iobuf_24/OUT
    L4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.109 r  gpio_rtl_tri_iobuf_24/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.539     0.648    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[24]
    SLICE_X43Y61         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.113     1.251    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y61         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_rtl_tri_io[14]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.131ns (19.577%)  route 0.538ns (80.423%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.110ns (routing 0.356ns, distribution 0.754ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  gpio_rtl_tri_io[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_rtl_tri_iobuf_14/IO
    H2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  gpio_rtl_tri_iobuf_14/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    gpio_rtl_tri_iobuf_14/OUT
    H2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  gpio_rtl_tri_iobuf_14/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.538     0.669    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X47Y61         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.110     1.248    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y61         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.160ns  (logic 2.823ns (34.595%)  route 5.337ns (65.405%))
  Logic Levels:           26  (CARRY8=9 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.558ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.074     8.269    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.307 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=55, routed)          0.156     8.464    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_renb
    SLICE_X22Y92         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.503 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_2/O
                         net (fo=37, routed)          0.819     9.322    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7_0
    SLICE_X19Y59         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     9.422 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[6]_INST_0/O
                         net (fo=1, routed)           0.712    10.134    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.552     1.719    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.892ns  (logic 2.871ns (36.378%)  route 5.021ns (63.622%))
  Logic Levels:           26  (CARRY8=9 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.558ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.074     8.269    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.307 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=55, routed)          0.156     8.464    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_renb
    SLICE_X22Y92         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.503 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_2/O
                         net (fo=37, routed)          0.772     9.275    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7_0
    SLICE_X19Y59         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     9.423 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[14]_INST_0/O
                         net (fo=1, routed)           0.443     9.866    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X19Y49         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.558     1.725    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.795ns  (logic 2.871ns (36.830%)  route 4.924ns (63.170%))
  Logic Levels:           26  (CARRY8=9 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.558ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.074     8.269    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.307 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=55, routed)          0.156     8.464    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_renb
    SLICE_X22Y92         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.503 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_2/O
                         net (fo=37, routed)          0.701     9.204    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7_0
    SLICE_X24Y59         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.352 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[2]_INST_0/O
                         net (fo=1, routed)           0.417     9.769    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X24Y54         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.563     1.730    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X24Y54         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 2.905ns (37.402%)  route 4.862ns (62.598%))
  Logic Levels:           26  (CARRY8=9 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.558ns, distribution 0.998ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.074     8.269    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.307 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=55, routed)          0.156     8.464    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_renb
    SLICE_X22Y92         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.503 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_2/O
                         net (fo=37, routed)          0.790     9.293    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7_0
    SLICE_X19Y59         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     9.475 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[10]_INST_0/O
                         net (fo=1, routed)           0.266     9.741    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X19Y58         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.556     1.723    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y58         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 2.871ns (37.343%)  route 4.817ns (62.657%))
  Logic Levels:           26  (CARRY8=9 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.558ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.074     8.269    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.307 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=55, routed)          0.156     8.464    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_renb
    SLICE_X22Y92         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.503 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_2/O
                         net (fo=37, routed)          0.251     8.754    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7_0
    SLICE_X20Y94         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     8.902 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[5]_INST_0/O
                         net (fo=2, routed)           0.760     9.662    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X16Y55         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.561     1.728    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X16Y55         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.635ns  (logic 2.762ns (36.177%)  route 4.873ns (63.823%))
  Logic Levels:           26  (CARRY8=9 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.558ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.074     8.269    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.307 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=55, routed)          0.156     8.464    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_renb
    SLICE_X22Y92         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.503 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_2/O
                         net (fo=37, routed)          0.236     8.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7_0
    SLICE_X21Y95         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     8.777 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[4]_INST_0/O
                         net (fo=2, routed)           0.831     9.608    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X20Y49         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.560     1.727    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y49         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.618ns  (logic 2.786ns (36.572%)  route 4.832ns (63.428%))
  Logic Levels:           26  (CARRY8=9 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.558ns, distribution 0.993ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.074     8.269    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.307 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=55, routed)          0.156     8.464    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_renb
    SLICE_X22Y92         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.503 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_2/O
                         net (fo=37, routed)          0.204     8.707    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7_0
    SLICE_X23Y91         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     8.770 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[19]_INST_0/O
                         net (fo=2, routed)           0.821     9.592    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X18Y66         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.551     1.718    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y66         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.591ns  (logic 2.762ns (36.384%)  route 4.829ns (63.616%))
  Logic Levels:           26  (CARRY8=9 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.558ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.074     8.269    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.307 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=55, routed)          0.156     8.464    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_renb
    SLICE_X22Y92         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.503 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_2/O
                         net (fo=37, routed)          0.204     8.707    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7_0
    SLICE_X23Y93         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.746 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[1]_INST_0/O
                         net (fo=2, routed)           0.819     9.565    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X19Y56         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.561     1.728    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y56         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.574ns  (logic 2.821ns (37.245%)  route 4.753ns (62.755%))
  Logic Levels:           26  (CARRY8=9 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.558ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.074     8.269    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.307 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=55, routed)          0.156     8.464    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_renb
    SLICE_X22Y92         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.503 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_2/O
                         net (fo=37, routed)          0.185     8.688    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7_0
    SLICE_X21Y91         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     8.786 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[15]_INST_0/O
                         net (fo=2, routed)           0.762     9.548    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X23Y49         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.569     1.736    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.556ns  (logic 2.872ns (38.010%)  route 4.684ns (61.990%))
  Logic Levels:           26  (CARRY8=9 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.616ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.558ns, distribution 0.995ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.767     1.974    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.069 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[5]/Q
                         net (fo=15, routed)          0.276     2.345    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg_n_0_[5]
    SLICE_X28Y67         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.383 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33/O
                         net (fo=1, routed)           0.024     2.407    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_33_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.609 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22/CO[7]
                         net (fo=1, routed)           0.028     2.637    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___73_i_22_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.734 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20/O[1]
                         net (fo=9, routed)           0.307     3.041    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_20_n_14
    SLICE_X28Y72         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     3.104 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27/O
                         net (fo=1, routed)           0.018     3.122    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_27_n_0
    SLICE_X28Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     3.419 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11/O[7]
                         net (fo=7, routed)           0.344     3.763    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_11_n_8
    SLICE_X27Y74         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.827 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12/O
                         net (fo=1, routed)           0.011     3.838    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_12_n_0
    SLICE_X27Y74         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.986 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.014    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___77_i_2_n_0
    SLICE_X27Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.111 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2/O[1]
                         net (fo=6, routed)           0.396     4.507    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_2_n_14
    SLICE_X26Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.797 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1/O[5]
                         net (fo=7, routed)           0.413     5.210    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___81_i_1_n_10
    SLICE_X26Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.407 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61/CO[7]
                         net (fo=1, routed)           0.028     5.435    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___29_i_61_n_0
    SLICE_X26Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.532 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15/O[1]
                         net (fo=6, routed)           0.350     5.882    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_15_n_14
    SLICE_X23Y81         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.946 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233/O
                         net (fo=1, routed)           0.010     5.956    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_233_n_0
    SLICE_X23Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.144     6.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154/O[2]
                         net (fo=2, routed)           0.206     6.307    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_154_n_13
    SLICE_X23Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     6.371 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272/O
                         net (fo=1, routed)           0.110     6.481    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_272_n_0
    SLICE_X23Y85         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.629 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196/O
                         net (fo=1, routed)           0.109     6.738    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_196_n_0
    SLICE_X23Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     6.801 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137/O
                         net (fo=1, routed)           0.010     6.811    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_137_n_0
    SLICE_X23Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.893 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84/O
                         net (fo=1, routed)           0.203     7.096    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio_reg[1]_i_84_n_0
    SLICE_X23Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     7.136 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47/O
                         net (fo=1, routed)           0.158     7.294    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_47_n_0
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.358 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_25/O
                         net (fo=2, routed)           0.274     7.631    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_raddr[26]
    SLICE_X22Y90         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     7.780 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16/O
                         net (fo=3, routed)           0.105     7.886    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_16_n_0
    SLICE_X23Y90         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     7.950 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_6/O
                         net (fo=34, routed)          0.110     8.060    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_rdata2
    SLICE_X22Y90         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     8.100 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___137_i_1__2/O
                         net (fo=15, routed)          0.056     8.156    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X22Y90         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     8.195 f  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2/O
                         net (fo=27, routed)          0.074     8.269    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___30_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.307 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=55, routed)          0.156     8.464    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_renb
    SLICE_X22Y92         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.503 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_2/O
                         net (fo=37, routed)          0.219     8.722    design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_7_0
    SLICE_X23Y90         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     8.871 r  design_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0/O
                         net (fo=2, routed)           0.659     9.530    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X18Y50         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.553     1.720    design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  design_1_i/axi_gpio_12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/ps_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.038ns (13.149%)  route 0.251ns (86.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.356ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X24Y96         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y96         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.037 r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[2]/Q
                         net (fo=1, routed)           0.251     1.288    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X15Y68         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.999     1.137    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y68         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/ps_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.039ns (13.220%)  route 0.256ns (86.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.356ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X25Y96         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y96         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.038 r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[27]/Q
                         net (fo=1, routed)           0.256     1.294    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X17Y82         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.004     1.142    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y82         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/ps_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.039ns (11.504%)  route 0.300ns (88.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.356ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X24Y96         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.038 r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[6]/Q
                         net (fo=1, routed)           0.300     1.338    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X15Y64         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.008     1.146    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y64         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/ps_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.039ns (11.607%)  route 0.297ns (88.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.356ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.893     1.004    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X23Y99         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.043 r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[16]/Q
                         net (fo=1, routed)           0.297     1.340    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X18Y60         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.013     1.151    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y60         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/ps_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.040ns (11.834%)  route 0.298ns (88.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.356ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.893     1.004    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X23Y99         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.044 r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[19]/Q
                         net (fo=1, routed)           0.298     1.342    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X18Y57         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.027     1.165    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y57         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/gpio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.039ns (11.217%)  route 0.309ns (88.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.889ns (routing 0.316ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.356ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.889     1.000    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X24Y98         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/gpio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y98         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.039 r  design_1_i/al_ultra96v2_0/inst/gpio_reg[0]/Q
                         net (fo=2, routed)           0.309     1.348    design_1_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X24Y45         FDRE                                         r  design_1_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.028     1.166    design_1_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X24Y45         FDRE                                         r  design_1_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/gpio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.039ns (10.783%)  route 0.323ns (89.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.880ns (routing 0.316ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.356ns, distribution 0.684ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.880     0.991    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X23Y101        FDRE                                         r  design_1_i/al_ultra96v2_0/inst/gpio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.030 r  design_1_i/al_ultra96v2_0/inst/gpio_reg[1]/Q
                         net (fo=2, routed)           0.323     1.353    design_1_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.040     1.178    design_1_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/ps_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.039ns (11.017%)  route 0.315ns (88.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.889ns (routing 0.316ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.356ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.889     1.000    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X25Y97         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.039 r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[10]/Q
                         net (fo=1, routed)           0.315     1.354    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X14Y71         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.998     1.136    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y71         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/ps_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.039ns (11.048%)  route 0.314ns (88.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.356ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.893     1.004    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X23Y99         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.043 r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[18]/Q
                         net (fo=1, routed)           0.314     1.357    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X18Y57         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.031     1.169    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y57         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/al_ultra96v2_0/inst/ps_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.038ns (10.468%)  route 0.325ns (89.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.316ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.356ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.888     0.999    design_1_i/al_ultra96v2_0/inst/clk
    SLICE_X24Y96         FDRE                                         r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y96         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.037 r  design_1_i/al_ultra96v2_0/inst/ps_data_reg[4]/Q
                         net (fo=1, routed)           0.325     1.362    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X17Y54         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.034     1.172    design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X17Y54         FDRE                                         r  design_1_i/axi_gpio_9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.649ns  (logic 2.976ns (64.024%)  route 1.673ns (35.976%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.616ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.945     2.152    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y52         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.250 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[23]/Q
                         net (fo=4, routed)           1.673     3.923    gpio_rtl_tri_iobuf_8/T
    E4                   OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.878     6.801 r  gpio_rtl_tri_iobuf_8/OBUFT/O
                         net (fo=1, unset)            0.000     6.801    gpio_rtl_tri_io[8]
    E4                                                                r  gpio_rtl_tri_io[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.634ns  (logic 2.994ns (64.620%)  route 1.639ns (35.380%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.616ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.934     2.141    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y51         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.240 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[24]/Q
                         net (fo=4, routed)           1.639     3.879    gpio_rtl_tri_iobuf_7/T
    D1                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.895     6.774 r  gpio_rtl_tri_iobuf_7/OBUFT/O
                         net (fo=1, unset)            0.000     6.774    gpio_rtl_tri_io[7]
    D1                                                                r  gpio_rtl_tri_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.598ns  (logic 2.976ns (64.722%)  route 1.622ns (35.278%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.616ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.946     2.153    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y53         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.251 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[28]/Q
                         net (fo=4, routed)           1.622     3.874    gpio_rtl_tri_iobuf_3/T
    F2                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.878     6.752 r  gpio_rtl_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     6.752    gpio_rtl_tri_io[3]
    F2                                                                r  gpio_rtl_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.560ns  (logic 2.969ns (65.122%)  route 1.590ns (34.878%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.616ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.934     2.141    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y51         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.237 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[22]/Q
                         net (fo=4, routed)           1.590     3.827    gpio_rtl_tri_iobuf_9/T
    E3                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.873     6.700 r  gpio_rtl_tri_iobuf_9/OBUFT/O
                         net (fo=1, unset)            0.000     6.700    gpio_rtl_tri_io[9]
    E3                                                                r  gpio_rtl_tri_io[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.526ns  (logic 2.974ns (65.705%)  route 1.552ns (34.295%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.616ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.945     2.152    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y55         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.248 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[27]/Q
                         net (fo=4, routed)           1.552     3.801    gpio_rtl_tri_iobuf_4/T
    D3                   OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.878     6.679 r  gpio_rtl_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     6.679    gpio_rtl_tri_io[4]
    D3                                                                r  gpio_rtl_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.525ns  (logic 2.978ns (65.811%)  route 1.547ns (34.189%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.616ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.945     2.152    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y55         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.251 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[26]/Q
                         net (fo=4, routed)           1.547     3.798    gpio_rtl_tri_iobuf_5/T
    C3                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.879     6.677 r  gpio_rtl_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     6.677    gpio_rtl_tri_io[5]
    C3                                                                r  gpio_rtl_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 2.978ns (66.200%)  route 1.520ns (33.800%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.616ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.957     2.164    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y58         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.263 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[30]/Q
                         net (fo=4, routed)           1.520     3.784    gpio_rtl_tri_iobuf_1/T
    C2                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.879     6.663 r  gpio_rtl_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     6.663    gpio_rtl_tri_io[1]
    C2                                                                r  gpio_rtl_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.509ns  (logic 2.991ns (66.336%)  route 1.518ns (33.664%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.616ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.946     2.153    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y55         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.251 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[20]/Q
                         net (fo=4, routed)           1.518     3.769    gpio_rtl_tri_iobuf_11/T
    F1                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.893     6.662 r  gpio_rtl_tri_iobuf_11/OBUFT/O
                         net (fo=1, unset)            0.000     6.662    gpio_rtl_tri_io[11]
    F1                                                                r  gpio_rtl_tri_io[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.508ns  (logic 2.959ns (65.637%)  route 1.549ns (34.363%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.616ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.945     2.152    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y52         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.245 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[19]/Q
                         net (fo=4, routed)           1.549     3.795    gpio_rtl_tri_iobuf_12/T
    H4                   OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.866     6.661 r  gpio_rtl_tri_iobuf_12/OBUFT/O
                         net (fo=1, unset)            0.000     6.661    gpio_rtl_tri_io[12]
    H4                                                                r  gpio_rtl_tri_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.493ns  (logic 2.988ns (66.514%)  route 1.504ns (33.486%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.616ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       1.947     2.154    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y55         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.250 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[21]/Q
                         net (fo=4, routed)           1.504     3.755    gpio_rtl_tri_iobuf_10/T
    G1                   OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.892     6.647 r  gpio_rtl_tri_iobuf_10/OBUFT/O
                         net (fo=1, unset)            0.000     6.647    gpio_rtl_tri_io[10]
    G1                                                                r  gpio_rtl_tri_io[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.384ns (41.255%)  route 0.547ns (58.745%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.316ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.993     1.104    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y55         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.142 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/Q
                         net (fo=4, routed)           0.547     1.689    gpio_rtl_tri_iobuf_28/T
    M5                   OBUFT (TriStatE_OUTBUF_HPIOB_M_T_O)
                                                      0.346     2.035 r  gpio_rtl_tri_iobuf_28/OBUFT/O
                         net (fo=1, unset)            0.000     2.035    gpio_rtl_tri_io[28]
    M5                                                                r  gpio_rtl_tri_io[28] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.397ns (42.643%)  route 0.534ns (57.357%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.316ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.997     1.108    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y58         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.148 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/Q
                         net (fo=4, routed)           0.534     1.681    gpio_rtl_tri_iobuf_26/T
    L2                   OBUFT (TriStatE_OUTBUF_HPIOB_M_T_O)
                                                      0.357     2.038 r  gpio_rtl_tri_iobuf_26/OBUFT/O
                         net (fo=1, unset)            0.000     2.038    gpio_rtl_tri_io[26]
    L2                                                                r  gpio_rtl_tri_io[26] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.385ns (41.025%)  route 0.553ns (58.975%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.316ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.993     1.104    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y57         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.143 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=4, routed)           0.553     1.696    gpio_rtl_tri_iobuf_29/T
    M4                   OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.346     2.042 r  gpio_rtl_tri_iobuf_29/OBUFT/O
                         net (fo=1, unset)            0.000     2.042    gpio_rtl_tri_io[29]
    M4                                                                r  gpio_rtl_tri_io[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.936ns  (logic 0.395ns (42.218%)  route 0.541ns (57.782%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.316ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.997     1.108    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y58         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.147 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/Q
                         net (fo=4, routed)           0.541     1.687    gpio_rtl_tri_iobuf_27/T
    L1                   OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.356     2.043 r  gpio_rtl_tri_iobuf_27/OBUFT/O
                         net (fo=1, unset)            0.000     2.043    gpio_rtl_tri_io[27]
    L1                                                                r  gpio_rtl_tri_io[27] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.943ns  (logic 0.383ns (40.621%)  route 0.560ns (59.379%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.316ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.993     1.104    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y57         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.143 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/Q
                         net (fo=4, routed)           0.560     1.703    gpio_rtl_tri_iobuf_25/T
    L3                   OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.344     2.047 r  gpio_rtl_tri_iobuf_25/OBUFT/O
                         net (fo=1, unset)            0.000     2.047    gpio_rtl_tri_io[25]
    L3                                                                r  gpio_rtl_tri_io[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.381ns (40.017%)  route 0.571ns (59.983%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.316ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.990     1.101    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y53         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.142 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.571     1.712    gpio_rtl_tri_iobuf_30/I
    M2                   OBUFT (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.340     2.052 r  gpio_rtl_tri_iobuf_30/OBUFT/O
                         net (fo=1, unset)            0.000     2.052    gpio_rtl_tri_io[30]
    M2                                                                r  gpio_rtl_tri_io[30] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.411ns (42.366%)  route 0.559ns (57.634%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.983ns (routing 0.316ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.983     1.094    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y58         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.134 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9]/Q
                         net (fo=4, routed)           0.559     1.693    gpio_rtl_tri_iobuf_22/T
    J3                   OBUFT (TriStatE_OUTBUF_HPIOB_M_T_O)
                                                      0.371     2.064 r  gpio_rtl_tri_iobuf_22/OBUFT/O
                         net (fo=1, unset)            0.000     2.064    gpio_rtl_tri_io[22]
    J3                                                                r  gpio_rtl_tri_io[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.403ns (41.574%)  route 0.566ns (58.426%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.986ns (routing 0.316ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.986     1.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y53         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.136 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=4, routed)           0.566     1.701    gpio_rtl_tri_iobuf_31/T
    M1                   OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.364     2.065 r  gpio_rtl_tri_iobuf_31/OBUFT/O
                         net (fo=1, unset)            0.000     2.065    gpio_rtl_tri_io[31]
    M1                                                                r  gpio_rtl_tri_io[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.392ns (39.851%)  route 0.592ns (60.149%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.316ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.992     1.103    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y55         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.140 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/Q
                         net (fo=4, routed)           0.592     1.732    gpio_rtl_tri_iobuf_24/T
    L4                   OBUFT (TriStatE_OUTBUF_HPIOB_M_T_O)
                                                      0.355     2.087 r  gpio_rtl_tri_iobuf_24/OBUFT/O
                         net (fo=1, unset)            0.000     2.087    gpio_rtl_tri_io[24]
    L4                                                                r  gpio_rtl_tri_io[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_rtl_tri_io[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.411ns (41.125%)  route 0.589ns (58.875%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.983ns (routing 0.316ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=15675, routed)       0.983     1.094    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y58         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[8]/Q
                         net (fo=4, routed)           0.589     1.722    gpio_rtl_tri_iobuf_23/T
    J2                   OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.372     2.094 r  gpio_rtl_tri_iobuf_23/OBUFT/O
                         net (fo=1, unset)            0.000     2.094    gpio_rtl_tri_io[23]
    J2                                                                r  gpio_rtl_tri_io[23] (INOUT)
  -------------------------------------------------------------------    -------------------





