<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.50.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1376pt" height="542pt"
 viewBox="0.00 0.00 1376.00 542.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 538)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-538 1372,-538 1372,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1348,-8 1348,-8 1354,-8 1360,-14 1360,-20 1360,-20 1360,-514 1360,-514 1360,-520 1354,-526 1348,-526 1348,-526 20,-526 20,-526 14,-526 8,-520 8,-514 8,-514 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="684" y="-510.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="684" y="-495.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1340,-16 1340,-16 1346,-16 1352,-22 1352,-28 1352,-28 1352,-468 1352,-468 1352,-474 1346,-480 1340,-480 1340,-480 28,-480 28,-480 22,-480 16,-474 16,-468 16,-468 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="684" y="-464.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="684" y="-449.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;simulateScheme=SpectreSafeSpecLFB&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M572,-24C572,-24 1332,-24 1332,-24 1338,-24 1344,-30 1344,-36 1344,-36 1344,-378 1344,-378 1344,-384 1338,-390 1332,-390 1332,-390 572,-390 572,-390 566,-390 560,-384 560,-378 560,-378 560,-36 560,-36 560,-30 566,-24 572,-24"/>
<text text-anchor="middle" x="952" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="952" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M972,-146C972,-146 1324,-146 1324,-146 1330,-146 1336,-152 1336,-158 1336,-158 1336,-332 1336,-332 1336,-338 1330,-344 1324,-344 1324,-344 972,-344 972,-344 966,-344 960,-338 960,-332 960,-332 960,-158 960,-158 960,-152 966,-146 972,-146"/>
<text text-anchor="middle" x="1148" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1148" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M980,-154C980,-154 1132,-154 1132,-154 1138,-154 1144,-160 1144,-166 1144,-166 1144,-286 1144,-286 1144,-292 1138,-298 1132,-298 1132,-298 980,-298 980,-298 974,-298 968,-292 968,-286 968,-286 968,-166 968,-166 968,-160 974,-154 980,-154"/>
<text text-anchor="middle" x="1056" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1056" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M988,-162C988,-162 1124,-162 1124,-162 1130,-162 1136,-168 1136,-174 1136,-174 1136,-240 1136,-240 1136,-246 1130,-252 1124,-252 1124,-252 988,-252 988,-252 982,-252 976,-246 976,-240 976,-240 976,-174 976,-174 976,-168 982,-162 988,-162"/>
<text text-anchor="middle" x="1056" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1056" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1164,-154C1164,-154 1316,-154 1316,-154 1322,-154 1328,-160 1328,-166 1328,-166 1328,-286 1328,-286 1328,-292 1322,-298 1316,-298 1316,-298 1164,-298 1164,-298 1158,-298 1152,-292 1152,-286 1152,-286 1152,-166 1152,-166 1152,-160 1158,-154 1164,-154"/>
<text text-anchor="middle" x="1240" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1240" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1172,-162C1172,-162 1308,-162 1308,-162 1314,-162 1320,-168 1320,-174 1320,-174 1320,-240 1320,-240 1320,-246 1314,-252 1308,-252 1308,-252 1172,-252 1172,-252 1166,-252 1160,-246 1160,-240 1160,-240 1160,-174 1160,-174 1160,-168 1166,-162 1172,-162"/>
<text text-anchor="middle" x="1240" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1240" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust79" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust79"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M774,-32C774,-32 936,-32 936,-32 942,-32 948,-38 948,-44 948,-44 948,-110 948,-110 948,-116 942,-122 936,-122 936,-122 774,-122 774,-122 768,-122 762,-116 762,-110 762,-110 762,-44 762,-44 762,-38 768,-32 774,-32"/>
<text text-anchor="middle" x="855" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="855" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust85"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M580,-32C580,-32 742,-32 742,-32 748,-32 754,-38 754,-44 754,-44 754,-110 754,-110 754,-116 748,-122 742,-122 742,-122 580,-122 580,-122 574,-122 568,-116 568,-110 568,-110 568,-44 568,-44 568,-38 574,-32 580,-32"/>
<text text-anchor="middle" x="661" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="661" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust91"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M968,-32C968,-32 1130,-32 1130,-32 1136,-32 1142,-38 1142,-44 1142,-44 1142,-110 1142,-110 1142,-116 1136,-122 1130,-122 1130,-122 968,-122 968,-122 962,-122 956,-116 956,-110 956,-110 956,-44 956,-44 956,-38 962,-32 968,-32"/>
<text text-anchor="middle" x="1049" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1049" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1162,-32C1162,-32 1324,-32 1324,-32 1330,-32 1336,-38 1336,-44 1336,-44 1336,-110 1336,-110 1336,-116 1330,-122 1324,-122 1324,-122 1162,-122 1162,-122 1156,-122 1150,-116 1150,-110 1150,-110 1150,-44 1150,-44 1150,-38 1156,-32 1162,-32"/>
<text text-anchor="middle" x="1243" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1243" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust108"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-162C36,-162 272,-162 272,-162 278,-162 284,-168 284,-174 284,-174 284,-240 284,-240 284,-246 278,-252 272,-252 272,-252 36,-252 36,-252 30,-252 24,-246 24,-240 24,-240 24,-174 24,-174 24,-168 30,-162 36,-162"/>
<text text-anchor="middle" x="154" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust111" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust111"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=262144&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M207,-32C207,-32 369,-32 369,-32 375,-32 381,-38 381,-44 381,-44 381,-110 381,-110 381,-116 375,-122 369,-122 369,-122 207,-122 207,-122 201,-122 195,-116 195,-110 195,-110 195,-44 195,-44 195,-38 201,-32 207,-32"/>
<text text-anchor="middle" x="288" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="288" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust117"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M304,-162C304,-162 540,-162 540,-162 546,-162 552,-168 552,-174 552,-174 552,-240 552,-240 552,-246 546,-252 540,-252 540,-252 304,-252 304,-252 298,-252 292,-246 292,-240 292,-240 292,-174 292,-174 292,-168 298,-162 304,-162"/>
<text text-anchor="middle" x="422" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="422" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust120"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M61,-32C61,-32 121,-32 121,-32 127,-32 133,-38 133,-44 133,-44 133,-110 133,-110 133,-116 127,-122 121,-122 121,-122 61,-122 61,-122 55,-122 49,-116 49,-110 49,-110 49,-44 49,-44 49,-38 55,-32 61,-32"/>
<text text-anchor="middle" x="91" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="91" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M255.5,-434C255.5,-434 188.5,-434 188.5,-434 182.5,-434 176.5,-428 176.5,-422 176.5,-422 176.5,-410 176.5,-410 176.5,-404 182.5,-398 188.5,-398 188.5,-398 255.5,-398 255.5,-398 261.5,-398 267.5,-404 267.5,-410 267.5,-410 267.5,-422 267.5,-422 267.5,-428 261.5,-434 255.5,-434"/>
<text text-anchor="middle" x="222" y="-412.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M264,-206C264,-206 180,-206 180,-206 174,-206 168,-200 168,-194 168,-194 168,-182 168,-182 168,-176 174,-170 180,-170 180,-170 264,-170 264,-170 270,-170 276,-176 276,-182 276,-182 276,-194 276,-194 276,-200 270,-206 264,-206"/>
<text text-anchor="middle" x="222" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-397.64C222,-358.52 222,-263.21 222,-216.17"/>
<polygon fill="black" stroke="black" points="225.5,-216.11 222,-206.11 218.5,-216.11 225.5,-216.11"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M935,-206C935,-206 873,-206 873,-206 867,-206 861,-200 861,-194 861,-194 861,-182 861,-182 861,-176 867,-170 873,-170 873,-170 935,-170 935,-170 941,-170 947,-176 947,-182 947,-182 947,-194 947,-194 947,-200 941,-206 935,-206"/>
<text text-anchor="middle" x="904" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M927.5,-76C927.5,-76 880.5,-76 880.5,-76 874.5,-76 868.5,-70 868.5,-64 868.5,-64 868.5,-52 868.5,-52 868.5,-46 874.5,-40 880.5,-40 880.5,-40 927.5,-40 927.5,-40 933.5,-40 939.5,-46 939.5,-52 939.5,-52 939.5,-64 939.5,-64 939.5,-70 933.5,-76 927.5,-76"/>
<text text-anchor="middle" x="904" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M904,-169.74C904,-148.36 904,-111.69 904,-86.44"/>
<polygon fill="black" stroke="black" points="907.5,-86.4 904,-76.4 900.5,-86.4 907.5,-86.4"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M743.5,-206C743.5,-206 676.5,-206 676.5,-206 670.5,-206 664.5,-200 664.5,-194 664.5,-194 664.5,-182 664.5,-182 664.5,-176 670.5,-170 676.5,-170 676.5,-170 743.5,-170 743.5,-170 749.5,-170 755.5,-176 755.5,-182 755.5,-182 755.5,-194 755.5,-194 755.5,-200 749.5,-206 743.5,-206"/>
<text text-anchor="middle" x="710" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M733.5,-76C733.5,-76 686.5,-76 686.5,-76 680.5,-76 674.5,-70 674.5,-64 674.5,-64 674.5,-52 674.5,-52 674.5,-46 680.5,-40 686.5,-40 686.5,-40 733.5,-40 733.5,-40 739.5,-40 745.5,-46 745.5,-52 745.5,-52 745.5,-64 745.5,-64 745.5,-70 739.5,-76 733.5,-76"/>
<text text-anchor="middle" x="710" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M710,-169.74C710,-148.36 710,-111.69 710,-86.44"/>
<polygon fill="black" stroke="black" points="713.5,-86.4 710,-76.4 706.5,-86.4 713.5,-86.4"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1113,-206C1113,-206 1083,-206 1083,-206 1077,-206 1071,-200 1071,-194 1071,-194 1071,-182 1071,-182 1071,-176 1077,-170 1083,-170 1083,-170 1113,-170 1113,-170 1119,-170 1125,-176 1125,-182 1125,-182 1125,-194 1125,-194 1125,-200 1119,-206 1113,-206"/>
<text text-anchor="middle" x="1098" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1121.5,-76C1121.5,-76 1074.5,-76 1074.5,-76 1068.5,-76 1062.5,-70 1062.5,-64 1062.5,-64 1062.5,-52 1062.5,-52 1062.5,-46 1068.5,-40 1074.5,-40 1074.5,-40 1121.5,-40 1121.5,-40 1127.5,-40 1133.5,-46 1133.5,-52 1133.5,-52 1133.5,-64 1133.5,-64 1133.5,-70 1127.5,-76 1121.5,-76"/>
<text text-anchor="middle" x="1098" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1098,-169.74C1098,-148.36 1098,-111.69 1098,-86.44"/>
<polygon fill="black" stroke="black" points="1101.5,-86.4 1098,-76.4 1094.5,-86.4 1101.5,-86.4"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1300,-206C1300,-206 1270,-206 1270,-206 1264,-206 1258,-200 1258,-194 1258,-194 1258,-182 1258,-182 1258,-176 1264,-170 1270,-170 1270,-170 1300,-170 1300,-170 1306,-170 1312,-176 1312,-182 1312,-182 1312,-194 1312,-194 1312,-200 1306,-206 1300,-206"/>
<text text-anchor="middle" x="1285" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1315.5,-76C1315.5,-76 1268.5,-76 1268.5,-76 1262.5,-76 1256.5,-70 1256.5,-64 1256.5,-64 1256.5,-52 1256.5,-52 1256.5,-46 1262.5,-40 1268.5,-40 1268.5,-40 1315.5,-40 1315.5,-40 1321.5,-40 1327.5,-46 1327.5,-52 1327.5,-52 1327.5,-64 1327.5,-64 1327.5,-70 1321.5,-76 1315.5,-76"/>
<text text-anchor="middle" x="1292" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1285.94,-169.74C1287.11,-148.36 1289.12,-111.69 1290.5,-86.44"/>
<polygon fill="black" stroke="black" points="1294,-86.57 1291.05,-76.4 1287.01,-86.19 1294,-86.57"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M838,-76C838,-76 782,-76 782,-76 776,-76 770,-70 770,-64 770,-64 770,-52 770,-52 770,-46 776,-40 782,-40 782,-40 838,-40 838,-40 844,-40 850,-46 850,-52 850,-52 850,-64 850,-64 850,-70 844,-76 838,-76"/>
<text text-anchor="middle" x="810" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M644,-76C644,-76 588,-76 588,-76 582,-76 576,-70 576,-64 576,-64 576,-52 576,-52 576,-46 582,-40 588,-40 588,-40 644,-40 644,-40 650,-40 656,-46 656,-52 656,-52 656,-64 656,-64 656,-70 650,-76 644,-76"/>
<text text-anchor="middle" x="616" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1032,-76C1032,-76 976,-76 976,-76 970,-76 964,-70 964,-64 964,-64 964,-52 964,-52 964,-46 970,-40 976,-40 976,-40 1032,-40 1032,-40 1038,-40 1044,-46 1044,-52 1044,-52 1044,-64 1044,-64 1044,-70 1038,-76 1032,-76"/>
<text text-anchor="middle" x="1004" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1226,-76C1226,-76 1170,-76 1170,-76 1164,-76 1158,-70 1158,-64 1158,-64 1158,-52 1158,-52 1158,-46 1164,-40 1170,-40 1170,-40 1226,-40 1226,-40 1232,-40 1238,-46 1238,-52 1238,-52 1238,-64 1238,-64 1238,-70 1232,-76 1226,-76"/>
<text text-anchor="middle" x="1198" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node17" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M271,-76C271,-76 215,-76 215,-76 209,-76 203,-70 203,-64 203,-64 203,-52 203,-52 203,-46 209,-40 215,-40 215,-40 271,-40 271,-40 277,-40 283,-46 283,-52 283,-52 283,-64 283,-64 283,-70 277,-76 271,-76"/>
<text text-anchor="middle" x="243" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M226.48,-159.72C230.61,-134.52 236.63,-97.84 240.15,-76.4"/>
<polygon fill="black" stroke="black" points="223,-159.3 224.83,-169.74 229.91,-160.44 223,-159.3"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node15" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M138,-206C138,-206 44,-206 44,-206 38,-206 32,-200 32,-194 32,-194 32,-182 32,-182 32,-176 38,-170 44,-170 44,-170 138,-170 138,-170 144,-170 150,-176 150,-182 150,-182 150,-194 150,-194 150,-200 144,-206 138,-206"/>
<text text-anchor="middle" x="91" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node20" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M106,-76C106,-76 76,-76 76,-76 70,-76 64,-70 64,-64 64,-64 64,-52 64,-52 64,-46 70,-40 76,-40 76,-40 106,-40 106,-40 112,-40 118,-46 118,-52 118,-52 118,-64 118,-64 118,-70 112,-76 106,-76"/>
<text text-anchor="middle" x="91" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge7" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M91,-169.74C91,-148.36 91,-111.69 91,-86.44"/>
<polygon fill="black" stroke="black" points="94.5,-86.4 91,-76.4 87.5,-86.4 94.5,-86.4"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node16" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M360.5,-76C360.5,-76 313.5,-76 313.5,-76 307.5,-76 301.5,-70 301.5,-64 301.5,-64 301.5,-52 301.5,-52 301.5,-46 307.5,-40 313.5,-40 313.5,-40 360.5,-40 360.5,-40 366.5,-40 372.5,-46 372.5,-52 372.5,-52 372.5,-64 372.5,-64 372.5,-70 366.5,-76 360.5,-76"/>
<text text-anchor="middle" x="337" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node18" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M532,-206C532,-206 448,-206 448,-206 442,-206 436,-200 436,-194 436,-194 436,-182 436,-182 436,-176 442,-170 448,-170 448,-170 532,-170 532,-170 538,-170 544,-176 544,-182 544,-182 544,-194 544,-194 544,-200 538,-206 532,-206"/>
<text text-anchor="middle" x="490" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge8" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M520.5,-164.18C531.22,-157.24 543.67,-150.32 556,-146 641.32,-116.1 678.64,-165.31 758,-122 777.17,-111.54 792.1,-90.87 800.94,-76.05"/>
<polygon fill="black" stroke="black" points="518.29,-161.46 511.96,-169.95 522.2,-167.26 518.29,-161.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge9" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M514.24,-162.37C539.06,-137.16 577.01,-98.6 598.87,-76.4"/>
<polygon fill="black" stroke="black" points="511.51,-160.16 506.99,-169.74 516.5,-165.07 511.51,-160.16"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge10" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M520.11,-163.93C530.87,-156.91 543.45,-150 556,-146 640.01,-119.26 873.42,-161.98 952,-122 971.59,-112.03 986.52,-91.04 995.25,-76.03"/>
<polygon fill="black" stroke="black" points="517.81,-161.26 511.54,-169.8 521.77,-167.04 517.81,-161.26"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge11" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M519.48,-164.17C530.36,-157 543.18,-149.94 556,-146 681.43,-107.44 1028.46,-180.34 1146,-122 1165.69,-112.23 1180.6,-91.19 1189.3,-76.12"/>
<polygon fill="black" stroke="black" points="517.45,-161.32 511.21,-169.88 521.42,-167.08 517.45,-161.32"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node19" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M406,-206C406,-206 312,-206 312,-206 306,-206 300,-200 300,-194 300,-194 300,-182 300,-182 300,-176 306,-170 312,-170 312,-170 406,-170 406,-170 412,-170 418,-176 418,-182 418,-182 418,-194 418,-194 418,-200 412,-206 406,-206"/>
<text text-anchor="middle" x="359" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M356.03,-169.74C352.36,-148.36 346.06,-111.69 341.72,-86.44"/>
<polygon fill="black" stroke="black" points="345.13,-85.66 339.99,-76.4 338.23,-86.85 345.13,-85.66"/>
</g>
</g>
</svg>
