// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_dataflow_in_loop_VITIS_LOOP_17_1 (
        in_buf_address0,
        in_buf_ce0,
        in_buf_d0,
        in_buf_q0,
        in_buf_we0,
        in_buf_address1,
        in_buf_ce1,
        in_buf_d1,
        in_buf_q1,
        in_buf_we1,
        i,
        out_buf_address0,
        out_buf_ce0,
        out_buf_d0,
        out_buf_q0,
        out_buf_we0,
        out_buf_address1,
        out_buf_ce1,
        out_buf_d1,
        out_buf_q1,
        out_buf_we1,
        ap_clk,
        ap_rst,
        in_buf_empty_n,
        in_buf_read,
        i_ap_vld,
        out_buf_full_n,
        out_buf_write,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [12:0] in_buf_address0;
output   in_buf_ce0;
output  [127:0] in_buf_d0;
input  [127:0] in_buf_q0;
output   in_buf_we0;
output  [12:0] in_buf_address1;
output   in_buf_ce1;
output  [127:0] in_buf_d1;
input  [127:0] in_buf_q1;
output   in_buf_we1;
input  [13:0] i;
output  [12:0] out_buf_address0;
output   out_buf_ce0;
output  [14:0] out_buf_d0;
input  [14:0] out_buf_q0;
output   out_buf_we0;
output  [12:0] out_buf_address1;
output   out_buf_ce1;
output  [14:0] out_buf_d1;
input  [14:0] out_buf_q1;
output   out_buf_we1;
input   ap_clk;
input   ap_rst;
input   in_buf_empty_n;
output   in_buf_read;
input   i_ap_vld;
input   out_buf_full_n;
output   out_buf_write;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [12:0] myproject_U0_in_buf_address0;
wire    myproject_U0_in_buf_ce0;
wire   [127:0] myproject_U0_in_buf_d0;
wire    myproject_U0_in_buf_we0;
wire   [12:0] myproject_U0_in_buf_address1;
wire    myproject_U0_in_buf_ce1;
wire   [127:0] myproject_U0_in_buf_d1;
wire    myproject_U0_in_buf_we1;
wire   [12:0] myproject_U0_i;
wire   [12:0] myproject_U0_out_buf_address0;
wire    myproject_U0_out_buf_ce0;
wire   [14:0] myproject_U0_out_buf_d0;
wire    myproject_U0_out_buf_we0;
wire   [12:0] myproject_U0_out_buf_address1;
wire    myproject_U0_out_buf_ce1;
wire   [14:0] myproject_U0_out_buf_d1;
wire    myproject_U0_out_buf_we1;
wire    myproject_U0_in_buf_read;
wire    myproject_U0_ap_start;
wire    myproject_U0_out_buf_write;
wire    myproject_U0_ap_done;
wire    myproject_U0_ap_ready;
wire    myproject_U0_ap_idle;
wire    myproject_U0_ap_continue;
wire    myproject_U0_in_buf_write;

alveo_hls4ml_myproject myproject_U0(
    .in_buf_address0(myproject_U0_in_buf_address0),
    .in_buf_ce0(myproject_U0_in_buf_ce0),
    .in_buf_d0(myproject_U0_in_buf_d0),
    .in_buf_q0(in_buf_q0),
    .in_buf_we0(myproject_U0_in_buf_we0),
    .in_buf_address1(myproject_U0_in_buf_address1),
    .in_buf_ce1(myproject_U0_in_buf_ce1),
    .in_buf_d1(myproject_U0_in_buf_d1),
    .in_buf_q1(128'd0),
    .in_buf_we1(myproject_U0_in_buf_we1),
    .i(myproject_U0_i),
    .out_buf_address0(myproject_U0_out_buf_address0),
    .out_buf_ce0(myproject_U0_out_buf_ce0),
    .out_buf_d0(myproject_U0_out_buf_d0),
    .out_buf_q0(15'd0),
    .out_buf_we0(myproject_U0_out_buf_we0),
    .out_buf_address1(myproject_U0_out_buf_address1),
    .out_buf_ce1(myproject_U0_out_buf_ce1),
    .out_buf_d1(myproject_U0_out_buf_d1),
    .out_buf_q1(15'd0),
    .out_buf_we1(myproject_U0_out_buf_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_buf_empty_n(1'b0),
    .in_buf_read(myproject_U0_in_buf_read),
    .i_ap_vld(i_ap_vld),
    .ap_start(myproject_U0_ap_start),
    .out_buf_full_n(out_buf_full_n),
    .out_buf_write(myproject_U0_out_buf_write),
    .ap_done(myproject_U0_ap_done),
    .ap_ready(myproject_U0_ap_ready),
    .ap_idle(myproject_U0_ap_idle),
    .ap_continue(myproject_U0_ap_continue)
);

assign ap_done = myproject_U0_ap_done;

assign ap_idle = myproject_U0_ap_idle;

assign ap_ready = myproject_U0_ap_ready;

assign in_buf_address0 = myproject_U0_in_buf_address0;

assign in_buf_address1 = 13'd0;

assign in_buf_ce0 = myproject_U0_in_buf_ce0;

assign in_buf_ce1 = 1'b0;

assign in_buf_d0 = 128'd0;

assign in_buf_d1 = 128'd0;

assign in_buf_read = myproject_U0_in_buf_write;

assign in_buf_we0 = 1'b0;

assign in_buf_we1 = 1'b0;

assign myproject_U0_ap_continue = ap_continue;

assign myproject_U0_ap_start = ap_start;

assign myproject_U0_i = {{i[(13 - 14'd1):0]}};

assign myproject_U0_in_buf_write = 1'b0;

assign out_buf_address0 = myproject_U0_out_buf_address0;

assign out_buf_address1 = 13'd0;

assign out_buf_ce0 = myproject_U0_out_buf_ce0;

assign out_buf_ce1 = 1'b0;

assign out_buf_d0 = myproject_U0_out_buf_d0;

assign out_buf_d1 = 15'd0;

assign out_buf_we0 = myproject_U0_out_buf_we0;

assign out_buf_we1 = 1'b0;

assign out_buf_write = myproject_U0_out_buf_write;

endmodule //alveo_hls4ml_dataflow_in_loop_VITIS_LOOP_17_1
