# Automatically generated by Amaranth 0.4.1.dev22+gded84fe. Do not edit.
attribute \generator "Amaranth"
module \top.cpu.a
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 0 \valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \valid$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 1 \stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 2 \kill
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 3 \payload__fence_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 4 \payload__branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 5 \payload__branch_predict_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 6 \payload__mret
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 input 7 \valid$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:15"
  wire width 1 input 8 \d_branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 input 9 \valid$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 input 10 \valid$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:48"
  wire width 1 input 11 \m_raise
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 input 12 \valid$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 output 13 \stall$5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 14 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 15 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
  wire width 1 $6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
  cell $not $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$5
    connect \Y $6
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  wire width 1 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall
    connect \Y $8
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:60"
  wire width 1 \kill$10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  wire width 1 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  cell $or $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $8
    connect \B \kill$10
    connect \Y $11
  end
  process $group_0
    assign \valid$next \valid
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
    switch { $11 $6 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
      case 2'-1
        assign \valid$next \valid$1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
      case 2'1-
        assign \valid$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \valid$next 1'0
    end
  end
  process $group_1
    assign \kill 1'0
    assign \kill \kill$10
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:529"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:529"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__fence_i
    connect \B \valid$3
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $13
    connect \Y $15
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:714"
  wire width 1 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:714"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_branch_taken
    connect \B \valid$2
    connect \Y $17
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $15
    connect \B $17
    connect \Y $19
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  wire width 1 $21
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  cell $not $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_taken
    connect \Y $21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  wire width 1 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken
    connect \B $21
    connect \Y $23
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  wire width 1 $25
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  cell $and $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $23
    connect \B \valid$4
    connect \Y $25
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $27
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $19
    connect \B $25
    connect \Y $27
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  wire width 1 $29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  cell $not $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken
    connect \Y $29
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  wire width 1 $31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  cell $and $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \B \payload__branch_taken
    connect \Y $31
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  wire width 1 $33
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $31
    connect \B \valid$4
    connect \Y $33
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $35
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $27
    connect \B $33
    connect \Y $35
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  wire width 1 $37
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  cell $or $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_raise
    connect \B \payload__mret
    connect \Y $37
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  wire width 1 $39
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  cell $and $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B \valid$4
    connect \Y $39
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $41
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B $39
    connect \Y $41
  end
  process $group_2
    assign \kill$10 1'0
    assign \kill$10 $41
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  wire width 1 $43
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  cell $or $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \stall
    connect \Y $43
  end
  process $group_3
    assign \stall$5 1'0
    assign \stall$5 $43
  end
  cell $dff $45
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \valid$next
    connect \Q \valid
  end
end
attribute \generator "Amaranth"
module \top.cpu.f
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 0 \valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 1 \stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 2 \kill
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 3 \valid$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \valid$1$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 4 \stall$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 5 \kill$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 6 \payload__fence_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 7 \payload__branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 8 \payload__branch_predict_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 9 \payload__mret
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 input 10 \valid$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:48"
  wire width 1 input 11 \m_raise
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 input 12 \valid$5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 output 13 \stall$6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 output 14 \valid$7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 15 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 16 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  wire width 1 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \kill
    connect \Y $8
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  wire width 1 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  cell $and $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \B $8
    connect \Y $10
  end
  process $group_0
    assign \valid$7 1'0
    assign \valid$7 $10
  end
  process $group_1
    assign \stall 1'0
    assign \stall \stall$6
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
  wire width 1 $12
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$6
    connect \Y $12
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  wire width 1 $14
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$2
    connect \Y $14
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:60"
  wire width 1 \kill$16
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  wire width 1 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  cell $or $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $14
    connect \B \kill$16
    connect \Y $17
  end
  process $group_2
    assign \valid$1$next \valid$1
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
    switch { $17 $12 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
      case 2'-1
        assign \valid$1$next \valid$7
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
      case 2'1-
        assign \valid$1$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \valid$1$next 1'0
    end
  end
  process $group_3
    assign \kill$3 1'0
    assign \kill$3 \kill$16
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:529"
  wire width 1 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:529"
  cell $and $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__fence_i
    connect \B \valid$4
    connect \Y $19
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $21
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $19
    connect \Y $21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  wire width 1 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  cell $not $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_taken
    connect \Y $23
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  wire width 1 $25
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  cell $and $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken
    connect \B $23
    connect \Y $25
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  wire width 1 $27
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:716"
  cell $and $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $25
    connect \B \valid$5
    connect \Y $27
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \B $27
    connect \Y $29
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  wire width 1 $31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  cell $not $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken
    connect \Y $31
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  wire width 1 $33
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $31
    connect \B \payload__branch_taken
    connect \Y $33
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  wire width 1 $35
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $33
    connect \B \valid$5
    connect \Y $35
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $37
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \B $35
    connect \Y $37
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  wire width 1 $39
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  cell $or $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_raise
    connect \B \payload__mret
    connect \Y $39
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  wire width 1 $41
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  cell $and $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $39
    connect \B \valid$5
    connect \Y $41
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $43
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B $41
    connect \Y $43
  end
  process $group_4
    assign \kill$16 1'0
    assign \kill$16 $43
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  wire width 1 $45
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  cell $or $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \stall$2
    connect \Y $45
  end
  process $group_5
    assign \stall$6 1'0
    assign \stall$6 $45
  end
  cell $dff $47
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \valid$1$next
    connect \Q \valid$1
  end
end
attribute \generator "Amaranth"
module \top.cpu.d
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 0 \valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 1 \stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 2 \kill
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 3 \valid$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \valid$1$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 4 \stall$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 5 \kill$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 6 \payload__branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 7 \payload__branch_predict_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 8 \payload__mret
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 output 9 \valid$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:48"
  wire width 1 input 10 \m_raise
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 input 11 \valid$5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 output 12 \stall$6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:580"
  wire width 1 input 13 \d_lock
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 14 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 15 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  cell $not $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \kill
    connect \Y $7
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  wire width 1 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \B $7
    connect \Y $9
  end
  process $group_0
    assign \valid$4 1'0
    assign \valid$4 $9
  end
  process $group_1
    assign \stall 1'0
    assign \stall \stall$6
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
  wire width 1 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$6
    connect \Y $11
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$2
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:60"
  wire width 1 \kill$15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  wire width 1 $16
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  cell $or $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B \kill$15
    connect \Y $16
  end
  process $group_2
    assign \valid$1$next \valid$1
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
    switch { $16 $11 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
      case 2'-1
        assign \valid$1$next \valid$4
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
      case 2'1-
        assign \valid$1$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \valid$1$next 1'0
    end
  end
  process $group_3
    assign \kill$3 1'0
    assign \kill$3 \kill$15
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  wire width 1 $18
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  cell $not $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken
    connect \Y $18
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  wire width 1 $20
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $18
    connect \B \payload__branch_taken
    connect \Y $20
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  wire width 1 $22
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:719"
  cell $and $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $20
    connect \B \valid$5
    connect \Y $22
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $24
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $22
    connect \Y $24
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  wire width 1 $26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_raise
    connect \B \payload__mret
    connect \Y $26
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  wire width 1 $28
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:721"
  cell $and $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B \valid$5
    connect \Y $28
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $30
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $24
    connect \B $28
    connect \Y $30
  end
  process $group_4
    assign \kill$15 1'0
    assign \kill$15 $30
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:597"
  wire width 1 $32
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:597"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_lock
    connect \B \valid$4
    connect \Y $32
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  wire width 1 $34
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  cell $or $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $32
    connect \Y $34
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  wire width 1 $36
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  cell $or $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $34
    connect \B \stall$2
    connect \Y $36
  end
  process $group_5
    assign \stall$6 1'0
    assign \stall$6 $36
  end
  cell $dff $38
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \valid$1$next
    connect \Q \valid$1
  end
end
attribute \generator "Amaranth"
module \top.cpu.x
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 0 \valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 1 \stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 2 \kill
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 3 \valid$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \valid$1$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 4 \stall$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 5 \kill$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 output 6 \valid$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 output 7 \stall$5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 8 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 9 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  wire width 1 $6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  cell $not $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \kill
    connect \Y $6
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  wire width 1 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \B $6
    connect \Y $8
  end
  process $group_0
    assign \valid$4 1'0
    assign \valid$4 $8
  end
  process $group_1
    assign \stall 1'0
    assign \stall \stall$5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
  wire width 1 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
  cell $not $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$5
    connect \Y $10
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  wire width 1 $12
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$2
    connect \Y $12
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:60"
  wire width 1 \kill$14
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  cell $or $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B \kill$14
    connect \Y $15
  end
  process $group_2
    assign \valid$1$next \valid$1
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
    switch { $15 $10 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
      case 2'-1
        assign \valid$1$next \valid$4
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
      case 2'1-
        assign \valid$1$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \valid$1$next 1'0
    end
  end
  process $group_3
    assign \kill$3 1'0
    assign \kill$3 \kill$14
  end
  process $group_4
    assign \kill$14 1'0
    assign \kill$14 1'0
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  wire width 1 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  cell $or $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \stall$2
    connect \Y $17
  end
  process $group_5
    assign \stall$5 1'0
    assign \stall$5 $17
  end
  cell $dff $19
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \valid$1$next
    connect \Q \valid$1
  end
end
attribute \generator "Amaranth"
module \top.cpu.m
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 0 \valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 1 \stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 2 \kill
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 3 \valid$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \valid$1$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 4 \stall$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 5 \kill$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 6 \payload__exception
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 input 7 \valid$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 input 8 \valid$5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 output 9 \valid$6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 input 10 \valid$7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 output 11 \stall$8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 12 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 13 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:74"
  wire width 1 input 14 \a_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:75"
  wire width 1 input 15 \f_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:89"
  wire width 1 input 16 \x_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:90"
  wire width 1 input 17 \m_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  wire width 1 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \kill
    connect \Y $9
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  wire width 1 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \B $9
    connect \Y $11
  end
  process $group_0
    assign \valid$6 1'0
    assign \valid$6 $11
  end
  process $group_1
    assign \stall 1'0
    assign \stall \stall$8
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$8
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  cell $not $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$2
    connect \Y $15
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:60"
  wire width 1 \kill$17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  wire width 1 $18
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $15
    connect \B \kill$17
    connect \Y $18
  end
  process $group_2
    assign \valid$1$next \valid$1
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
    switch { $18 $13 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:90"
      case 2'-1
        assign \valid$1$next \valid$6
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:92"
      case 2'1-
        assign \valid$1$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \valid$1$next 1'0
    end
  end
  process $group_3
    assign \kill$3 1'0
    assign \kill$3 \kill$17
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:492"
  wire width 1 $20
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:492"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__exception
    connect \B \valid$1
    connect \Y $20
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  wire width 1 $22
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:97"
  cell $or $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $20
    connect \Y $22
  end
  process $group_4
    assign \kill$17 1'0
    assign \kill$17 $22
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:349"
  wire width 1 $24
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:349"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_busy
    connect \B \valid$4
    connect \Y $24
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  wire width 1 $26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $24
    connect \Y $26
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:350"
  wire width 1 $28
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:350"
  cell $and $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_busy
    connect \B \valid$7
    connect \Y $28
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  wire width 1 $30
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  cell $or $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B $28
    connect \Y $30
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:515"
  wire width 1 $32
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:515"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_busy
    connect \B \valid$5
    connect \Y $32
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  wire width 1 $34
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  cell $or $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $30
    connect \B $32
    connect \Y $34
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:516"
  wire width 1 $36
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:516"
  cell $and $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_busy
    connect \B \valid$6
    connect \Y $36
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  wire width 1 $38
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  cell $or $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $34
    connect \B $36
    connect \Y $38
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  wire width 1 $40
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:100"
  cell $or $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $38
    connect \B \stall$2
    connect \Y $40
  end
  process $group_5
    assign \stall$8 1'0
    assign \stall$8 $40
  end
  cell $dff $42
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \valid$1$next
    connect \Q \valid$1
  end
end
attribute \generator "Amaranth"
module \top.cpu.w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 0 \valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 output 1 \stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 input 2 \kill
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 output 3 \valid$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  wire width 1 $2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  cell $not $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \kill
    connect \Y $2
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  wire width 1 $4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:85"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \B $2
    connect \Y $4
  end
  process $group_0
    assign \valid$1 1'0
    assign \valid$1 $4
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 \stall$6
  process $group_1
    assign \stall 1'0
    assign \stall \stall$6
  end
  process $group_2
    assign \stall$6 1'0
    assign \stall$6 1'0
  end
end
attribute \generator "Amaranth"
module \top.cpu.pc_sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:13"
  wire width 32 input 0 \f_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:14"
  wire width 32 input 1 \d_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:15"
  wire width 1 input 2 \d_branch_predict_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:16"
  wire width 32 input 3 \d_branch_target
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:17"
  wire width 1 input 4 \d_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:18"
  wire width 32 input 5 \x_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:19"
  wire width 1 input 6 \x_fence_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:20"
  wire width 1 input 7 \x_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:21"
  wire width 1 input 8 \m_branch_predict_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:22"
  wire width 1 input 9 \m_branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:23"
  wire width 32 input 10 \m_branch_target
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:24"
  wire width 1 input 11 \m_exception
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:25"
  wire width 1 input 12 \m_mret
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:26"
  wire width 1 input 13 \m_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:27"
  wire width 30 input 14 \mtvec_r_base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:28"
  wire width 30 input 15 \mepc_r_base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:30"
  wire width 32 output 16 \a_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:36"
  wire width 30 \m_pc4_a
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:43"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:43"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_taken
    connect \Y $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:43"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:43"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_predict_taken
    connect \B $1
    connect \Y $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:45"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:45"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_predict_taken
    connect \Y $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:45"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:45"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B \m_branch_taken
    connect \Y $7
  end
  process $group_0
    assign \m_pc4_a 30'000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:39"
    switch { $7 $3 \m_mret \m_exception }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:39"
      case 4'---1
        assign \m_pc4_a \mtvec_r_base
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:41"
      case 4'--1-
        assign \m_pc4_a \mepc_r_base
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:43"
      case 4'-1--
        assign \m_pc4_a \x_pc [31:2]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:45"
      case 4'1---
        assign \m_pc4_a \m_branch_target [31:2]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:47"
      case
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:35"
  wire width 1 \m_sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:43"
  wire width 1 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:43"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_taken
    connect \Y $9
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:43"
  wire width 1 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:43"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_predict_taken
    connect \B $9
    connect \Y $11
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:45"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:45"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_predict_taken
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:45"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:45"
  cell $and $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B \m_branch_taken
    connect \Y $15
  end
  process $group_1
    assign \m_sel 1'1
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:39"
    switch { $15 $11 \m_mret \m_exception }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:39"
      case 4'---1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:41"
      case 4'--1-
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:43"
      case 4'-1--
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:45"
      case 4'1---
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:47"
      case
        assign \m_sel 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:37"
  wire width 30 \a_pc4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:50"
  wire width 1 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:50"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_sel
    connect \B \m_valid
    connect \Y $17
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:52"
  wire width 1 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:52"
  cell $and $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_fence_i
    connect \B \x_valid
    connect \Y $19
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:54"
  wire width 1 $21
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:54"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_branch_predict_taken
    connect \B \d_valid
    connect \Y $21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:57"
  wire width 31 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:57"
  wire width 31 $24
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:57"
  cell $add $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 31
    connect \A \f_pc [31:2]
    connect \B 1'1
    connect \Y $24
  end
  connect $23 $24
  process $group_2
    assign \a_pc4 30'000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:50"
    switch { $21 $19 $17 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:50"
      case 3'--1
        assign \a_pc4 \m_pc4_a
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:52"
      case 3'-1-
        assign \a_pc4 \d_pc [31:2]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:54"
      case 3'1--
        assign \a_pc4 \d_branch_target [31:2]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:56"
      case
        assign \a_pc4 $23 [29:0]
    end
  end
  process $group_3
    assign \a_pc 32'00000000000000000000000000000000
    assign \a_pc [31:2] \a_pc4
  end
end
attribute \generator "Amaranth"
module \top.cpu.data_sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:15"
  wire width 2 input 0 \x_offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:16"
  wire width 3 input 1 \x_funct3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:17"
  wire width 32 input 2 \x_store_operand
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:18"
  wire width 2 input 3 \w_offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:19"
  wire width 3 input 4 \w_funct3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:20"
  wire width 32 input 5 \w_load_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:23"
  wire width 4 output 6 \x_mask
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:24"
  wire width 32 output 7 \x_store_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:25"
  wire width 32 output 8 \w_load_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:22"
  wire width 1 output 9 \x_misaligned
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:34"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:34"
  cell $reduce_bool $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \x_offset
    connect \Y $1
  end
  process $group_0
    assign \x_misaligned 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:30"
    switch \x_funct3
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:31"
      case 3'001, 3'101
        assign \x_misaligned \x_offset [0]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:33"
      case 3'010
        assign \x_misaligned $1
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:38"
  wire width 4 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:38"
  cell $sshl $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 1'1
    connect \B \x_offset
    connect \Y $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:40"
  wire width 5 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:40"
  wire width 5 $6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:40"
  cell $sshl $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 5
    connect \A 2'11
    connect \B \x_offset
    connect \Y $6
  end
  connect $5 $6
  process $group_1
    assign \x_mask 4'0000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:36"
    switch \x_funct3
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:37"
      case 3'000, 3'100
        assign \x_mask $3
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:39"
      case 3'001, 3'101
        assign \x_mask $5 [3:0]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:41"
      case 3'010
        assign \x_mask 4'1111
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:46"
  wire width 71 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:46"
  wire width 6 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:46"
  cell $mul $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 6
    connect \A \x_offset
    connect \B 4'1000
    connect \Y $9
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:46"
  wire width 71 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:46"
  cell $sshl $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 71
    connect \A \x_store_operand [7:0]
    connect \B $9
    connect \Y $11
  end
  connect $8 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:48"
  wire width 79 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:48"
  wire width 6 $14
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:48"
  cell $mul $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 6
    connect \A \x_offset [1]
    connect \B 5'10000
    connect \Y $14
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:48"
  wire width 79 $16
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:48"
  cell $sshl $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 79
    connect \A \x_store_operand [15:0]
    connect \B $14
    connect \Y $16
  end
  connect $13 $16
  process $group_2
    assign \x_store_data 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:44"
    switch \x_funct3
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:45"
      case 3'000
        assign \x_store_data $8 [31:0]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:47"
      case 3'001
        assign \x_store_data $13 [31:0]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:49"
      case 3'010
        assign \x_store_data \x_store_operand
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:52"
  wire width 8 \w_byte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:56"
  wire width 8 $18
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/back/rtlil.py:620"
  wire width 6 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/back/rtlil.py:620"
  cell $mul $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 6
    connect \A \w_offset
    connect \B 4'1000
    connect \Y $19
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:56"
  cell $shift $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 8
    connect \A \w_load_data
    connect \B $19
    connect \Y $18
  end
  process $group_3
    assign \w_byte 8'00000000
    assign \w_byte $18
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:53"
  wire width 16 \w_half
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:57"
  wire width 16 $22
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/back/rtlil.py:620"
  wire width 6 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/back/rtlil.py:620"
  cell $mul $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 6
    connect \A \w_offset [1]
    connect \B 5'10000
    connect \Y $23
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:57"
  cell $shift $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 16
    connect \A \w_load_data
    connect \B $23
    connect \Y $22
  end
  process $group_4
    assign \w_half 16'0000000000000000
    assign \w_half $22
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:52"
  wire width 32 $26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:52"
  cell $pos $27
    parameter \A_SIGNED 1
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \w_byte
    connect \Y $26
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:64"
  wire width 32 $28
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:64"
  cell $pos $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 32
    connect \A { 1'0 \w_byte }
    connect \Y $28
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:53"
  wire width 32 $30
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:53"
  cell $pos $31
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \w_half
    connect \Y $30
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:68"
  wire width 32 $32
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:68"
  cell $pos $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 17
    parameter \Y_WIDTH 32
    connect \A { 1'0 \w_half }
    connect \Y $32
  end
  process $group_5
    assign \w_load_result 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:60"
    switch \w_funct3
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:61"
      case 3'000
        assign \w_load_result $26
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:63"
      case 3'100
        assign \w_load_result $28
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:65"
      case 3'001
        assign \w_load_result $30
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:67"
      case 3'101
        assign \w_load_result $32
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:69"
      case 3'010
        assign \w_load_result \w_load_data
    end
  end
end
attribute \generator "Amaranth"
module \top.cpu.adder
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:9"
  wire width 1 input 0 \d_sub
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:10"
  wire width 1 input 1 \d_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:11"
  wire width 32 input 2 \x_src1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:12"
  wire width 32 input 3 \x_src2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:14"
  wire width 32 output 4 \x_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:16"
  wire width 1 output 5 \x_overflow
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:15"
  wire width 1 output 6 \x_carry
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 7 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 8 \clk
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:21"
  wire width 1 \x_sub
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:21"
  wire width 1 \x_sub$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:23"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:23"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall
    connect \Y $1
  end
  process $group_0
    assign \x_sub$next \x_sub
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:23"
    switch { $1 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:23"
      case 1'1
        assign \x_sub$next \d_sub
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \x_sub$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:26"
  wire width 32 \x_add_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:27"
  wire width 1 \x_add_carry
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:31"
  wire width 33 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:31"
  cell $add $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \x_src1
    connect \B \x_src2
    connect \Y $3
  end
  process $group_1
    assign \x_add_result 32'00000000000000000000000000000000
    assign \x_add_carry 1'0
    assign { \x_add_carry \x_add_result } $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:28"
  wire width 1 \x_add_overflow
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:32"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:32"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_src1 [31]
    connect \Y $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:32"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:32"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B \x_src2 [31]
    connect \Y $7
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:32"
  wire width 1 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:32"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $7
    connect \B \x_add_result [31]
    connect \Y $9
  end
  process $group_3
    assign \x_add_overflow 1'0
    assign \x_add_overflow $9
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:35"
  wire width 32 \x_sub_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:36"
  wire width 1 \x_sub_carry
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:40"
  wire width 33 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:40"
  cell $sub $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \x_src1
    connect \B \x_src2
    connect \Y $11
  end
  process $group_4
    assign \x_sub_result 32'00000000000000000000000000000000
    assign \x_sub_carry 1'0
    assign { \x_sub_carry \x_sub_result } $11
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:37"
  wire width 1 \x_sub_overflow
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:41"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:41"
  cell $ne $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_src1 [31]
    connect \B \x_src2 [31]
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:41"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:41"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_sub_result [31]
    connect \B \x_src2 [31]
    connect \Y $15
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:41"
  wire width 1 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:41"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B $15
    connect \Y $17
  end
  process $group_6
    assign \x_sub_overflow 1'0
    assign \x_sub_overflow $17
  end
  process $group_7
    assign \x_result 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:44"
    switch { \x_sub }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:44"
      case 1'1
        assign \x_result \x_sub_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:50"
      case
        assign \x_result \x_add_result
    end
  end
  process $group_8
    assign \x_carry 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:44"
    switch { \x_sub }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:44"
      case 1'1
        assign \x_carry \x_sub_carry
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:50"
      case
        assign \x_carry \x_add_carry
    end
  end
  process $group_9
    assign \x_overflow 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:44"
    switch { \x_sub }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:44"
      case 1'1
        assign \x_overflow \x_sub_overflow
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:50"
      case
        assign \x_overflow \x_add_overflow
    end
  end
  cell $dff $19
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \x_sub$next
    connect \Q \x_sub
  end
end
attribute \generator "Amaranth"
module \top.cpu.compare
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:11"
  wire width 3 input 0 \op
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:12"
  wire width 1 input 1 \zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:13"
  wire width 1 input 2 \negative
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:14"
  wire width 1 input 3 \overflow
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:15"
  wire width 1 input 4 \carry
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:17"
  wire width 1 output 5 \condition_met
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:26"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:26"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \zero
    connect \Y $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:28"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:28"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \zero
    connect \Y $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:28"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:28"
  cell $ne $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \negative
    connect \B \overflow
    connect \Y $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:28"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:28"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3
    connect \B $5
    connect \Y $7
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:30"
  wire width 1 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:30"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \negative
    connect \B \overflow
    connect \Y $9
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:32"
  wire width 1 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:32"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \zero
    connect \Y $11
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:32"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:32"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B \carry
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:34"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:34"
  cell $not $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \Y $15
  end
  process $group_0
    assign \condition_met 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:22"
    switch \op
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:23"
      case 3'000
        assign \condition_met \zero
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:25"
      case 3'001
        assign \condition_met $1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:27"
      case 3'100
        assign \condition_met $7
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:29"
      case 3'101
        assign \condition_met $9
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:31"
      case 3'110
        assign \condition_met $13
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:33"
      case 3'111
        assign \condition_met $15
    end
  end
end
attribute \generator "Amaranth"
module \top.cpu.decoder
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:26"
  wire width 32 input 0 \instruction
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:30"
  wire width 5 output 1 \rs1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:32"
  wire width 5 output 2 \rs2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:53"
  wire width 1 output 3 \csr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:40"
  wire width 1 output 4 \adder
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:41"
  wire width 1 output 5 \adder_sub
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:52"
  wire width 1 output 6 \compare
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:51"
  wire width 1 output 7 \branch
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:34"
  wire width 32 output 8 \immediate
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:31"
  wire width 1 output 9 \rs1_re
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:33"
  wire width 1 output 10 \rs2_re
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:48"
  wire width 1 output 11 \lui
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:49"
  wire width 1 output 12 \auipc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:50"
  wire width 1 output 13 \jump
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:60"
  wire width 1 output 14 \illegal
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:28"
  wire width 5 output 15 \rd
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:29"
  wire width 1 output 16 \rd_we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:35"
  wire width 1 output 17 \bypass_x
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:36"
  wire width 1 output 18 \bypass_m
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:59"
  wire width 3 output 19 \funct3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:37"
  wire width 1 output 20 \load
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:38"
  wire width 1 output 21 \store
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:42"
  wire width 1 output 22 \logic
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:45"
  wire width 1 output 23 \shift
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:46"
  wire width 1 output 24 \direction
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:47"
  wire width 1 output 25 \sext
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:39"
  wire width 1 output 26 \fence_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:54"
  wire width 1 output 27 \csr_we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:56"
  wire width 1 output 28 \ecall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:57"
  wire width 1 output 29 \ebreak
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:58"
  wire width 1 output 30 \mret
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:65"
  wire width 5 \opcode
  process $group_0
    assign \opcode 5'00000
    assign \opcode \instruction [6:2]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:66"
  wire width 3 \funct3$1
  process $group_1
    assign \funct3$1 3'000
    assign \funct3$1 \instruction [14:12]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:67"
  wire width 7 \funct7
  process $group_2
    assign \funct7 7'0000000
    assign \funct7 \instruction [31:25]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:68"
  wire width 12 \funct12
  process $group_3
    assign \funct12 12'000000000000
    assign \funct12 \instruction [31:20]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:70"
  wire width 12 \iimm12
  process $group_4
    assign \iimm12 12'000000000000
    assign \iimm12 \instruction [31:20]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:71"
  wire width 12 \simm12
  process $group_5
    assign \simm12 12'000000000000
    assign \simm12 { \instruction [31:25] \instruction [11:7] }
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:72"
  wire width 13 \bimm12
  process $group_6
    assign \bimm12 13'0000000000000
    assign \bimm12 { \instruction [31] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:73"
  wire width 20 \uimm20
  process $group_7
    assign \uimm20 20'00000000000000000000
    assign \uimm20 \instruction [31:12]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:74"
  wire width 21 \jimm20
  process $group_8
    assign \jimm20 21'000000000000000000000
    assign \jimm20 { \instruction [31] \instruction [19:12] \instruction [20] \instruction [30:21] 1'0 }
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:77"
  wire width 3 \fmt
  process $group_9
    assign \fmt 3'000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:92"
    switch \opcode
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:93"
      case 5'01101
        assign \fmt 3'100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:95"
      case 5'00101
        assign \fmt 3'100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:97"
      case 5'11011
        assign \fmt 3'101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:99"
      case 5'11001
        assign \fmt 3'001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:101"
      case 5'11000
        assign \fmt 3'011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:103"
      case 5'00000
        assign \fmt 3'001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:105"
      case 5'01000
        assign \fmt 3'010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:107"
      case 5'00100
        assign \fmt 3'001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:109"
      case 5'01100
        assign \fmt 3'000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:111"
      case 5'00011
        assign \fmt 3'001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:113"
      case 5'11100
        assign \fmt 3'001
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:70"
  wire width 32 $2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:70"
  cell $pos $3
    parameter \A_SIGNED 1
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \iimm12
    connect \Y $2
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:71"
  wire width 32 $4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:71"
  cell $pos $5
    parameter \A_SIGNED 1
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \simm12
    connect \Y $4
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:72"
  wire width 32 $6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:72"
  cell $pos $7
    parameter \A_SIGNED 1
    parameter \A_WIDTH 13
    parameter \Y_WIDTH 32
    connect \A \bimm12
    connect \Y $6
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:124"
  wire width 35 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:124"
  wire width 35 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:124"
  cell $sshl $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 35
    connect \A \uimm20
    connect \B 4'1100
    connect \Y $9
  end
  connect $8 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:74"
  wire width 32 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:74"
  cell $pos $12
    parameter \A_SIGNED 1
    parameter \A_WIDTH 21
    parameter \Y_WIDTH 32
    connect \A \jimm20
    connect \Y $11
  end
  process $group_10
    assign \immediate 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:116"
    switch \fmt
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:117"
      case 3'001
        assign \immediate $2
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:119"
      case 3'010
        assign \immediate $4
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:121"
      case 3'011
        assign \immediate $6
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:123"
      case 3'100
        assign \immediate $8 [31:0]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:125"
      case 3'101
        assign \immediate $11
    end
  end
  process $group_11
    assign \rd 5'00000
    assign \rd \instruction [11:7]
  end
  process $group_12
    assign \rs1 5'00000
    assign \rs1 \instruction [19:15]
  end
  process $group_13
    assign \rs2 5'00000
    assign \rs2 \instruction [24:20]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 1'0
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 1'1
    connect \Y $15
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  wire width 1 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  cell $or $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B $15
    connect \Y $17
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  wire width 1 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  cell $eq $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 3'100
    connect \Y $19
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  wire width 1 $21
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  cell $or $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $17
    connect \B $19
    connect \Y $21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  wire width 1 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 3'101
    connect \Y $23
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  wire width 1 $25
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:133"
  cell $or $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \B $23
    connect \Y $25
  end
  process $group_14
    assign \rd_we 1'0
    assign \rd_we $25
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  wire width 1 $27
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  cell $eq $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 1'0
    connect \Y $27
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  wire width 1 $29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  cell $eq $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 1'1
    connect \Y $29
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  wire width 1 $31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  cell $or $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $27
    connect \B $29
    connect \Y $31
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  wire width 1 $33
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  cell $eq $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 2'10
    connect \Y $33
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  wire width 1 $35
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  cell $or $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $31
    connect \B $33
    connect \Y $35
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  wire width 1 $37
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  cell $eq $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 2'11
    connect \Y $37
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  wire width 1 $39
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:134"
  cell $or $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B $37
    connect \Y $39
  end
  process $group_15
    assign \rs1_re 1'0
    assign \rs1_re $39
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:135"
  wire width 1 $41
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:135"
  cell $eq $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 1'0
    connect \Y $41
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:135"
  wire width 1 $43
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:135"
  cell $eq $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 2'10
    connect \Y $43
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:135"
  wire width 1 $45
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:135"
  cell $or $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $41
    connect \B $43
    connect \Y $45
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:135"
  wire width 1 $47
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:135"
  cell $eq $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 2'11
    connect \Y $47
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:135"
  wire width 1 $49
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:135"
  cell $or $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $45
    connect \B $47
    connect \Y $49
  end
  process $group_16
    assign \rs2_re 1'0
    assign \rs2_re $49
  end
  process $group_17
    assign \funct3 3'000
    assign \funct3 \funct3$1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $51
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $51
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $53
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'10
    connect \Y $53
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $55
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $51
    connect \B $53
    connect \Y $55
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $57
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $55
    connect \B 1'1
    connect \Y $57
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $59
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $57
    connect \B 1'1
    connect \Y $59
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $61
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $61
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $63
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'11
    connect \Y $63
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $65
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $61
    connect \B $63
    connect \Y $65
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $67
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $65
    connect \B 1'1
    connect \Y $67
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $69
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $67
    connect \B 1'1
    connect \Y $69
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $71
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $59
    connect \B $69
    connect \Y $71
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $73
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $73
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $75
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'10
    connect \Y $75
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $77
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $73
    connect \B $75
    connect \Y $77
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $79
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $79
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $81
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $77
    connect \B $79
    connect \Y $81
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $83
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $81
    connect \B 1'1
    connect \Y $83
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $85
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $71
    connect \B $83
    connect \Y $85
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $87
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $87
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $89
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'11
    connect \Y $89
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $91
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $87
    connect \B $89
    connect \Y $91
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $93
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $93
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $95
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $91
    connect \B $93
    connect \Y $95
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $97
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $95
    connect \B 1'1
    connect \Y $97
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $99
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $85
    connect \B $97
    connect \Y $99
  end
  process $group_18
    assign \compare 1'0
    assign \compare $99
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $101
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $101
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $103
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $103
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $105
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $101
    connect \B $103
    connect \Y $105
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $107
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $105
    connect \B 1'1
    connect \Y $107
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $109
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $107
    connect \B 1'1
    connect \Y $109
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $111
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $111
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $113
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $113
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $115
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $111
    connect \B $113
    connect \Y $115
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $117
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $115
    connect \B 1'1
    connect \Y $117
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $119
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $117
    connect \B 1'1
    connect \Y $119
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $121
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $109
    connect \B $119
    connect \Y $121
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $123
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $123
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $125
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'100
    connect \Y $125
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $127
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $123
    connect \B $125
    connect \Y $127
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $129
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $127
    connect \B 1'1
    connect \Y $129
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $131
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $129
    connect \B 1'1
    connect \Y $131
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $133
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $121
    connect \B $131
    connect \Y $133
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $135
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $135
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $137
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $137
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $139
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $135
    connect \B $137
    connect \Y $139
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $141
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $139
    connect \B 1'1
    connect \Y $141
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $143
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $141
    connect \B 1'1
    connect \Y $143
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $145
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $133
    connect \B $143
    connect \Y $145
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $147
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $147
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $149
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'110
    connect \Y $149
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $151
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $147
    connect \B $149
    connect \Y $151
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $153
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $151
    connect \B 1'1
    connect \Y $153
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $155
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $153
    connect \B 1'1
    connect \Y $155
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $157
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $145
    connect \B $155
    connect \Y $157
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $159
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $159
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $161
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'111
    connect \Y $161
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $163
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $159
    connect \B $161
    connect \Y $163
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $165
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $163
    connect \B 1'1
    connect \Y $165
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $167
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $165
    connect \B 1'1
    connect \Y $167
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $169
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $157
    connect \B $167
    connect \Y $169
  end
  process $group_19
    assign \branch 1'0
    assign \branch $169
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $171
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $171
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $173
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $173
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $175
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $171
    connect \B $173
    connect \Y $175
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $177
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $175
    connect \B 1'1
    connect \Y $177
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $179
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $177
    connect \B 1'1
    connect \Y $179
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $181
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $181
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $183
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $183
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $185
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $181
    connect \B $183
    connect \Y $185
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $187
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $187
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $189
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $185
    connect \B $187
    connect \Y $189
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $191
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $189
    connect \B 1'1
    connect \Y $191
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $193
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $179
    connect \B $191
    connect \Y $193
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $195
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $195
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $197
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $197
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $199
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $195
    connect \B $197
    connect \Y $199
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $201
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 6'100000
    connect \Y $201
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $203
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $199
    connect \B $201
    connect \Y $203
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $205
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $203
    connect \B 1'1
    connect \Y $205
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $207
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $193
    connect \B $205
    connect \Y $207
  end
  process $group_20
    assign \adder 1'0
    assign \adder $207
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:170"
  wire width 1 $209
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:170"
  cell $eq $210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 6'100000
    connect \Y $209
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:170"
  wire width 1 $211
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:170"
  cell $and $212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rs2_re
    connect \B $209
    connect \Y $211
  end
  process $group_21
    assign \adder_sub 1'0
    assign \adder_sub $211
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $213
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $213
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $215
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'100
    connect \Y $215
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $217
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $213
    connect \B $215
    connect \Y $217
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $219
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $217
    connect \B 1'1
    connect \Y $219
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $221
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $219
    connect \B 1'1
    connect \Y $221
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $223
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $223
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $225
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'110
    connect \Y $225
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $227
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $223
    connect \B $225
    connect \Y $227
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $229
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $227
    connect \B 1'1
    connect \Y $229
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $231
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $229
    connect \B 1'1
    connect \Y $231
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $233
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $221
    connect \B $231
    connect \Y $233
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $235
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $235
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $237
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'111
    connect \Y $237
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $239
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $235
    connect \B $237
    connect \Y $239
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $241
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $239
    connect \B 1'1
    connect \Y $241
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $243
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $241
    connect \B 1'1
    connect \Y $243
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $245
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $233
    connect \B $243
    connect \Y $245
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $247
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $247
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $249
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'100
    connect \Y $249
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $251
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $247
    connect \B $249
    connect \Y $251
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $253
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $253
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $255
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $251
    connect \B $253
    connect \Y $255
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $257
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $255
    connect \B 1'1
    connect \Y $257
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $259
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $245
    connect \B $257
    connect \Y $259
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $261
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $261
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $263
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'110
    connect \Y $263
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $265
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $261
    connect \B $263
    connect \Y $265
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $267
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $267
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $269
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $265
    connect \B $267
    connect \Y $269
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $271
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $269
    connect \B 1'1
    connect \Y $271
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $273
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $259
    connect \B $271
    connect \Y $273
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $275
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $275
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $277
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'111
    connect \Y $277
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $279
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $275
    connect \B $277
    connect \Y $279
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $281
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $281
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $283
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $279
    connect \B $281
    connect \Y $283
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $285
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $283
    connect \B 1'1
    connect \Y $285
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $287
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $273
    connect \B $285
    connect \Y $287
  end
  process $group_22
    assign \logic 1'0
    assign \logic $287
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $289
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $289
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $291
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $291
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $293
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $289
    connect \B $291
    connect \Y $293
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $295
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $295
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $297
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $293
    connect \B $295
    connect \Y $297
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $299
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $297
    connect \B 1'1
    connect \Y $299
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $301
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $301
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $303
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $303
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $305
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $301
    connect \B $303
    connect \Y $305
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $307
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $307
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $309
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $305
    connect \B $307
    connect \Y $309
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $311
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $309
    connect \B 1'1
    connect \Y $311
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $313
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $299
    connect \B $311
    connect \Y $313
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $315
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $315
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $317
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $317
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $319
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $315
    connect \B $317
    connect \Y $319
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $321
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 6'100000
    connect \Y $321
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $323
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $319
    connect \B $321
    connect \Y $323
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $325
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $323
    connect \B 1'1
    connect \Y $325
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $327
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $313
    connect \B $325
    connect \Y $327
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $329
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $329
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $331
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $331
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $333
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $329
    connect \B $331
    connect \Y $333
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $335
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $335
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $337
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $333
    connect \B $335
    connect \Y $337
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $339
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $337
    connect \B 1'1
    connect \Y $339
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $341
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $327
    connect \B $339
    connect \Y $341
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $343
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $343
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $345
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $345
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $347
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $343
    connect \B $345
    connect \Y $347
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $349
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $349
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $351
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $347
    connect \B $349
    connect \Y $351
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $353
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $351
    connect \B 1'1
    connect \Y $353
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $355
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $341
    connect \B $353
    connect \Y $355
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $357
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $357
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $359
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $359
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $361
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $357
    connect \B $359
    connect \Y $361
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  wire width 1 $363
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:145"
  cell $eq $364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 6'100000
    connect \Y $363
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $365
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $361
    connect \B $363
    connect \Y $365
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $367
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $365
    connect \B 1'1
    connect \Y $367
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $369
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $355
    connect \B $367
    connect \Y $369
  end
  process $group_23
    assign \shift 1'0
    assign \shift $369
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:208"
  wire width 1 $371
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:208"
  cell $eq $372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $371
  end
  process $group_24
    assign \direction 1'0
    assign \direction $371
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:209"
  wire width 1 $373
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:209"
  cell $eq $374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 6'100000
    connect \Y $373
  end
  process $group_25
    assign \sext 1'0
    assign \sext $373
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:211"
  wire width 1 $375
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:211"
  cell $eq $376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1101
    connect \Y $375
  end
  process $group_26
    assign \lui 1'0
    assign \lui $375
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:212"
  wire width 1 $377
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:212"
  cell $eq $378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'101
    connect \Y $377
  end
  process $group_27
    assign \auipc 1'0
    assign \auipc $377
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $379
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11011
    connect \Y $379
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $381
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $379
    connect \B 1'1
    connect \Y $381
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $383
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $381
    connect \B 1'1
    connect \Y $383
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $385
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $383
    connect \B 1'1
    connect \Y $385
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $387
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11001
    connect \Y $387
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $389
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $389
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $391
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $387
    connect \B $389
    connect \Y $391
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $393
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $391
    connect \B 1'1
    connect \Y $393
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $395
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $393
    connect \B 1'1
    connect \Y $395
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $397
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $385
    connect \B $395
    connect \Y $397
  end
  process $group_28
    assign \jump 1'0
    assign \jump $397
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $399
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 1'0
    connect \Y $399
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $401
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $401
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $403
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $399
    connect \B $401
    connect \Y $403
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $405
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $403
    connect \B 1'1
    connect \Y $405
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $407
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $405
    connect \B 1'1
    connect \Y $407
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $409
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 1'0
    connect \Y $409
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $411
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'100
    connect \Y $411
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $413
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $409
    connect \B $411
    connect \Y $413
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $415
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $413
    connect \B 1'1
    connect \Y $415
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $417
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $415
    connect \B 1'1
    connect \Y $417
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $419
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $407
    connect \B $417
    connect \Y $419
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $421
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 1'0
    connect \Y $421
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $423
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $423
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $425
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $421
    connect \B $423
    connect \Y $425
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $427
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $425
    connect \B 1'1
    connect \Y $427
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $429
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $427
    connect \B 1'1
    connect \Y $429
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $431
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $419
    connect \B $429
    connect \Y $431
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $433
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 1'0
    connect \Y $433
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $435
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $435
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $437
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $433
    connect \B $435
    connect \Y $437
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $439
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $437
    connect \B 1'1
    connect \Y $439
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $441
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $439
    connect \B 1'1
    connect \Y $441
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $443
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $431
    connect \B $441
    connect \Y $443
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $445
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 1'0
    connect \Y $445
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $447
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'10
    connect \Y $447
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $449
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $445
    connect \B $447
    connect \Y $449
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $451
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $449
    connect \B 1'1
    connect \Y $451
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $453
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $451
    connect \B 1'1
    connect \Y $453
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $455
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $443
    connect \B $453
    connect \Y $455
  end
  process $group_29
    assign \load 1'0
    assign \load $455
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $457
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1000
    connect \Y $457
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $459
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $459
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $461
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $457
    connect \B $459
    connect \Y $461
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $463
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $461
    connect \B 1'1
    connect \Y $463
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $465
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $463
    connect \B 1'1
    connect \Y $465
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $467
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1000
    connect \Y $467
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $469
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $469
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $471
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $467
    connect \B $469
    connect \Y $471
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $473
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $471
    connect \B 1'1
    connect \Y $473
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $475
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $473
    connect \B 1'1
    connect \Y $475
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $477
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $465
    connect \B $475
    connect \Y $477
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $479
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1000
    connect \Y $479
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $481
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'10
    connect \Y $481
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $483
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $479
    connect \B $481
    connect \Y $483
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $485
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $483
    connect \B 1'1
    connect \Y $485
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $487
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $485
    connect \B 1'1
    connect \Y $487
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $489
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $477
    connect \B $487
    connect \Y $489
  end
  process $group_30
    assign \store 1'0
    assign \store $489
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $491
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 2'11
    connect \Y $491
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $493
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $493
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $495
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $491
    connect \B $493
    connect \Y $495
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $497
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $495
    connect \B 1'1
    connect \Y $497
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $499
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $497
    connect \B 1'1
    connect \Y $499
  end
  process $group_31
    assign \fence_i 1'0
    assign \fence_i $499
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $501
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $501
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $503
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $503
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $505
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $501
    connect \B $503
    connect \Y $505
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $507
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $505
    connect \B 1'1
    connect \Y $507
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $509
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $507
    connect \B 1'1
    connect \Y $509
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $511
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $511
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $513
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'10
    connect \Y $513
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $515
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $511
    connect \B $513
    connect \Y $515
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $517
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $515
    connect \B 1'1
    connect \Y $517
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $519
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $517
    connect \B 1'1
    connect \Y $519
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $521
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $509
    connect \B $519
    connect \Y $521
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $523
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $523
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $525
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'11
    connect \Y $525
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $527
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $523
    connect \B $525
    connect \Y $527
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $529
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $527
    connect \B 1'1
    connect \Y $529
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $531
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $529
    connect \B 1'1
    connect \Y $531
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $533
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $521
    connect \B $531
    connect \Y $533
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $535
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $535
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $537
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $537
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $539
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $535
    connect \B $537
    connect \Y $539
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $541
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $539
    connect \B 1'1
    connect \Y $541
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $543
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $541
    connect \B 1'1
    connect \Y $543
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $545
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $533
    connect \B $543
    connect \Y $545
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $547
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $547
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $549
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'110
    connect \Y $549
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $551
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $547
    connect \B $549
    connect \Y $551
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $553
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $551
    connect \B 1'1
    connect \Y $553
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $555
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $553
    connect \B 1'1
    connect \Y $555
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $557
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $545
    connect \B $555
    connect \Y $557
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $559
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $eq $560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $559
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  wire width 1 $561
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:144"
  cell $eq $562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'111
    connect \Y $561
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $563
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $559
    connect \B $561
    connect \Y $563
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $565
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $563
    connect \B 1'1
    connect \Y $565
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  wire width 1 $567
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:143"
  cell $and $568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $565
    connect \B 1'1
    connect \Y $567
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  wire width 1 $569
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:141"
  cell $or $570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $557
    connect \B $567
    connect \Y $569
  end
  process $group_32
    assign \csr 1'0
    assign \csr $569
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:244"
  wire width 1 $571
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:244"
  cell $not $572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1 [1]
    connect \Y $571
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:244"
  wire width 1 $573
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:244"
  cell $ne $574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rs1
    connect \B 1'0
    connect \Y $573
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:244"
  wire width 1 $575
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:244"
  cell $or $576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $571
    connect \B $573
    connect \Y $575
  end
  process $group_33
    assign \csr_we 1'0
    assign \csr_we $575
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:55"
  wire width 1 \privileged
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:246"
  wire width 1 $577
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:246"
  cell $eq $578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $577
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:246"
  wire width 1 $579
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:246"
  cell $eq $580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $579
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:246"
  wire width 1 $581
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:246"
  cell $and $582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $577
    connect \B $579
    connect \Y $581
  end
  process $group_34
    assign \privileged 1'0
    assign \privileged $581
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:247"
  wire width 1 $583
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:247"
  cell $eq $584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct12
    connect \B 1'0
    connect \Y $583
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:247"
  wire width 1 $585
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:247"
  cell $and $586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \privileged
    connect \B $583
    connect \Y $585
  end
  process $group_35
    assign \ecall 1'0
    assign \ecall $585
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:248"
  wire width 1 $587
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:248"
  cell $eq $588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct12
    connect \B 1'1
    connect \Y $587
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:248"
  wire width 1 $589
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:248"
  cell $and $590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \privileged
    connect \B $587
    connect \Y $589
  end
  process $group_36
    assign \ebreak 1'0
    assign \ebreak $589
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:249"
  wire width 1 $591
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:249"
  cell $eq $592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \funct12
    connect \B 10'1100000010
    connect \Y $591
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:249"
  wire width 1 $593
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:249"
  cell $and $594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \privileged
    connect \B $591
    connect \Y $593
  end
  process $group_37
    assign \mret 1'0
    assign \mret $593
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:251"
  wire width 1 $595
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:251"
  cell $or $596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \adder
    connect \B \logic
    connect \Y $595
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:251"
  wire width 1 $597
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:251"
  cell $or $598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $595
    connect \B \lui
    connect \Y $597
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:251"
  wire width 1 $599
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:251"
  cell $or $600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $597
    connect \B \auipc
    connect \Y $599
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:251"
  wire width 1 $601
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:251"
  cell $or $602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $599
    connect \B \csr
    connect \Y $601
  end
  process $group_38
    assign \bypass_x 1'0
    assign \bypass_x $601
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:44"
  wire width 1 \divide
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:252"
  wire width 1 $603
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:252"
  cell $or $604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \compare
    connect \B \divide
    connect \Y $603
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:252"
  wire width 1 $605
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:252"
  cell $or $606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $603
    connect \B \shift
    connect \Y $605
  end
  process $group_39
    assign \bypass_m 1'0
    assign \bypass_m $605
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $607
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $ne $608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instruction [1:0]
    connect \B 2'11
    connect \Y $607
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $609
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $610
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \compare
    connect \B \branch
    connect \Y $610
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $612
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $610
    connect \B \adder
    connect \Y $612
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $614
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $612
    connect \B \logic
    connect \Y $614
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:43"
  wire width 1 \multiply
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $616
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $614
    connect \B \multiply
    connect \Y $616
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $618
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $616
    connect \B \divide
    connect \Y $618
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $620
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $618
    connect \B \shift
    connect \Y $620
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $622
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $620
    connect \B \lui
    connect \Y $622
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $624
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $622
    connect \B \auipc
    connect \Y $624
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $626
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $624
    connect \B \jump
    connect \Y $626
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $628
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $626
    connect \B \load
    connect \Y $628
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $630
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $628
    connect \B \store
    connect \Y $630
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $632
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $630
    connect \B \csr
    connect \Y $632
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $634
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $632
    connect \B \ecall
    connect \Y $634
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $636
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $634
    connect \B \ebreak
    connect \Y $636
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $638
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $636
    connect \B \mret
    connect \Y $638
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $640
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $638
    connect \B \fence_i
    connect \Y $640
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $not $642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $640
    connect \Y $609
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  wire width 1 $643
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:254"
  cell $or $644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $607
    connect \B $609
    connect \Y $643
  end
  process $group_40
    assign \illegal 1'0
    assign \illegal $643
  end
  connect \divide 1'0
  connect \multiply 1'0
end
attribute \generator "Amaranth"
module \top.cpu.exception.trap_pe
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73"
  wire width 16 input 0 \i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:75"
  wire width 1 output 1 \n
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74"
  wire width 4 output 2 \o
  process $group_0
    assign \o 4'0000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [15] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1111
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [14] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1110
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [13] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1101
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [12] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1100
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [11] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1011
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [10] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1010
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [9] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1001
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [8] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1000
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [7] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0111
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [6] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0110
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [5] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0101
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [4] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0100
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [3] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0011
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [2] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0010
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [1] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0001
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [0] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:82"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:82"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i
    connect \B 1'0
    connect \Y $1
  end
  process $group_1
    assign \n 1'0
    assign \n $1
  end
end
attribute \generator "Amaranth"
module \top.cpu.exception.interrupt_pe
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73"
  wire width 16 input 0 \i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:75"
  wire width 1 output 1 \n
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74"
  wire width 4 output 2 \o
  process $group_0
    assign \o 4'0000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [15] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1111
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [14] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1110
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [13] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1101
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [12] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1100
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [11] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1011
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [10] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1010
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [9] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1001
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [8] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'1000
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [7] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0111
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [6] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0110
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [5] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0101
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [4] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0100
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [3] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0011
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [2] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0010
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [1] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0001
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [0] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 4'0000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:82"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:82"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i
    connect \B 1'0
    connect \Y $1
  end
  process $group_1
    assign \n 1'0
    assign \n $1
  end
end
attribute \generator "Amaranth"
module \top.cpu.exception
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:48"
  wire width 1 output 0 \m_raise
  attribute \init 30'000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 30 output 1 \mtvec__r__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 30 \mtvec__r__base$next
  attribute \init 30'000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 30 output 2 \mepc__r__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 30 \mepc__r__base$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:25"
  wire width 32 input 3 \external_interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:26"
  wire width 1 input 4 \timer_interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:27"
  wire width 1 input 5 \software_interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:29"
  wire width 1 input 6 \m_fetch_misaligned
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:30"
  wire width 1 input 7 \m_fetch_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:31"
  wire width 30 input 8 \m_fetch_badaddr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:32"
  wire width 1 input 9 \m_load_misaligned
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:33"
  wire width 1 input 10 \m_load_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:34"
  wire width 1 input 11 \m_store_misaligned
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:35"
  wire width 1 input 12 \m_store_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:36"
  wire width 30 input 13 \m_loadstore_badaddr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:37"
  wire width 32 input 14 \m_branch_target
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:38"
  wire width 1 input 15 \m_illegal
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:40"
  wire width 1 input 16 \m_ecall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:41"
  wire width 32 input 17 \m_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:42"
  wire width 32 input 18 \m_instruction
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:43"
  wire width 32 input 19 \m_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:44"
  wire width 1 input 20 \m_mret
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:45"
  wire width 1 input 21 \m_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:46"
  wire width 1 input 22 \m_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:39"
  wire width 1 input 23 \m_ebreak
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 24 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 25 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 26 \mstatus__we
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 27 \mstatus__r__uie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__uie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 28 \mstatus__r__sie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__sie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 29 \mstatus__r__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__zero0$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 30 \mstatus__r__mie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__mie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 31 \mstatus__r__upie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__upie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 32 \mstatus__r__spie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__spie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 33 \mstatus__r__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__zero1$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 34 \mstatus__r__mpie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__mpie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 35 \mstatus__r__spp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__spp$next
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 output 36 \mstatus__r__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \mstatus__r__zero2$next
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 output 37 \mstatus__r__mpp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \mstatus__r__mpp$next
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 output 38 \mstatus__r__fs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \mstatus__r__fs$next
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 output 39 \mstatus__r__xs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \mstatus__r__xs$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 40 \mstatus__r__mprv
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__mprv$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 41 \mstatus__r__sum
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__sum$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 42 \mstatus__r__mxr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__mxr$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 43 \mstatus__r__tvm
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__tvm$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 44 \mstatus__r__tw
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__tw$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 45 \mstatus__r__tsr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__tsr$next
  attribute \init 8'00000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 8 output 46 \mstatus__r__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 8 \mstatus__r__zero3$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 47 \mstatus__r__sd
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__r__sd$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 48 \mstatus__w__uie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 49 \mstatus__w__sie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 50 \mstatus__w__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 51 \mstatus__w__mie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 52 \mstatus__w__upie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 53 \mstatus__w__spie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 54 \mstatus__w__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 55 \mstatus__w__mpie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 56 \mstatus__w__spp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 input 57 \mstatus__w__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 input 58 \mstatus__w__mpp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 input 59 \mstatus__w__fs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 input 60 \mstatus__w__xs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 61 \mstatus__w__mprv
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 62 \mstatus__w__sum
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 63 \mstatus__w__mxr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 64 \mstatus__w__tvm
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 65 \mstatus__w__tw
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 66 \mstatus__w__tsr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 8 input 67 \mstatus__w__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 68 \mstatus__w__sd
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 1 input 69 \misa__we
  attribute \init 26'00000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 26 output 70 \misa__r__extensions
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 26 \misa__r__extensions$next
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 4 output 71 \misa__r__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 4 \misa__r__zero$next
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 2 output 72 \misa__r__mxl
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 2 \misa__r__mxl$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 26 input 73 \misa__w__extensions
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 4 input 74 \misa__w__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 2 input 75 \misa__w__mxl
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 76 \mie__we
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 77 \mie__r__usie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__usie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 78 \mie__r__ssie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__ssie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 79 \mie__r__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__zero0$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 80 \mie__r__msie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__msie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 81 \mie__r__utie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__utie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 82 \mie__r__stie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__stie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 83 \mie__r__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__zero1$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 84 \mie__r__mtie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__mtie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 85 \mie__r__ueie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__ueie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 86 \mie__r__seie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__seie$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 87 \mie__r__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__zero2$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 88 \mie__r__meie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__r__meie$next
  attribute \init 20'00000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 20 output 89 \mie__r__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 20 \mie__r__zero3$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 90 \mie__w__usie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 91 \mie__w__ssie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 92 \mie__w__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 93 \mie__w__msie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 94 \mie__w__utie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 95 \mie__w__stie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 96 \mie__w__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 97 \mie__w__mtie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 98 \mie__w__ueie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 99 \mie__w__seie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 100 \mie__w__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 101 \mie__w__meie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 20 input 102 \mie__w__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 1 input 103 \mtvec__we
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 2 output 104 \mtvec__r__mode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 2 \mtvec__r__mode$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 2 input 105 \mtvec__w__mode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 30 input 106 \mtvec__w__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 1 input 107 \mscratch__we
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 32 output 108 \mscratch__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 32 \mscratch__r__value$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 32 input 109 \mscratch__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 1 input 110 \mepc__we
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 2 output 111 \mepc__r__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 2 \mepc__r__zero$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 2 input 112 \mepc__w__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 30 input 113 \mepc__w__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 input 114 \mcause__we
  attribute \init 31'0000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 31 output 115 \mcause__r__ecode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 31 \mcause__r__ecode$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 output 116 \mcause__r__interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 \mcause__r__interrupt$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 31 input 117 \mcause__w__ecode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 input 118 \mcause__w__interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 1 input 119 \mtval__we
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 32 output 120 \mtval__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 32 \mtval__r__value$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 32 input 121 \mtval__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 122 \mip__we
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 123 \mip__r__usip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__usip$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 124 \mip__r__ssip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__ssip$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 125 \mip__r__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__zero0$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 126 \mip__r__msip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__msip$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 127 \mip__r__utip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__utip$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 128 \mip__r__stip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__stip$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 129 \mip__r__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__zero1$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 130 \mip__r__mtip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__mtip$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 131 \mip__r__ueip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__ueip$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 132 \mip__r__seip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__seip$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 133 \mip__r__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__zero2$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 134 \mip__r__meip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__r__meip$next
  attribute \init 20'00000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 20 output 135 \mip__r__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 20 \mip__r__zero3$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 136 \mip__w__usip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 137 \mip__w__ssip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 138 \mip__w__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 139 \mip__w__msip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 140 \mip__w__utip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 141 \mip__w__stip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 142 \mip__w__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 143 \mip__w__mtip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 144 \mip__w__ueip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 145 \mip__w__seip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 146 \mip__w__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 147 \mip__w__meip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 20 input 148 \mip__w__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 1 input 149 \irq_mask__we
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 32 output 150 \irq_mask__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 32 \irq_mask__r__value$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 32 input 151 \irq_mask__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 1 input 152 \irq_pending__we
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 32 output 153 \irq_pending__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 32 \irq_pending__r__value$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 32 input 154 \irq_pending__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73"
  wire width 16 \trap_pe_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:75"
  wire width 1 \trap_pe_n
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74"
  wire width 4 \trap_pe_o
  cell \top.cpu.exception.trap_pe \trap_pe
    connect \i \trap_pe_i
    connect \n \trap_pe_n
    connect \o \trap_pe_o
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73"
  wire width 16 \interrupt_pe_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:75"
  wire width 1 \interrupt_pe_n
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74"
  wire width 4 \interrupt_pe_o
  cell \top.cpu.exception.interrupt_pe \interrupt_pe
    connect \i \interrupt_pe_i
    connect \n \interrupt_pe_n
    connect \o \interrupt_pe_o
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall
    connect \Y $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_valid
    connect \B $1
    connect \Y $3
  end
  process $group_0
    assign \mstatus__r__uie$next \mstatus__r__uie
    assign \mstatus__r__sie$next \mstatus__r__sie
    assign \mstatus__r__zero0$next \mstatus__r__zero0
    assign \mstatus__r__mie$next \mstatus__r__mie
    assign \mstatus__r__upie$next \mstatus__r__upie
    assign \mstatus__r__spie$next \mstatus__r__spie
    assign \mstatus__r__zero1$next \mstatus__r__zero1
    assign \mstatus__r__mpie$next \mstatus__r__mpie
    assign \mstatus__r__spp$next \mstatus__r__spp
    assign \mstatus__r__zero2$next \mstatus__r__zero2
    assign \mstatus__r__mpp$next \mstatus__r__mpp
    assign \mstatus__r__fs$next \mstatus__r__fs
    assign \mstatus__r__xs$next \mstatus__r__xs
    assign \mstatus__r__mprv$next \mstatus__r__mprv
    assign \mstatus__r__sum$next \mstatus__r__sum
    assign \mstatus__r__mxr$next \mstatus__r__mxr
    assign \mstatus__r__tvm$next \mstatus__r__tvm
    assign \mstatus__r__tw$next \mstatus__r__tw
    assign \mstatus__r__tsr$next \mstatus__r__tsr
    assign \mstatus__r__zero3$next \mstatus__r__zero3
    assign \mstatus__r__sd$next \mstatus__r__sd
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \mstatus__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \mstatus__r__sd$next \mstatus__r__zero3$next \mstatus__r__tsr$next \mstatus__r__tw$next \mstatus__r__tvm$next \mstatus__r__mxr$next \mstatus__r__sum$next \mstatus__r__mprv$next \mstatus__r__xs$next \mstatus__r__fs$next \mstatus__r__mpp$next \mstatus__r__zero2$next \mstatus__r__spp$next \mstatus__r__mpie$next \mstatus__r__zero1$next \mstatus__r__spie$next \mstatus__r__upie$next \mstatus__r__mie$next \mstatus__r__zero0$next \mstatus__r__sie$next \mstatus__r__uie$next } { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie }
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
    switch { $3 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:87"
        switch { \m_mret \m_raise }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:87"
          case 2'-1
            assign \mstatus__r__mpie$next \mstatus__r__mie
            assign \mstatus__r__mie$next 1'0
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:118"
          case 2'1-
            assign \mstatus__r__mie$next \mstatus__r__mpie
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \mstatus__r__uie$next 1'0
        assign \mstatus__r__sie$next 1'0
        assign \mstatus__r__zero0$next 1'0
        assign \mstatus__r__mie$next 1'0
        assign \mstatus__r__upie$next 1'0
        assign \mstatus__r__spie$next 1'0
        assign \mstatus__r__zero1$next 1'0
        assign \mstatus__r__mpie$next 1'0
        assign \mstatus__r__spp$next 1'0
        assign \mstatus__r__zero2$next 2'00
        assign \mstatus__r__mpp$next 2'00
        assign \mstatus__r__fs$next 2'00
        assign \mstatus__r__xs$next 2'00
        assign \mstatus__r__mprv$next 1'0
        assign \mstatus__r__sum$next 1'0
        assign \mstatus__r__mxr$next 1'0
        assign \mstatus__r__tvm$next 1'0
        assign \mstatus__r__tw$next 1'0
        assign \mstatus__r__tsr$next 1'0
        assign \mstatus__r__zero3$next 8'00000000
        assign \mstatus__r__sd$next 1'0
    end
  end
  process $group_21
    assign \misa__r__extensions$next \misa__r__extensions
    assign \misa__r__zero$next \misa__r__zero
    assign \misa__r__mxl$next \misa__r__mxl
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \misa__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \misa__r__mxl$next \misa__r__zero$next \misa__r__extensions$next } { \misa__w__mxl \misa__w__zero \misa__w__extensions }
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \misa__r__extensions$next 26'00000000000000000000000000
        assign \misa__r__zero$next 4'0000
        assign \misa__r__mxl$next 2'00
    end
  end
  process $group_24
    assign \mie__r__usie$next \mie__r__usie
    assign \mie__r__ssie$next \mie__r__ssie
    assign \mie__r__zero0$next \mie__r__zero0
    assign \mie__r__msie$next \mie__r__msie
    assign \mie__r__utie$next \mie__r__utie
    assign \mie__r__stie$next \mie__r__stie
    assign \mie__r__zero1$next \mie__r__zero1
    assign \mie__r__mtie$next \mie__r__mtie
    assign \mie__r__ueie$next \mie__r__ueie
    assign \mie__r__seie$next \mie__r__seie
    assign \mie__r__zero2$next \mie__r__zero2
    assign \mie__r__meie$next \mie__r__meie
    assign \mie__r__zero3$next \mie__r__zero3
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \mie__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \mie__r__zero3$next \mie__r__meie$next \mie__r__zero2$next \mie__r__seie$next \mie__r__ueie$next \mie__r__mtie$next \mie__r__zero1$next \mie__r__stie$next \mie__r__utie$next \mie__r__msie$next \mie__r__zero0$next \mie__r__ssie$next \mie__r__usie$next } { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie }
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \mie__r__usie$next 1'0
        assign \mie__r__ssie$next 1'0
        assign \mie__r__zero0$next 1'0
        assign \mie__r__msie$next 1'0
        assign \mie__r__utie$next 1'0
        assign \mie__r__stie$next 1'0
        assign \mie__r__zero1$next 1'0
        assign \mie__r__mtie$next 1'0
        assign \mie__r__ueie$next 1'0
        assign \mie__r__seie$next 1'0
        assign \mie__r__zero2$next 1'0
        assign \mie__r__meie$next 1'0
        assign \mie__r__zero3$next 20'00000000000000000000
    end
  end
  process $group_37
    assign \mtvec__r__mode$next \mtvec__r__mode
    assign \mtvec__r__base$next \mtvec__r__base
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \mtvec__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \mtvec__r__base$next \mtvec__r__mode$next } { \mtvec__w__base \mtvec__w__mode }
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \mtvec__r__mode$next 2'00
        assign \mtvec__r__base$next 30'000000000000000000000000000000
    end
  end
  process $group_39
    assign \mscratch__r__value$next \mscratch__r__value
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \mscratch__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \mscratch__r__value$next } { \mscratch__w__value }
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \mscratch__r__value$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall
    connect \Y $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_valid
    connect \B $5
    connect \Y $7
  end
  process $group_40
    assign \mepc__r__zero$next \mepc__r__zero
    assign \mepc__r__base$next \mepc__r__base
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \mepc__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \mepc__r__base$next \mepc__r__zero$next } { \mepc__w__base \mepc__w__zero }
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
    switch { $7 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:87"
        switch { \m_mret \m_raise }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:87"
          case 2'-1
            assign \mepc__r__base$next \m_pc [31:2]
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:118"
          case 2'1-
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \mepc__r__zero$next 2'00
        assign \mepc__r__base$next 30'000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  wire width 1 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall
    connect \Y $9
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  wire width 1 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_valid
    connect \B $9
    connect \Y $11
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:93"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:93"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \trap_pe_n
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74"
  wire width 31 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74"
  cell $pos $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 31
    connect \A \trap_pe_o
    connect \Y $15
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74"
  wire width 31 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74"
  cell $pos $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 31
    connect \A \interrupt_pe_o
    connect \Y $17
  end
  process $group_42
    assign \mcause__r__ecode$next \mcause__r__ecode
    assign \mcause__r__interrupt$next \mcause__r__interrupt
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \mcause__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \mcause__r__interrupt$next \mcause__r__ecode$next } { \mcause__w__interrupt \mcause__w__ecode }
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
    switch { $11 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:87"
        switch { \m_mret \m_raise }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:87"
          case 2'-1
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:93"
            switch { $13 }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:93"
              case 1'1
                assign \mcause__r__ecode$next $15
                assign \mcause__r__interrupt$next 1'0
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:113"
              case
                assign \mcause__r__ecode$next $17
                assign \mcause__r__interrupt$next 1'1
            end
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:118"
          case 2'1-
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \mcause__r__ecode$next 31'0000000000000000000000000000000
        assign \mcause__r__interrupt$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  wire width 1 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  cell $not $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall
    connect \Y $19
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  wire width 1 $21
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_valid
    connect \B $19
    connect \Y $21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:93"
  wire width 1 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:93"
  cell $not $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \trap_pe_n
    connect \Y $23
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:102"
  wire width 33 $25
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:102"
  wire width 33 $26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:102"
  cell $sshl $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 33
    connect \A \m_fetch_badaddr
    connect \B 2'10
    connect \Y $26
  end
  connect $25 $26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:110"
  wire width 33 $28
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:110"
  wire width 33 $29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:110"
  cell $sshl $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 33
    connect \A \m_loadstore_badaddr
    connect \B 2'10
    connect \Y $29
  end
  connect $28 $29
  process $group_44
    assign \mtval__r__value$next \mtval__r__value
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \mtval__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \mtval__r__value$next } { \mtval__w__value }
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
    switch { $21 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:86"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:87"
        switch { \m_mret \m_raise }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:87"
          case 2'-1
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:93"
            switch { $23 }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:93"
              case 1'1
                attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:98"
                switch \trap_pe_o
                  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:99"
                  case 4'0000
                    assign { \mtval__r__value$next } \m_branch_target
                  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:101"
                  case 4'0001
                    assign { \mtval__r__value$next } $25 [31:0]
                  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:103"
                  case 4'0010
                    assign { \mtval__r__value$next } \m_instruction
                  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:105"
                  case 4'0011
                    assign { \mtval__r__value$next } \m_pc
                  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:107"
                  case 4'0100, 4'0110
                    assign { \mtval__r__value$next } \m_result
                  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:109"
                  case 4'0101, 4'0111
                    assign { \mtval__r__value$next } $28 [31:0]
                  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:111"
                  case
                    assign { \mtval__r__value$next } 32'00000000000000000000000000000000
                end
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:113"
              case
            end
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:118"
          case 2'1-
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \mtval__r__value$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/_rec.py:263"
  wire width 1 $31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/_rec.py:263"
  cell $reduce_bool $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { \irq_pending__r__value }
    connect \Y $31
  end
  process $group_45
    assign \mip__r__usip$next \mip__r__usip
    assign \mip__r__ssip$next \mip__r__ssip
    assign \mip__r__zero0$next \mip__r__zero0
    assign \mip__r__msip$next \mip__r__msip
    assign \mip__r__utip$next \mip__r__utip
    assign \mip__r__stip$next \mip__r__stip
    assign \mip__r__zero1$next \mip__r__zero1
    assign \mip__r__mtip$next \mip__r__mtip
    assign \mip__r__ueip$next \mip__r__ueip
    assign \mip__r__seip$next \mip__r__seip
    assign \mip__r__zero2$next \mip__r__zero2
    assign \mip__r__meip$next \mip__r__meip
    assign \mip__r__zero3$next \mip__r__zero3
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \mip__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \mip__r__zero3$next \mip__r__meip$next \mip__r__zero2$next \mip__r__seip$next \mip__r__ueip$next \mip__r__mtip$next \mip__r__zero1$next \mip__r__stip$next \mip__r__utip$next \mip__r__msip$next \mip__r__zero0$next \mip__r__ssip$next \mip__r__usip$next } { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip }
    end
    switch { }
      case
        assign \mip__r__msip$next \software_interrupt
    end
    switch { }
      case
        assign \mip__r__mtip$next \timer_interrupt
    end
    switch { }
      case
        assign \mip__r__meip$next $31
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \mip__r__usip$next 1'0
        assign \mip__r__ssip$next 1'0
        assign \mip__r__zero0$next 1'0
        assign \mip__r__msip$next 1'0
        assign \mip__r__utip$next 1'0
        assign \mip__r__stip$next 1'0
        assign \mip__r__zero1$next 1'0
        assign \mip__r__mtip$next 1'0
        assign \mip__r__ueip$next 1'0
        assign \mip__r__seip$next 1'0
        assign \mip__r__zero2$next 1'0
        assign \mip__r__meip$next 1'0
        assign \mip__r__zero3$next 20'00000000000000000000
    end
  end
  process $group_58
    assign \irq_mask__r__value$next \irq_mask__r__value
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \irq_mask__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \irq_mask__r__value$next } { \irq_mask__w__value }
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \irq_mask__r__value$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/_rec.py:263"
  wire width 32 $33
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/_rec.py:263"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \external_interrupt
    connect \B { \irq_mask__r__value }
    connect \Y $33
  end
  process $group_59
    assign \irq_pending__r__value$next \irq_pending__r__value
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
    switch { \irq_pending__we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:54"
      case 1'1
        assign { \irq_pending__r__value$next } { \irq_pending__w__value }
    end
    switch { }
      case
        assign { \irq_pending__r__value$next } $33
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \irq_pending__r__value$next 32'00000000000000000000000000000000
    end
  end
  process $group_60
    assign \trap_pe_i 16'0000000000000000
    assign \trap_pe_i [0] \m_fetch_misaligned
    assign \trap_pe_i [1] \m_fetch_error
    assign \trap_pe_i [2] \m_illegal
    assign \trap_pe_i [3] \m_ebreak
    assign \trap_pe_i [4] \m_load_misaligned
    assign \trap_pe_i [5] \m_load_error
    assign \trap_pe_i [6] \m_store_misaligned
    assign \trap_pe_i [7] \m_store_error
    assign \trap_pe_i [11] \m_ecall
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:79"
  wire width 1 $35
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:79"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mip__r__msip
    connect \B \mie__r__msie
    connect \Y $35
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:80"
  wire width 1 $37
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:80"
  cell $and $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mip__r__mtip
    connect \B \mie__r__mtie
    connect \Y $37
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:81"
  wire width 1 $39
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:81"
  cell $and $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mip__r__meip
    connect \B \mie__r__meie
    connect \Y $39
  end
  process $group_61
    assign \interrupt_pe_i 16'0000000000000000
    assign \interrupt_pe_i [3] $35
    assign \interrupt_pe_i [7] $37
    assign \interrupt_pe_i [11] $39
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:84"
  wire width 1 $41
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:84"
  cell $not $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \trap_pe_n
    connect \Y $41
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:84"
  wire width 1 $43
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:84"
  cell $not $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \interrupt_pe_n
    connect \Y $43
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:84"
  wire width 1 $45
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:84"
  cell $and $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $43
    connect \B \mstatus__r__mie
    connect \Y $45
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:84"
  wire width 1 $47
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:84"
  cell $or $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $41
    connect \B $45
    connect \Y $47
  end
  process $group_62
    assign \m_raise 1'0
    assign \m_raise $47
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__uie$next
    connect \Q \mstatus__r__uie
  end
  cell $dff $50
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__sie$next
    connect \Q \mstatus__r__sie
  end
  cell $dff $51
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__zero0$next
    connect \Q \mstatus__r__zero0
  end
  cell $dff $52
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__mie$next
    connect \Q \mstatus__r__mie
  end
  cell $dff $53
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__upie$next
    connect \Q \mstatus__r__upie
  end
  cell $dff $54
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__spie$next
    connect \Q \mstatus__r__spie
  end
  cell $dff $55
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__zero1$next
    connect \Q \mstatus__r__zero1
  end
  cell $dff $56
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__mpie$next
    connect \Q \mstatus__r__mpie
  end
  cell $dff $57
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__spp$next
    connect \Q \mstatus__r__spp
  end
  cell $dff $58
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \mstatus__r__zero2$next
    connect \Q \mstatus__r__zero2
  end
  cell $dff $59
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \mstatus__r__mpp$next
    connect \Q \mstatus__r__mpp
  end
  cell $dff $60
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \mstatus__r__fs$next
    connect \Q \mstatus__r__fs
  end
  cell $dff $61
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \mstatus__r__xs$next
    connect \Q \mstatus__r__xs
  end
  cell $dff $62
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__mprv$next
    connect \Q \mstatus__r__mprv
  end
  cell $dff $63
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__sum$next
    connect \Q \mstatus__r__sum
  end
  cell $dff $64
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__mxr$next
    connect \Q \mstatus__r__mxr
  end
  cell $dff $65
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__tvm$next
    connect \Q \mstatus__r__tvm
  end
  cell $dff $66
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__tw$next
    connect \Q \mstatus__r__tw
  end
  cell $dff $67
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__tsr$next
    connect \Q \mstatus__r__tsr
  end
  cell $dff $68
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \mstatus__r__zero3$next
    connect \Q \mstatus__r__zero3
  end
  cell $dff $69
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mstatus__r__sd$next
    connect \Q \mstatus__r__sd
  end
  cell $dff $70
    parameter \CLK_POLARITY 1
    parameter \WIDTH 26
    connect \CLK \clk
    connect \D \misa__r__extensions$next
    connect \Q \misa__r__extensions
  end
  cell $dff $71
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \misa__r__zero$next
    connect \Q \misa__r__zero
  end
  cell $dff $72
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \misa__r__mxl$next
    connect \Q \misa__r__mxl
  end
  cell $dff $73
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__usie$next
    connect \Q \mie__r__usie
  end
  cell $dff $74
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__ssie$next
    connect \Q \mie__r__ssie
  end
  cell $dff $75
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__zero0$next
    connect \Q \mie__r__zero0
  end
  cell $dff $76
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__msie$next
    connect \Q \mie__r__msie
  end
  cell $dff $77
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__utie$next
    connect \Q \mie__r__utie
  end
  cell $dff $78
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__stie$next
    connect \Q \mie__r__stie
  end
  cell $dff $79
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__zero1$next
    connect \Q \mie__r__zero1
  end
  cell $dff $80
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__mtie$next
    connect \Q \mie__r__mtie
  end
  cell $dff $81
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__ueie$next
    connect \Q \mie__r__ueie
  end
  cell $dff $82
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__seie$next
    connect \Q \mie__r__seie
  end
  cell $dff $83
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__zero2$next
    connect \Q \mie__r__zero2
  end
  cell $dff $84
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mie__r__meie$next
    connect \Q \mie__r__meie
  end
  cell $dff $85
    parameter \CLK_POLARITY 1
    parameter \WIDTH 20
    connect \CLK \clk
    connect \D \mie__r__zero3$next
    connect \Q \mie__r__zero3
  end
  cell $dff $86
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \mtvec__r__mode$next
    connect \Q \mtvec__r__mode
  end
  cell $dff $87
    parameter \CLK_POLARITY 1
    parameter \WIDTH 30
    connect \CLK \clk
    connect \D \mtvec__r__base$next
    connect \Q \mtvec__r__base
  end
  cell $dff $88
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \mscratch__r__value$next
    connect \Q \mscratch__r__value
  end
  cell $dff $89
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \mepc__r__zero$next
    connect \Q \mepc__r__zero
  end
  cell $dff $90
    parameter \CLK_POLARITY 1
    parameter \WIDTH 30
    connect \CLK \clk
    connect \D \mepc__r__base$next
    connect \Q \mepc__r__base
  end
  cell $dff $91
    parameter \CLK_POLARITY 1
    parameter \WIDTH 31
    connect \CLK \clk
    connect \D \mcause__r__ecode$next
    connect \Q \mcause__r__ecode
  end
  cell $dff $92
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mcause__r__interrupt$next
    connect \Q \mcause__r__interrupt
  end
  cell $dff $93
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \mtval__r__value$next
    connect \Q \mtval__r__value
  end
  cell $dff $94
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__usip$next
    connect \Q \mip__r__usip
  end
  cell $dff $95
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__ssip$next
    connect \Q \mip__r__ssip
  end
  cell $dff $96
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__zero0$next
    connect \Q \mip__r__zero0
  end
  cell $dff $97
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__msip$next
    connect \Q \mip__r__msip
  end
  cell $dff $98
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__utip$next
    connect \Q \mip__r__utip
  end
  cell $dff $99
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__stip$next
    connect \Q \mip__r__stip
  end
  cell $dff $100
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__zero1$next
    connect \Q \mip__r__zero1
  end
  cell $dff $101
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__mtip$next
    connect \Q \mip__r__mtip
  end
  cell $dff $102
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__ueip$next
    connect \Q \mip__r__ueip
  end
  cell $dff $103
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__seip$next
    connect \Q \mip__r__seip
  end
  cell $dff $104
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__zero2$next
    connect \Q \mip__r__zero2
  end
  cell $dff $105
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \mip__r__meip$next
    connect \Q \mip__r__meip
  end
  cell $dff $106
    parameter \CLK_POLARITY 1
    parameter \WIDTH 20
    connect \CLK \clk
    connect \D \mip__r__zero3$next
    connect \Q \mip__r__zero3
  end
  cell $dff $107
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \irq_mask__r__value$next
    connect \Q \irq_mask__r__value
  end
  cell $dff $108
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \irq_pending__r__value$next
    connect \Q \irq_pending__r__value
  end
end
attribute \generator "Amaranth"
module \top.cpu.logic
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:11"
  wire width 3 input 0 \op
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:12"
  wire width 32 input 1 \src1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:13"
  wire width 32 input 2 \src2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:15"
  wire width 32 output 3 \result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:22"
  wire width 32 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:22"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \src1
    connect \B \src2
    connect \Y $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:24"
  wire width 32 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:24"
  cell $or $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \src1
    connect \B \src2
    connect \Y $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:26"
  wire width 32 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:26"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \src1
    connect \B \src2
    connect \Y $5
  end
  process $group_0
    assign \result 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:20"
    switch \op
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:21"
      case 3'100
        assign \result $1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:23"
      case 3'110
        assign \result $3
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:25"
      case 3'111
        assign \result $5
    end
  end
end
attribute \generator "Amaranth"
module \top.cpu.predict
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:15"
  wire width 1 output 0 \d_branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:16"
  wire width 32 output 1 \d_branch_target
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:9"
  wire width 1 input 2 \d_branch
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:10"
  wire width 1 input 3 \d_jump
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:11"
  wire width 32 input 4 \d_offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:12"
  wire width 32 input 5 \d_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:13"
  wire width 1 input 6 \d_rs1_re
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:21"
  wire width 1 \d_fetch_misaligned
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:23"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:23"
  cell $reduce_bool $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \d_pc [1:0]
    connect \Y $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:23"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:23"
  cell $reduce_bool $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \d_offset [1:0]
    connect \Y $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:23"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:23"
  cell $or $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1
    connect \B $3
    connect \Y $5
  end
  process $group_0
    assign \d_fetch_misaligned 1'0
    assign \d_fetch_misaligned $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:24"
  wire width 34 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:12"
  wire width 33 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:12"
  cell $pos $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \d_pc
    connect \Y $8
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:11"
  wire width 33 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:11"
  cell $pos $11
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \d_offset
    connect \Y $10
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:24"
  wire width 34 $12
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:24"
  cell $add $13
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 34
    connect \A $8
    connect \B $10
    connect \Y $12
  end
  connect $7 $12
  process $group_1
    assign \d_branch_target 32'00000000000000000000000000000000
    assign \d_branch_target $7 [31:0]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:36"
  wire width 1 $14
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:36"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_rs1_re
    connect \Y $14
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:36"
  wire width 1 $16
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:36"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_jump
    connect \B $14
    connect \Y $16
  end
  process $group_2
    assign \d_branch_taken 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:27"
    switch { \d_branch \d_fetch_misaligned }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:27"
      case 2'-1
        assign \d_branch_taken 1'0
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:29"
      case 2'1-
        assign \d_branch_taken \d_offset [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:33"
      case
        assign \d_branch_taken $16
    end
  end
end
attribute \generator "Amaranth"
module \top.cpu.shifter
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:9"
  wire width 1 input 0 \x_direction
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:10"
  wire width 1 input 1 \x_sext
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:11"
  wire width 5 input 2 \x_shamt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:12"
  wire width 32 input 3 \x_src1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:13"
  wire width 1 input 4 \x_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:15"
  wire width 32 output 5 \m_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 6 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 7 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:20"
  wire width 32 \x_operand
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:27"
  wire width 32 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:27"
  cell $mux $2
    parameter \WIDTH 32
    connect \A { \x_src1 [0] \x_src1 [1] \x_src1 [2] \x_src1 [3] \x_src1 [4] \x_src1 [5] \x_src1 [6] \x_src1 [7] \x_src1 [8] \x_src1 [9] \x_src1 [10] \x_src1 [11] \x_src1 [12] \x_src1 [13] \x_src1 [14] \x_src1 [15] \x_src1 [16] \x_src1 [17] \x_src1 [18] \x_src1 [19] \x_src1 [20] \x_src1 [21] \x_src1 [22] \x_src1 [23] \x_src1 [24] \x_src1 [25] \x_src1 [26] \x_src1 [27] \x_src1 [28] \x_src1 [29] \x_src1 [30] \x_src1 [31] }
    connect \B \x_src1
    connect \S \x_direction
    connect \Y $1
  end
  process $group_0
    assign \x_operand 32'00000000000000000000000000000000
    assign \x_operand $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:21"
  wire width 1 \x_filler
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:28"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:28"
  wire width 1 $4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:28"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_direction
    connect \B \x_sext
    connect \Y $4
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:28"
  cell $mux $6
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \x_src1 [31]
    connect \S $4
    connect \Y $3
  end
  process $group_1
    assign \x_filler 1'0
    assign \x_filler $3
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:22"
  wire width 1 \m_direction
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:22"
  wire width 1 \m_direction$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:31"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:31"
  cell $not $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $7
  end
  process $group_2
    assign \m_direction$next \m_direction
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:31"
    switch { $7 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:31"
      case 1'1
        assign \m_direction$next \x_direction
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \m_direction$next 1'0
    end
  end
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:23"
  wire width 32 \m_result$9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:23"
  wire width 32 \m_result$9$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:31"
  wire width 1 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:31"
  cell $not $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $10
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:34"
  wire width 64 $12
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:34"
  wire width 64 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:34"
  cell $sshr $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 64
    connect \A { { \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler } \x_operand }
    connect \B \x_shamt
    connect \Y $13
  end
  connect $12 $13
  process $group_3
    assign \m_result$9$next \m_result$9
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:31"
    switch { $10 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:31"
      case 1'1
        assign \m_result$9$next $12 [31:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \m_result$9$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:37"
  wire width 32 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:37"
  cell $mux $16
    parameter \WIDTH 32
    connect \A { \m_result$9 [0] \m_result$9 [1] \m_result$9 [2] \m_result$9 [3] \m_result$9 [4] \m_result$9 [5] \m_result$9 [6] \m_result$9 [7] \m_result$9 [8] \m_result$9 [9] \m_result$9 [10] \m_result$9 [11] \m_result$9 [12] \m_result$9 [13] \m_result$9 [14] \m_result$9 [15] \m_result$9 [16] \m_result$9 [17] \m_result$9 [18] \m_result$9 [19] \m_result$9 [20] \m_result$9 [21] \m_result$9 [22] \m_result$9 [23] \m_result$9 [24] \m_result$9 [25] \m_result$9 [26] \m_result$9 [27] \m_result$9 [28] \m_result$9 [29] \m_result$9 [30] \m_result$9 [31] }
    connect \B \m_result$9
    connect \S \m_direction
    connect \Y $15
  end
  process $group_4
    assign \m_result 32'00000000000000000000000000000000
    assign \m_result $15
  end
  cell $dff $17
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \m_direction$next
    connect \Q \m_direction
  end
  cell $dff $18
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \m_result$9$next
    connect \Q \m_result$9
  end
end
attribute \generator "Amaranth"
module \top.cpu.fetch.icache.way_hit
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:34"
  wire width 1 input 0 \i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:36"
  wire width 1 output 1 \n
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:35"
  wire width 1 output 2 \o
  process $group_0
    assign \o 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:40"
    switch \i
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:42"
      case 1'1
        assign \o 1'0
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:44"
      case
    end
  end
  process $group_1
    assign \n 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:40"
    switch \i
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:42"
      case 1'1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:44"
      case
        assign \n 1'1
    end
  end
end
attribute \generator "Amaranth"
module \top.cpu.fetch.icache.tag_mem_0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:141"
  wire width 5 input 2 \tag_mem_rp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:141"
  wire width 5 output 3 \tag_mem_rp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:142"
  wire width 5 input 4 \tag_mem_wp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:142"
  wire width 1 input 5 \tag_mem_wp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:142"
  wire width 5 input 6 \tag_mem_wp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 1 \_mem_r_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 5 \_mem_r_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 5 \_mem_r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:48"
  wire width 1 \_mem_w_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:48"
  wire width 5 \_mem_w_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:48"
  wire width 5 \_mem_w_data
  cell $mem_v2 \mem_rp1
    parameter \SIZE 32
    parameter \OFFSET 0
    parameter \ABITS 5
    parameter \WIDTH 5
    parameter \INIT 160'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_PORTS 1
    parameter \RD_CLK_ENABLE 1'1
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 5'00000
    parameter \RD_SRST_VALUE 5'00000
    parameter \RD_INIT_VALUE 5'00000
    parameter \WR_PORTS 1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \MEMID "\\mem_rp1"
    connect \RD_CLK { \clk }
    connect \RD_EN { \_mem_r_en }
    connect \RD_ARST 1'0
    connect \RD_SRST 1'0
    connect \RD_ADDR { \_mem_r_addr }
    connect \RD_DATA { \_mem_r_data }
    connect \WR_CLK { \clk }
    connect \WR_EN { { { \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en } } }
    connect \WR_ADDR { \_mem_w_addr }
    connect \WR_DATA { \_mem_w_data }
  end
  process $group_0
    assign \_mem_r_addr 5'00000
    assign \_mem_r_addr \tag_mem_rp__addr
  end
  process $group_1
    assign \_mem_r_en 1'1
    assign \_mem_r_en 1'1
  end
  process $group_2
    assign \_mem_w_addr 5'00000
    assign \_mem_w_addr \tag_mem_wp__addr
  end
  process $group_3
    assign \_mem_w_en 1'0
    assign \_mem_w_en \tag_mem_wp__en
  end
  process $group_4
    assign \_mem_w_data 5'00000
    assign \_mem_w_data \tag_mem_wp__data
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:79"
  wire width 1 \fwd_wp_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:79"
  wire width 1 \fwd_wp_en$next
  process $group_5
    assign \fwd_wp_en$next \fwd_wp_en
    assign \fwd_wp_en$next \tag_mem_wp__en
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \fwd_wp_en$next 1'0
    end
  end
  attribute \init 5'00000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:80"
  wire width 5 \fwd_wp_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:80"
  wire width 5 \fwd_wp_data$next
  process $group_6
    assign \fwd_wp_data$next \fwd_wp_data
    assign \fwd_wp_data$next \tag_mem_wp__data
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \fwd_wp_data$next 5'00000
    end
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:78"
  wire width 1 \collision
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:78"
  wire width 1 \collision$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:88"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:88"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \tag_mem_wp__addr
    connect \B \tag_mem_rp__addr
    connect \Y $1
  end
  process $group_7
    assign \collision$next \collision
    assign \collision$next $1
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \collision$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \collision
    connect \B \fwd_wp_en
    connect \Y $3
  end
  process $group_8
    assign \tag_mem_rp__data 5'00000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
    switch { $3 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
      case 1'1
        assign \tag_mem_rp__data \fwd_wp_data
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:97"
      case
        assign \tag_mem_rp__data \_mem_r_data
    end
  end
  cell $dff $5
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \fwd_wp_en$next
    connect \Q \fwd_wp_en
  end
  cell $dff $6
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \fwd_wp_data$next
    connect \Q \fwd_wp_data
  end
  cell $dff $7
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \collision$next
    connect \Q \collision
  end
end
attribute \generator "Amaranth"
module \top.cpu.fetch.icache.dat_mem_0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:146"
  wire width 5 input 2 \dat_mem_rp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:146"
  wire width 128 output 3 \dat_mem_rp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:147"
  wire width 5 input 4 \dat_mem_wp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:147"
  wire width 4 input 5 \dat_mem_wp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:147"
  wire width 128 input 6 \dat_mem_wp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 1 \_mem_r_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 5 \_mem_r_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 128 \_mem_r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:48"
  wire width 4 \_mem_w_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:48"
  wire width 5 \_mem_w_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:48"
  wire width 128 \_mem_w_data
  cell $mem_v2 \mem_rp1
    parameter \SIZE 32
    parameter \OFFSET 0
    parameter \ABITS 5
    parameter \WIDTH 128
    parameter \INIT 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_PORTS 1
    parameter \RD_CLK_ENABLE 1'1
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_SRST_VALUE 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_INIT_VALUE 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WR_PORTS 1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \MEMID "\\mem_rp1$1"
    connect \RD_CLK { \clk }
    connect \RD_EN { \_mem_r_en }
    connect \RD_ARST 1'0
    connect \RD_SRST 1'0
    connect \RD_ADDR { \_mem_r_addr }
    connect \RD_DATA { \_mem_r_data }
    connect \WR_CLK { \clk }
    connect \WR_EN { { { \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] \_mem_w_en [3] } { \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] \_mem_w_en [2] } { \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] \_mem_w_en [1] } { \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] \_mem_w_en [0] } } }
    connect \WR_ADDR { \_mem_w_addr }
    connect \WR_DATA { \_mem_w_data }
  end
  process $group_0
    assign \_mem_r_addr 5'00000
    assign \_mem_r_addr \dat_mem_rp__addr
  end
  process $group_1
    assign \_mem_r_en 1'1
    assign \_mem_r_en 1'1
  end
  process $group_2
    assign \_mem_w_addr 5'00000
    assign \_mem_w_addr \dat_mem_wp__addr
  end
  process $group_3
    assign \_mem_w_en 4'0000
    assign \_mem_w_en \dat_mem_wp__en
  end
  process $group_4
    assign \_mem_w_data 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    assign \_mem_w_data \dat_mem_wp__data
  end
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:79"
  wire width 4 \fwd_wp_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:79"
  wire width 4 \fwd_wp_en$next
  process $group_5
    assign \fwd_wp_en$next \fwd_wp_en
    assign \fwd_wp_en$next \dat_mem_wp__en
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \fwd_wp_en$next 4'0000
    end
  end
  attribute \init 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:80"
  wire width 128 \fwd_wp_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:80"
  wire width 128 \fwd_wp_data$next
  process $group_6
    assign \fwd_wp_data$next \fwd_wp_data
    assign \fwd_wp_data$next \dat_mem_wp__data
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \fwd_wp_data$next 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:78"
  wire width 1 \collision
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:78"
  wire width 1 \collision$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:88"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:88"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \dat_mem_wp__addr
    connect \B \dat_mem_rp__addr
    connect \Y $1
  end
  process $group_7
    assign \collision$next \collision
    assign \collision$next $1
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \collision$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \collision
    connect \B \fwd_wp_en [0]
    connect \Y $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \collision
    connect \B \fwd_wp_en [1]
    connect \Y $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \collision
    connect \B \fwd_wp_en [2]
    connect \Y $7
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  wire width 1 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \collision
    connect \B \fwd_wp_en [3]
    connect \Y $9
  end
  process $group_8
    assign \dat_mem_rp__data 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
    switch { $3 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
      case 1'1
        assign \dat_mem_rp__data [31:0] \fwd_wp_data [31:0]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:97"
      case
        assign \dat_mem_rp__data [31:0] \_mem_r_data [31:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
    switch { $5 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
      case 1'1
        assign \dat_mem_rp__data [63:32] \fwd_wp_data [63:32]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:97"
      case
        assign \dat_mem_rp__data [63:32] \_mem_r_data [63:32]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
    switch { $7 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
      case 1'1
        assign \dat_mem_rp__data [95:64] \fwd_wp_data [95:64]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:97"
      case
        assign \dat_mem_rp__data [95:64] \_mem_r_data [95:64]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
    switch { $9 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
      case 1'1
        assign \dat_mem_rp__data [127:96] \fwd_wp_data [127:96]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:97"
      case
        assign \dat_mem_rp__data [127:96] \_mem_r_data [127:96]
    end
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \fwd_wp_en$next
    connect \Q \fwd_wp_en
  end
  cell $dff $12
    parameter \CLK_POLARITY 1
    parameter \WIDTH 128
    connect \CLK \clk
    connect \D \fwd_wp_data$next
    connect \Q \fwd_wp_data
  end
  cell $dff $13
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \collision$next
    connect \Q \collision
  end
end
attribute \generator "Amaranth"
module \top.cpu.fetch.icache
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:51"
  wire width 5 input 2 \s1_addr__line
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:52"
  wire width 1 input 3 \s1_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:53"
  wire width 1 input 4 \s1_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:54"
  wire width 2 input 5 \s2_addr__offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:54"
  wire width 5 input 6 \s2_addr__line
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:54"
  wire width 4 input 7 \s2_addr__tag
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:55"
  wire width 1 input 8 \s2_re
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:57"
  wire width 1 input 9 \s2_evict
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:56"
  wire width 1 input 10 \s2_flush
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:58"
  wire width 1 input 11 \s2_valid
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:66"
  wire width 1 output 12 \bus_re
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:66"
  wire width 1 \bus_re$next
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:67"
  wire width 2 output 13 \bus_addr__offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:67"
  wire width 2 \bus_addr__offset$next
  attribute \init 5'00000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:67"
  wire width 5 output 14 \bus_addr__line
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:67"
  wire width 5 \bus_addr__line$next
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:67"
  wire width 4 output 15 \bus_addr__tag
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:67"
  wire width 4 \bus_addr__tag$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:68"
  wire width 1 output 16 \bus_last
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:59"
  wire width 1 input 17 \bus_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:60"
  wire width 1 input 18 \bus_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:61"
  wire width 32 input 19 \bus_rdata
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:64"
  wire width 1 output 20 \s2_flush_ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:64"
  wire width 1 \s2_flush_ack$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:63"
  wire width 1 output 21 \s2_miss
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:65"
  wire width 32 output 22 \s2_rdata
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:34"
  wire width 1 \way_hit_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:36"
  wire width 1 \way_hit_n
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:35"
  wire width 1 \way_hit_o
  cell \top.cpu.fetch.icache.way_hit \way_hit
    connect \i \way_hit_i
    connect \n \way_hit_n
    connect \o \way_hit_o
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:141"
  wire width 5 \tag_mem_0_tag_mem_rp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:141"
  wire width 5 \tag_mem_0_tag_mem_rp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:142"
  wire width 5 \tag_mem_0_tag_mem_wp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:142"
  wire width 1 \tag_mem_0_tag_mem_wp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:142"
  wire width 5 \tag_mem_0_tag_mem_wp__data
  cell \top.cpu.fetch.icache.tag_mem_0 \tag_mem_0
    connect \rst \rst
    connect \clk \clk
    connect \tag_mem_rp__addr \tag_mem_0_tag_mem_rp__addr
    connect \tag_mem_rp__data \tag_mem_0_tag_mem_rp__data
    connect \tag_mem_wp__addr \tag_mem_0_tag_mem_wp__addr
    connect \tag_mem_wp__en \tag_mem_0_tag_mem_wp__en
    connect \tag_mem_wp__data \tag_mem_0_tag_mem_wp__data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:146"
  wire width 5 \dat_mem_0_dat_mem_rp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:146"
  wire width 128 \dat_mem_0_dat_mem_rp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:147"
  wire width 5 \dat_mem_0_dat_mem_wp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:147"
  wire width 4 \dat_mem_0_dat_mem_wp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:147"
  wire width 128 \dat_mem_0_dat_mem_wp__data
  cell \top.cpu.fetch.icache.dat_mem_0 \dat_mem_0
    connect \rst \rst
    connect \clk \clk
    connect \dat_mem_rp__addr \dat_mem_0_dat_mem_rp__addr
    connect \dat_mem_rp__data \dat_mem_0_dat_mem_rp__data
    connect \dat_mem_wp__addr \dat_mem_0_dat_mem_wp__addr
    connect \dat_mem_wp__en \dat_mem_0_dat_mem_wp__en
    connect \dat_mem_wp__data \dat_mem_0_dat_mem_wp__data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:73"
  wire width 1 \bus_re$1
  process $group_0
    assign \bus_re$1 1'0
    assign \bus_re$1 \bus_re
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:73"
  wire width 4 \tag
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:90"
  wire width 1 $2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:90"
  cell $eq $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tag
    connect \B \s2_addr__tag
    connect \Y $2
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:73"
  wire width 1 \valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:90"
  wire width 1 $4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:90"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $2
    connect \B \valid
    connect \Y $4
  end
  process $group_1
    assign \way_hit_i 1'0
    assign \way_hit_i $4
  end
  process $group_2
    assign \s2_miss 1'0
    assign \s2_miss \way_hit_n
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:94"
  wire width 32 $6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:94"
  wire width 32 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:73"
  wire width 128 \data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/back/rtlil.py:620"
  wire width 8 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/back/rtlil.py:620"
  cell $mul $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 8
    connect \A \s2_addr__offset
    connect \B 6'100000
    connect \Y $8
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:94"
  cell $shift $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \data
    connect \B $8
    connect \Y $7
  end
  process $group_3
    assign \s2_rdata 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:94"
    switch \way_hit_o
      case 1'-
        assign \s2_rdata $7
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:98"
  wire width 1 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:98"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s1_stall
    connect \Y $11
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:98"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:98"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s1_valid
    connect \B $11
    connect \Y $13
  end
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:101"
  wire width 2 \fsm_state
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:101"
  wire width 2 \fsm_state$next
  attribute \init 5'11111
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:97"
  wire width 5 \flush_line
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:97"
  wire width 5 \flush_line$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \flush_line
    connect \B 1'0
    connect \Y $15
  end
  process $group_4
    assign \s2_flush_ack$next \s2_flush_ack
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:98"
    switch { $13 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:98"
      case 1'1
        assign \s2_flush_ack$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:101"
    switch \fsm_state
      attribute \amaranth.decoding "CHECK/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:104"
      case 2'00
      attribute \amaranth.decoding "REFILL/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:117"
      case 2'10
      attribute \amaranth.decoding "FLUSH/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:128"
      case 2'01
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
        switch { $15 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
          case 1'1
            assign \s2_flush_ack$next 1'1
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:132"
          case
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \s2_flush_ack$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  wire width 1 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  cell $not $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_flush_ack
    connect \Y $17
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  wire width 1 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  cell $and $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_flush
    connect \B $17
    connect \Y $19
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
  wire width 1 $21
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_re
    connect \B \s2_miss
    connect \Y $21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
  wire width 1 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \flush_line
    connect \B 1'0
    connect \Y $23
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:133"
  wire width 6 $25
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:133"
  wire width 6 $26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:133"
  cell $sub $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \flush_line
    connect \B 1'1
    connect \Y $26
  end
  connect $25 $26
  process $group_5
    assign \flush_line$next \flush_line
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:101"
    switch \fsm_state
      attribute \amaranth.decoding "CHECK/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:104"
      case 2'00
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:105"
        switch { \s2_valid }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:105"
          case 1'1
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
            switch { $21 $19 }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
              case 2'-1
                assign \flush_line$next 5'11111
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
              case 2'1-
            end
        end
      attribute \amaranth.decoding "REFILL/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:117"
      case 2'10
      attribute \amaranth.decoding "FLUSH/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:128"
      case 2'01
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
        switch { $23 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
          case 1'1
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:132"
          case
            assign \flush_line$next $25 [4:0]
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \flush_line$next 5'11111
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  wire width 1 $28
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  cell $not $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_flush_ack
    connect \Y $28
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  wire width 1 $30
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_flush
    connect \B $28
    connect \Y $30
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
  wire width 1 $32
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_re
    connect \B \s2_miss
    connect \Y $32
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
  wire width 1 $34
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s1_stall
    connect \Y $34
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
  wire width 1 $36
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
  cell $eq $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \flush_line
    connect \B 1'0
    connect \Y $36
  end
  process $group_6
    assign \fsm_state$next \fsm_state
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:101"
    switch \fsm_state
      attribute \amaranth.decoding "CHECK/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:104"
      case 2'00
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:105"
        switch { \s2_valid }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:105"
          case 1'1
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
            switch { $32 $30 }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
              case 2'-1
                assign \fsm_state$next 2'01
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
              case 2'1-
                assign \fsm_state$next 2'10
            end
        end
      attribute \amaranth.decoding "REFILL/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:117"
      case 2'10
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
        switch { $34 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
          case 1'1
            assign \fsm_state$next 2'00
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:122"
          case
        end
      attribute \amaranth.decoding "FLUSH/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:128"
      case 2'01
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
        switch { $36 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:129"
          case 1'1
            assign \fsm_state$next 2'00
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:132"
          case
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \fsm_state$next 2'00
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  wire width 1 $38
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  cell $not $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_flush_ack
    connect \Y $38
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  wire width 1 $40
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  cell $and $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_flush
    connect \B $38
    connect \Y $40
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
  wire width 1 $42
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
  cell $and $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_re
    connect \B \s2_miss
    connect \Y $42
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
  wire width 1 $44
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
  cell $not $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s1_stall
    connect \Y $44
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:124"
  wire width 3 $46
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:124"
  wire width 3 $47
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:124"
  cell $add $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \bus_addr__offset
    connect \B 1'1
    connect \Y $47
  end
  connect $46 $47
  process $group_7
    assign \bus_addr__offset$next \bus_addr__offset
    assign \bus_addr__line$next \bus_addr__line
    assign \bus_addr__tag$next \bus_addr__tag
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:101"
    switch \fsm_state
      attribute \amaranth.decoding "CHECK/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:104"
      case 2'00
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:105"
        switch { \s2_valid }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:105"
          case 1'1
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
            switch { $42 $40 }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
              case 2'-1
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
              case 2'1-
                assign { \bus_addr__tag$next \bus_addr__line$next \bus_addr__offset$next } { \s2_addr__tag \s2_addr__line \s2_addr__offset }
            end
        end
      attribute \amaranth.decoding "REFILL/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:117"
      case 2'10
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
        switch { $44 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
          case 1'1
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:122"
          case
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:123"
            switch { \bus_valid }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:123"
              case 1'1
                assign \bus_addr__offset$next $46 [1:0]
            end
        end
      attribute \amaranth.decoding "FLUSH/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:128"
      case 2'01
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \bus_addr__offset$next 2'00
        assign \bus_addr__line$next 5'00000
        assign \bus_addr__tag$next 4'0000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  wire width 1 $49
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  cell $not $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_flush_ack
    connect \Y $49
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  wire width 1 $51
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  cell $and $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_flush
    connect \B $49
    connect \Y $51
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
  wire width 1 $53
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
  cell $and $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_re
    connect \B \s2_miss
    connect \Y $53
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
  wire width 1 $55
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
  cell $not $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s1_stall
    connect \Y $55
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:125"
  wire width 1 $57
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:125"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_valid
    connect \B \bus_last
    connect \Y $57
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:125"
  wire width 1 $59
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:125"
  cell $or $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $57
    connect \B \bus_error
    connect \Y $59
  end
  process $group_10
    assign \bus_re$next \bus_re
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:101"
    switch \fsm_state
      attribute \amaranth.decoding "CHECK/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:104"
      case 2'00
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:105"
        switch { \s2_valid }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:105"
          case 1'1
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
            switch { $53 $51 }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
              case 2'-1
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
              case 2'1-
                assign \bus_re$next 1'1
            end
        end
      attribute \amaranth.decoding "REFILL/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:117"
      case 2'10
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
        switch { $55 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:119"
          case 1'1
            assign \bus_re$next 1'0
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:122"
          case
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:125"
            switch { $59 }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:125"
              case 1'1
                assign \bus_re$next 1'0
            end
        end
      attribute \amaranth.decoding "FLUSH/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:128"
      case 2'01
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \bus_re$next 1'0
    end
  end
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:102"
  wire width 2 \last_offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:102"
  wire width 2 \last_offset$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  wire width 1 $61
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  cell $not $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_flush_ack
    connect \Y $61
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  wire width 1 $63
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
  cell $and $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_flush
    connect \B $61
    connect \Y $63
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
  wire width 1 $65
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
  cell $and $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_re
    connect \B \s2_miss
    connect \Y $65
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:113"
  wire width 3 $67
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:113"
  wire width 3 $68
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:113"
  cell $sub $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \s2_addr__offset
    connect \B 1'1
    connect \Y $68
  end
  connect $67 $68
  process $group_11
    assign \last_offset$next \last_offset
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:101"
    switch \fsm_state
      attribute \amaranth.decoding "CHECK/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:104"
      case 2'00
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:105"
        switch { \s2_valid }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:105"
          case 1'1
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
            switch { $65 $63 }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:106"
              case 2'-1
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:109"
              case 2'1-
                assign \last_offset$next $67 [1:0]
            end
        end
      attribute \amaranth.decoding "REFILL/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:117"
      case 2'10
      attribute \amaranth.decoding "FLUSH/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:128"
      case 2'01
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \last_offset$next 2'00
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:118"
  wire width 1 $70
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:118"
  cell $eq $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_addr__offset
    connect \B \last_offset
    connect \Y $70
  end
  process $group_12
    assign \bus_last 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:101"
    switch \fsm_state
      attribute \amaranth.decoding "CHECK/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:104"
      case 2'00
      attribute \amaranth.decoding "REFILL/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:117"
      case 2'10
        assign \bus_last $70
      attribute \amaranth.decoding "FLUSH/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:128"
      case 2'01
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:150"
  wire width 5 \mem_rp_addr
  process $group_13
    assign \mem_rp_addr 5'00000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:151"
    switch { \s1_stall }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:151"
      case 1'1
        assign \mem_rp_addr \s2_addr__line
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:153"
      case
        assign \mem_rp_addr \s1_addr__line
    end
  end
  process $group_14
    assign \tag_mem_0_tag_mem_rp__addr 5'00000
    assign \tag_mem_0_tag_mem_rp__addr \mem_rp_addr
  end
  process $group_15
    assign \dat_mem_0_dat_mem_rp__addr 5'00000
    assign \dat_mem_0_dat_mem_rp__addr \mem_rp_addr
  end
  process $group_16
    assign \tag 4'0000
    assign \valid 1'0
    assign { \valid \tag } \tag_mem_0_tag_mem_rp__data
  end
  process $group_18
    assign \data 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    assign \data \dat_mem_0_dat_mem_rp__data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
  wire width 1 $72
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
  cell $eq $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'1
    connect \Y $72
  end
  process $group_19
    assign \tag_mem_0_tag_mem_wp__addr 5'00000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
    switch { \bus_re$1 $72 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
      case 2'-1
        assign \tag_mem_0_tag_mem_wp__addr \flush_line
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:169"
      case 2'1-
        assign \tag_mem_0_tag_mem_wp__addr \bus_addr__line
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:175"
      case
        assign \tag_mem_0_tag_mem_wp__addr \s2_addr__line
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
  wire width 1 $74
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
  cell $eq $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'1
    connect \Y $74
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:172"
  wire width 1 $76
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:172"
  cell $and $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_re$1
    connect \B \bus_valid
    connect \Y $76
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:178"
  wire width 1 $78
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:178"
  cell $and $79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s2_evict
    connect \B \s2_valid
    connect \Y $78
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:178"
  wire width 1 $80
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:178"
  cell $eq $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tag
    connect \B \s2_addr__tag
    connect \Y $80
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:178"
  wire width 1 $82
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:178"
  cell $and $83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $78
    connect \B $80
    connect \Y $82
  end
  process $group_20
    assign \tag_mem_0_tag_mem_wp__en 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
    switch { \bus_re$1 $74 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
      case 2'-1
        assign \tag_mem_0_tag_mem_wp__en 1'1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:169"
      case 2'1-
        assign \tag_mem_0_tag_mem_wp__en $76
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:175"
      case
        assign \tag_mem_0_tag_mem_wp__en $82
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
  wire width 1 $84
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
  cell $eq $85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'1
    connect \Y $84
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:173"
  wire width 1 $86
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:173"
  cell $not $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_error
    connect \Y $86
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:173"
  wire width 1 $88
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:173"
  cell $and $89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_last
    connect \B $86
    connect \Y $88
  end
  process $group_21
    assign \tag_mem_0_tag_mem_wp__data 5'00000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
    switch { \bus_re$1 $84 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:163"
      case 2'-1
        assign \tag_mem_0_tag_mem_wp__data 5'00000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:169"
      case 2'1-
        assign \tag_mem_0_tag_mem_wp__data { $88 \bus_addr__tag }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:175"
      case
        assign \tag_mem_0_tag_mem_wp__data 5'00000
    end
  end
  process $group_22
    assign \dat_mem_0_dat_mem_wp__addr 5'00000
    assign \dat_mem_0_dat_mem_wp__addr \bus_addr__line
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
  wire width 1 $90
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
  cell $and $91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_re$1
    connect \B \bus_valid
    connect \Y $90
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
  wire width 1 $92
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
  cell $and $93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_re$1
    connect \B \bus_valid
    connect \Y $92
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
  wire width 1 $94
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
  cell $and $95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_re$1
    connect \B \bus_valid
    connect \Y $94
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
  wire width 1 $96
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
  cell $and $97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_re$1
    connect \B \bus_valid
    connect \Y $96
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
  wire width 1 $98
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
  cell $and $99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_re$1
    connect \B \bus_valid
    connect \Y $98
  end
  process $group_23
    assign \dat_mem_0_dat_mem_wp__en 4'0000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:184"
    switch \bus_addr__offset
      case 2'00
        assign \dat_mem_0_dat_mem_wp__en [0] $92
      case 2'01
        assign \dat_mem_0_dat_mem_wp__en [1] $94
      case 2'10
        assign \dat_mem_0_dat_mem_wp__en [2] $96
      case 2'--
        assign \dat_mem_0_dat_mem_wp__en [3] $98
    end
  end
  process $group_24
    assign \dat_mem_0_dat_mem_wp__data 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    assign \dat_mem_0_dat_mem_wp__data { \bus_rdata \bus_rdata \bus_rdata \bus_rdata }
  end
  cell $dff $100
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \s2_flush_ack$next
    connect \Q \s2_flush_ack
  end
  cell $dff $101
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \flush_line$next
    connect \Q \flush_line
  end
  cell $dff $102
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
  cell $dff $103
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \bus_addr__offset$next
    connect \Q \bus_addr__offset
  end
  cell $dff $104
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \bus_addr__line$next
    connect \Q \bus_addr__line
  end
  cell $dff $105
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \bus_addr__tag$next
    connect \Q \bus_addr__tag
  end
  cell $dff $106
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \bus_re$next
    connect \Q \bus_re
  end
  cell $dff $107
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \last_offset$next
    connect \Q \last_offset
  end
end
attribute \generator "Amaranth"
module \top.cpu.fetch.ibus_arbiter.bus_pe
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73"
  wire width 2 input 0 \i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74"
  wire width 1 output 1 \o
  process $group_0
    assign \o 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [1] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 1'1
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
    switch { \i [0] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:80"
      case 1'1
        assign \o 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:75"
  wire width 1 \n
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:82"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:82"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i
    connect \B 1'0
    connect \Y $1
  end
  process $group_1
    assign \n 1'0
    assign \n $1
  end
end
attribute \generator "Amaranth"
module \top.cpu.fetch.ibus_arbiter
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 30 output 2 \bus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 32 output 3 \bus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 32 input 4 \bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 4 output 5 \bus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 1 output 6 \bus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 1 output 7 \bus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 1 input 8 \bus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 1 output 9 \bus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 3 output 10 \bus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 2 output 11 \bus__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 1 input 12 \bus__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 input 13 \port__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 input 14 \port__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 30 input 15 \port__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 4 input 16 \port__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 3 input 17 \port__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 2 input 18 \port__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 output 19 \port__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 output 20 \port__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 32 output 21 \port__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 input 22 \port__cyc$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 output 23 \port__ack$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 output 24 \port__err$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 input 25 \port__stb$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 32 output 26 \port__dat_r$5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 30 input 27 \port__adr$6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 4 input 28 \port__sel$7
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73"
  wire width 2 \bus_pe_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:73"
  wire width 2 \bus_pe_i$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/coding.py:74"
  wire width 1 \bus_pe_o
  cell \top.cpu.fetch.ibus_arbiter.bus_pe \bus_pe
    connect \i \bus_pe_i
    connect \o \bus_pe_o
  end
  process $group_0
    assign \port__dat_r 32'00000000000000000000000000000000
    assign \port__dat_r \bus__dat_r
  end
  process $group_1
    assign \port__dat_r$5 32'00000000000000000000000000000000
    assign \port__dat_r$5 \bus__dat_r
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:54"
  wire width 1 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:54"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus__cyc
    connect \Y $8
  end
  process $group_2
    assign \bus_pe_i$next \bus_pe_i
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:54"
    switch { $8 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:54"
      case 1'1
        assign \bus_pe_i$next [0] \port__cyc
        assign \bus_pe_i$next [1] \port__cyc$1
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \bus_pe_i$next 2'00
    end
  end
  process $group_3
    assign \bus__adr 30'000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:60"
    switch \bus_pe_o
      case 1'0
        assign \bus__adr \port__adr
      case 1'-
        assign \bus__adr \port__adr$6
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 32 \port__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 32 \port__dat_w$10
  process $group_4
    assign \bus__dat_w 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:61"
    switch \bus_pe_o
      case 1'0
        assign \bus__dat_w \port__dat_w
      case 1'-
        assign \bus__dat_w \port__dat_w$10
    end
  end
  process $group_5
    assign \bus__sel 4'0000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:62"
    switch \bus_pe_o
      case 1'0
        assign \bus__sel \port__sel
      case 1'-
        assign \bus__sel \port__sel$7
    end
  end
  process $group_6
    assign \bus__cyc 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:63"
    switch \bus_pe_o
      case 1'0
        assign \bus__cyc \port__cyc
      case 1'-
        assign \bus__cyc \port__cyc$1
    end
  end
  process $group_7
    assign \bus__stb 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:64"
    switch \bus_pe_o
      case 1'0
        assign \bus__stb \port__stb
      case 1'-
        assign \bus__stb \port__stb$4
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \port__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \port__we$11
  process $group_8
    assign \bus__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:65"
    switch \bus_pe_o
      case 1'0
        assign \bus__we \port__we
      case 1'-
        assign \bus__we \port__we$11
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 3 \port__cti$12
  process $group_9
    assign \bus__cti 3'000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:66"
    switch \bus_pe_o
      case 1'0
        assign \bus__cti \port__cti
      case 1'-
        assign \bus__cti \port__cti$12
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 2 \port__bte$13
  process $group_10
    assign \bus__bte 2'00
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:67"
    switch \bus_pe_o
      case 1'0
        assign \bus__bte \port__bte
      case 1'-
        assign \bus__bte \port__bte$13
    end
  end
  process $group_11
    assign \port__ack 1'0
    assign \port__ack$2 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:68"
    switch \bus_pe_o
      case 1'0
        assign \port__ack \bus__ack
      case 1'-
        assign \port__ack$2 \bus__ack
    end
  end
  process $group_13
    assign \port__err 1'0
    assign \port__err$3 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:69"
    switch \bus_pe_o
      case 1'0
        assign \port__err \bus__err
      case 1'-
        assign \port__err$3 \bus__err
    end
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \bus_pe_i$next
    connect \Q \bus_pe_i
  end
  connect \port__dat_w 32'00000000000000000000000000000000
  connect \port__dat_w$10 32'00000000000000000000000000000000
  connect \port__we 1'0
  connect \port__we$11 1'0
  connect \port__cti$12 3'000
  connect \port__bte$13 2'00
end
attribute \generator "Amaranth"
module \top.cpu.fetch
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:68"
  wire width 32 input 0 \a_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:69"
  wire width 1 input 1 \a_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:70"
  wire width 1 input 2 \a_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:71"
  wire width 1 input 3 \f_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:72"
  wire width 1 input 4 \f_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 30 output 5 \ibus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 32 output 6 \ibus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 32 input 7 \ibus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 4 output 8 \ibus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 1 output 9 \ibus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 1 output 10 \ibus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 1 input 11 \ibus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 1 output 12 \ibus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 3 output 13 \ibus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 2 output 14 \ibus__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 1 input 15 \ibus__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:137"
  wire width 32 input 16 \f_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:138"
  wire width 1 input 17 \a_flush
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:76"
  wire width 32 output 18 \f_instruction
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:77"
  wire width 1 output 19 \f_fetch_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:77"
  wire width 1 \f_fetch_error$next
  attribute \init 30'000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:78"
  wire width 30 output 20 \f_badaddr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:78"
  wire width 30 \f_badaddr$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 21 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 22 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:74"
  wire width 1 output 23 \a_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:75"
  wire width 1 output 24 \f_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:51"
  wire width 5 \icache_s1_addr__line
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:52"
  wire width 1 \icache_s1_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:53"
  wire width 1 \icache_s1_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:54"
  wire width 2 \icache_s2_addr__offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:54"
  wire width 5 \icache_s2_addr__line
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:54"
  wire width 4 \icache_s2_addr__tag
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:55"
  wire width 1 \icache_s2_re
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:57"
  wire width 1 \icache_s2_evict
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:56"
  wire width 1 \icache_s2_flush
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:58"
  wire width 1 \icache_s2_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:66"
  wire width 1 \icache_bus_re
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:67"
  wire width 2 \icache_bus_addr__offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:67"
  wire width 5 \icache_bus_addr__line
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:67"
  wire width 4 \icache_bus_addr__tag
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:68"
  wire width 1 \icache_bus_last
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:59"
  wire width 1 \icache_bus_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:60"
  wire width 1 \icache_bus_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:61"
  wire width 32 \icache_bus_rdata
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:64"
  wire width 1 \icache_s2_flush_ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:63"
  wire width 1 \icache_s2_miss
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:65"
  wire width 32 \icache_s2_rdata
  cell \top.cpu.fetch.icache \icache
    connect \rst \rst
    connect \clk \clk
    connect \s1_addr__line \icache_s1_addr__line
    connect \s1_stall \icache_s1_stall
    connect \s1_valid \icache_s1_valid
    connect \s2_addr__offset \icache_s2_addr__offset
    connect \s2_addr__line \icache_s2_addr__line
    connect \s2_addr__tag \icache_s2_addr__tag
    connect \s2_re \icache_s2_re
    connect \s2_evict \icache_s2_evict
    connect \s2_flush \icache_s2_flush
    connect \s2_valid \icache_s2_valid
    connect \bus_re \icache_bus_re
    connect \bus_addr__offset \icache_bus_addr__offset
    connect \bus_addr__line \icache_bus_addr__line
    connect \bus_addr__tag \icache_bus_addr__tag
    connect \bus_last \icache_bus_last
    connect \bus_valid \icache_bus_valid
    connect \bus_error \icache_bus_error
    connect \bus_rdata \icache_bus_rdata
    connect \s2_flush_ack \icache_s2_flush_ack
    connect \s2_miss \icache_s2_miss
    connect \s2_rdata \icache_s2_rdata
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 30 \ibus_arbiter_bus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 32 \ibus_arbiter_bus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 32 \ibus_arbiter_bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 4 \ibus_arbiter_bus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 1 \ibus_arbiter_bus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 1 \ibus_arbiter_bus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 1 \ibus_arbiter_bus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 1 \ibus_arbiter_bus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 3 \ibus_arbiter_bus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 2 \ibus_arbiter_bus__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:33"
  wire width 1 \ibus_arbiter_bus__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \ibus_arbiter_port__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \ibus_arbiter_port__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 30 \ibus_arbiter_port__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 4 \ibus_arbiter_port__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 3 \ibus_arbiter_port__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 2 \ibus_arbiter_port__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \ibus_arbiter_port__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \ibus_arbiter_port__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 32 \ibus_arbiter_port__dat_r
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \ibus_arbiter_port__cyc$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \ibus_arbiter_port__cyc$1$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \ibus_arbiter_port__ack$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \ibus_arbiter_port__err$3
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \ibus_arbiter_port__stb$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 1 \ibus_arbiter_port__stb$4$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 32 \ibus_arbiter_port__dat_r$5
  attribute \init 30'000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 30 \ibus_arbiter_port__adr$6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 30 \ibus_arbiter_port__adr$6$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/wishbone.py:42"
  wire width 4 \ibus_arbiter_port__sel$7
  cell \top.cpu.fetch.ibus_arbiter \ibus_arbiter
    connect \rst \rst
    connect \clk \clk
    connect \bus__adr \ibus_arbiter_bus__adr
    connect \bus__dat_w \ibus_arbiter_bus__dat_w
    connect \bus__dat_r \ibus_arbiter_bus__dat_r
    connect \bus__sel \ibus_arbiter_bus__sel
    connect \bus__cyc \ibus_arbiter_bus__cyc
    connect \bus__stb \ibus_arbiter_bus__stb
    connect \bus__ack \ibus_arbiter_bus__ack
    connect \bus__we \ibus_arbiter_bus__we
    connect \bus__cti \ibus_arbiter_bus__cti
    connect \bus__bte \ibus_arbiter_bus__bte
    connect \bus__err \ibus_arbiter_bus__err
    connect \port__cyc \ibus_arbiter_port__cyc
    connect \port__stb \ibus_arbiter_port__stb
    connect \port__adr \ibus_arbiter_port__adr
    connect \port__sel \ibus_arbiter_port__sel
    connect \port__cti \ibus_arbiter_port__cti
    connect \port__bte \ibus_arbiter_port__bte
    connect \port__ack \ibus_arbiter_port__ack
    connect \port__err \ibus_arbiter_port__err
    connect \port__dat_r \ibus_arbiter_port__dat_r
    connect \port__cyc$1 \ibus_arbiter_port__cyc$1
    connect \port__ack$2 \ibus_arbiter_port__ack$2
    connect \port__err$3 \ibus_arbiter_port__err$3
    connect \port__stb$4 \ibus_arbiter_port__stb$4
    connect \port__dat_r$5 \ibus_arbiter_port__dat_r$5
    connect \port__adr$6 \ibus_arbiter_port__adr$6
    connect \port__sel$7 \ibus_arbiter_port__sel$7
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:145"
  wire width 1 \a_icache_select
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/ast.py:526"
  wire width 30 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/ast.py:526"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 30
    connect \A \a_pc [31:2]
    connect \B 30'111111111111111111110000000000
    connect \Y $8
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/ast.py:526"
  wire width 1 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/ast.py:526"
  cell $eq $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $8
    connect \B 1'0
    connect \Y $10
  end
  process $group_0
    assign \a_icache_select 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:167"
    switch { $10 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:167"
      case 1'1
        assign \a_icache_select 1'1
    end
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:170"
  wire width 1 \f_icache_select
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:170"
  wire width 1 \f_icache_select$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:173"
  wire width 1 $12
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:173"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $12
  end
  process $group_1
    assign \f_icache_select$next \f_icache_select
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:173"
    switch { $12 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:173"
      case 1'1
        assign \f_icache_select$next \a_icache_select
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \f_icache_select$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:171"
  wire width 1 \f_flush
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:171"
  wire width 1 \f_flush$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:173"
  wire width 1 $14
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:173"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $14
  end
  process $group_2
    assign \f_flush$next \f_flush
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:173"
    switch { $14 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:173"
      case 1'1
        assign \f_flush$next \a_flush
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \f_flush$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:51"
  wire width 2 \s1_addr__offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/cache.py:51"
  wire width 4 \s1_addr__tag
  process $group_3
    assign \s1_addr__offset 2'00
    assign \icache_s1_addr__line 5'00000
    assign \s1_addr__tag 4'0000
    assign { \s1_addr__tag \icache_s1_addr__line \s1_addr__offset } \a_pc [31:2] [10:0]
  end
  process $group_6
    assign \icache_s1_stall 1'0
    assign \icache_s1_stall \a_stall
  end
  process $group_7
    assign \icache_s1_valid 1'0
    assign \icache_s1_valid \a_valid
  end
  process $group_8
    assign \icache_s2_addr__offset 2'00
    assign \icache_s2_addr__line 5'00000
    assign \icache_s2_addr__tag 4'0000
    assign { \icache_s2_addr__tag \icache_s2_addr__line \icache_s2_addr__offset } \f_pc [31:2] [10:0]
  end
  process $group_11
    assign \icache_s2_re 1'0
    assign \icache_s2_re \f_icache_select
  end
  process $group_12
    assign \icache_s2_evict 1'0
    assign \icache_s2_evict 1'0
  end
  process $group_13
    assign \icache_s2_flush 1'0
    assign \icache_s2_flush \f_flush
  end
  process $group_14
    assign \icache_s2_valid 1'0
    assign \icache_s2_valid \f_valid
  end
  process $group_15
    assign \ibus__adr 30'000000000000000000000000000000
    assign \ibus__adr \ibus_arbiter_bus__adr
  end
  process $group_16
    assign \ibus__dat_w 32'00000000000000000000000000000000
    assign \ibus__dat_w \ibus_arbiter_bus__dat_w
  end
  process $group_17
    assign \ibus_arbiter_bus__dat_r 32'00000000000000000000000000000000
    assign \ibus_arbiter_bus__dat_r \ibus__dat_r
  end
  process $group_18
    assign \ibus__sel 4'0000
    assign \ibus__sel \ibus_arbiter_bus__sel
  end
  process $group_19
    assign \ibus__cyc 1'0
    assign \ibus__cyc \ibus_arbiter_bus__cyc
  end
  process $group_20
    assign \ibus__stb 1'0
    assign \ibus__stb \ibus_arbiter_bus__stb
  end
  process $group_21
    assign \ibus_arbiter_bus__ack 1'0
    assign \ibus_arbiter_bus__ack \ibus__ack
  end
  process $group_22
    assign \ibus__we 1'0
    assign \ibus__we \ibus_arbiter_bus__we
  end
  process $group_23
    assign \ibus__cti 3'000
    assign \ibus__cti \ibus_arbiter_bus__cti
  end
  process $group_24
    assign \ibus__bte 2'00
    assign \ibus__bte \ibus_arbiter_bus__bte
  end
  process $group_25
    assign \ibus_arbiter_bus__err 1'0
    assign \ibus_arbiter_bus__err \ibus__err
  end
  process $group_26
    assign \ibus_arbiter_port__cyc 1'0
    assign \ibus_arbiter_port__cyc \icache_bus_re
  end
  process $group_27
    assign \ibus_arbiter_port__stb 1'0
    assign \ibus_arbiter_port__stb \icache_bus_re
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/_rec.py:183"
  wire width 30 $16
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/_rec.py:183"
  cell $pos $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 30
    connect \A { \icache_bus_addr__tag \icache_bus_addr__line \icache_bus_addr__offset }
    connect \Y $16
  end
  process $group_28
    assign \ibus_arbiter_port__adr 30'000000000000000000000000000000
    assign \ibus_arbiter_port__adr $16
  end
  process $group_29
    assign \ibus_arbiter_port__sel 4'0000
    assign \ibus_arbiter_port__sel 4'1111
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:199"
  wire width 3 $18
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:199"
  cell $mux $19
    parameter \WIDTH 3
    connect \A 3'010
    connect \B 3'111
    connect \S \icache_bus_last
    connect \Y $18
  end
  process $group_30
    assign \ibus_arbiter_port__cti 3'000
    assign \ibus_arbiter_port__cti $18
  end
  process $group_31
    assign \ibus_arbiter_port__bte 2'00
    assign \ibus_arbiter_port__bte 2'01
  end
  process $group_32
    assign \icache_bus_valid 1'0
    assign \icache_bus_valid \ibus_arbiter_port__ack
  end
  process $group_33
    assign \icache_bus_error 1'0
    assign \icache_bus_error \ibus_arbiter_port__err
  end
  process $group_34
    assign \icache_bus_rdata 32'00000000000000000000000000000000
    assign \icache_bus_rdata \ibus_arbiter_port__dat_r
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $20
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_icache_select
    connect \Y $20
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $22
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $and $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $20
    connect \B \a_valid
    connect \Y $22
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $24
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $24
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $22
    connect \B $24
    connect \Y $26
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  wire width 1 $28
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  cell $or $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ibus_arbiter_port__ack$2
    connect \B \ibus_arbiter_port__err$3
    connect \Y $28
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  wire width 1 $30
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_valid
    connect \Y $30
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  wire width 1 $32
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  cell $or $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $28
    connect \B $30
    connect \Y $32
  end
  process $group_35
    assign \ibus_arbiter_port__cyc$1$next \ibus_arbiter_port__cyc$1
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:208"
    switch { $26 \ibus_arbiter_port__cyc$1 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:208"
      case 2'-1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
        switch { $32 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
          case 1'1
            assign \ibus_arbiter_port__cyc$1$next 1'0
        end
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
      case 2'1-
        assign \ibus_arbiter_port__cyc$1$next 1'1
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \ibus_arbiter_port__cyc$1$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $34
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_icache_select
    connect \Y $34
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $36
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $and $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $34
    connect \B \a_valid
    connect \Y $36
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $38
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $not $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $38
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $40
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $and $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $36
    connect \B $38
    connect \Y $40
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  wire width 1 $42
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  cell $or $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ibus_arbiter_port__ack$2
    connect \B \ibus_arbiter_port__err$3
    connect \Y $42
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  wire width 1 $44
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  cell $not $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_valid
    connect \Y $44
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  wire width 1 $46
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  cell $or $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $42
    connect \B $44
    connect \Y $46
  end
  process $group_36
    assign \ibus_arbiter_port__stb$4$next \ibus_arbiter_port__stb$4
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:208"
    switch { $40 \ibus_arbiter_port__cyc$1 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:208"
      case 2'-1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
        switch { $46 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
          case 1'1
            assign \ibus_arbiter_port__stb$4$next 1'0
        end
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
      case 2'1-
        assign \ibus_arbiter_port__stb$4$next 1'1
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \ibus_arbiter_port__stb$4$next 1'0
    end
  end
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:207"
  wire width 32 \bare_rdata
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:207"
  wire width 32 \bare_rdata$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $48
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $not $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_icache_select
    connect \Y $48
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $50
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $and $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $48
    connect \B \a_valid
    connect \Y $50
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $52
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $not $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $52
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $54
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $and $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $50
    connect \B $52
    connect \Y $54
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  wire width 1 $56
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  cell $or $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ibus_arbiter_port__ack$2
    connect \B \ibus_arbiter_port__err$3
    connect \Y $56
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  wire width 1 $58
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  cell $not $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_valid
    connect \Y $58
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  wire width 1 $60
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
  cell $or $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $56
    connect \B $58
    connect \Y $60
  end
  process $group_37
    assign \bare_rdata$next \bare_rdata
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:208"
    switch { $54 \ibus_arbiter_port__cyc$1 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:208"
      case 2'-1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
        switch { $60 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:209"
          case 1'1
            assign \bare_rdata$next \ibus_arbiter_port__dat_r$5
        end
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
      case 2'1-
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \bare_rdata$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $62
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $not $63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_icache_select
    connect \Y $62
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $64
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $and $65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $62
    connect \B \a_valid
    connect \Y $64
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $66
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $not $67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $66
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  wire width 1 $68
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
  cell $and $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $64
    connect \B $66
    connect \Y $68
  end
  process $group_38
    assign \ibus_arbiter_port__adr$6$next \ibus_arbiter_port__adr$6
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:208"
    switch { $68 \ibus_arbiter_port__cyc$1 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:208"
      case 2'-1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:215"
      case 2'1-
        assign \ibus_arbiter_port__adr$6$next \a_pc [31:2]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \ibus_arbiter_port__adr$6$next 30'000000000000000000000000000000
    end
  end
  process $group_39
    assign \ibus_arbiter_port__sel$7 4'0000
    assign \ibus_arbiter_port__sel$7 4'1111
  end
  process $group_40
    assign \a_busy 1'0
    assign \a_busy \ibus_arbiter_port__cyc$1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:225"
  wire width 1 $70
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:225"
  cell $and $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ibus__cyc
    connect \B \ibus__err
    connect \Y $70
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:230"
  wire width 1 $72
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:230"
  cell $not $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall
    connect \Y $72
  end
  process $group_41
    assign \f_fetch_error$next \f_fetch_error
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:225"
    switch { $72 $70 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:225"
      case 2'-1
        assign \f_fetch_error$next 1'1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:230"
      case 2'1-
        assign \f_fetch_error$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \f_fetch_error$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:225"
  wire width 1 $74
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:225"
  cell $and $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ibus__cyc
    connect \B \ibus__err
    connect \Y $74
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:230"
  wire width 1 $76
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:230"
  cell $not $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall
    connect \Y $76
  end
  process $group_42
    assign \f_badaddr$next \f_badaddr
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:225"
    switch { $76 $74 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:225"
      case 2'-1
        assign \f_badaddr$next \ibus__adr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:230"
      case 2'1-
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \f_badaddr$next 30'000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:234"
  wire width 1 $78
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:234"
  cell $not $79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \icache_s2_flush_ack
    connect \Y $78
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:234"
  wire width 1 $80
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:234"
  cell $and $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_icache_select
    connect \B $78
    connect \Y $80
  end
  process $group_43
    assign \f_busy 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:233"
    switch { \f_icache_select \f_fetch_error \f_flush }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:233"
      case 3'--1
        assign \f_busy $80
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:235"
      case 3'-1-
        assign \f_busy 1'0
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:237"
      case 3'1--
        assign \f_busy \icache_s2_miss
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:239"
      case
        assign \f_busy \ibus_arbiter_port__cyc$1
    end
  end
  process $group_44
    assign \f_instruction 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:242"
    switch { \f_icache_select \f_fetch_error }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:242"
      case 2'-1
        assign \f_instruction 32'00000000000000000000000000010011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:244"
      case 2'1-
        assign \f_instruction \icache_s2_rdata
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:246"
      case
        assign \f_instruction \bare_rdata
    end
  end
  cell $dff $82
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \f_icache_select$next
    connect \Q \f_icache_select
  end
  cell $dff $83
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \f_flush$next
    connect \Q \f_flush
  end
  cell $dff $84
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ibus_arbiter_port__cyc$1$next
    connect \Q \ibus_arbiter_port__cyc$1
  end
  cell $dff $85
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ibus_arbiter_port__stb$4$next
    connect \Q \ibus_arbiter_port__stb$4
  end
  cell $dff $86
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \bare_rdata$next
    connect \Q \bare_rdata
  end
  cell $dff $87
    parameter \CLK_POLARITY 1
    parameter \WIDTH 30
    connect \CLK \clk
    connect \D \ibus_arbiter_port__adr$6$next
    connect \Q \ibus_arbiter_port__adr$6
  end
  cell $dff $88
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \f_fetch_error$next
    connect \Q \f_fetch_error
  end
  cell $dff $89
    parameter \CLK_POLARITY 1
    parameter \WIDTH 30
    connect \CLK \clk
    connect \D \f_badaddr$next
    connect \Q \f_badaddr
  end
end
attribute \generator "Amaranth"
module \top.cpu.loadstore
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:92"
  wire width 1 output 0 \m_load_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:92"
  wire width 1 \m_load_error$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:93"
  wire width 1 output 1 \m_store_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:93"
  wire width 1 \m_store_error$next
  attribute \init 30'000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:94"
  wire width 30 output 2 \m_badaddr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:94"
  wire width 30 \m_badaddr$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:79"
  wire width 32 input 3 \x_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:80"
  wire width 4 input 4 \x_mask
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:81"
  wire width 1 input 5 \x_load
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:82"
  wire width 1 input 6 \x_store
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:83"
  wire width 32 input 7 \x_store_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:84"
  wire width 1 input 8 \x_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:85"
  wire width 1 input 9 \x_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:86"
  wire width 1 input 10 \m_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:87"
  wire width 1 input 11 \m_valid
  attribute \init 30'000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 30 output 12 \dbus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 30 \dbus__adr$next
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 32 output 13 \dbus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 32 \dbus__dat_w$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 32 input 14 \dbus__dat_r
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 4 output 15 \dbus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 4 \dbus__sel$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 output 16 \dbus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 \dbus__cyc$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 output 17 \dbus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 \dbus__stb$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 input 18 \dbus__ack
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 output 19 \dbus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 \dbus__we$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 input 20 \dbus__err
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:91"
  wire width 32 output 21 \m_load_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:91"
  wire width 32 \m_load_data$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 22 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 23 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:89"
  wire width 1 output 24 \x_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:90"
  wire width 1 output 25 \m_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $or $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_load
    connect \B \x_store
    connect \Y $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1
    connect \B \x_valid
    connect \Y $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3
    connect \B $5
    connect \Y $7
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  wire width 1 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  cell $or $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dbus__ack
    connect \B \dbus__err
    connect \Y $9
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  wire width 1 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_valid
    connect \Y $11
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  cell $or $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $9
    connect \B $11
    connect \Y $13
  end
  process $group_0
    assign \dbus__cyc$next \dbus__cyc
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
    switch { $7 \dbus__cyc }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
      case 2'-1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
        switch { $13 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
          case 1'1
            assign \dbus__cyc$next 1'0
        end
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
      case 2'1-
        assign \dbus__cyc$next 1'1
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \dbus__cyc$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $or $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_load
    connect \B \x_store
    connect \Y $15
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $15
    connect \B \x_valid
    connect \Y $17
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $not $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $19
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $21
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $17
    connect \B $19
    connect \Y $21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  wire width 1 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  cell $or $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dbus__ack
    connect \B \dbus__err
    connect \Y $23
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  wire width 1 $25
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  cell $not $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_valid
    connect \Y $25
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  wire width 1 $27
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  cell $or $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $23
    connect \B $25
    connect \Y $27
  end
  process $group_1
    assign \dbus__stb$next \dbus__stb
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
    switch { $21 \dbus__cyc }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
      case 2'-1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
        switch { $27 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
          case 1'1
            assign \dbus__stb$next 1'0
        end
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
      case 2'1-
        assign \dbus__stb$next 1'1
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \dbus__stb$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $or $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_load
    connect \B \x_store
    connect \Y $29
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \B \x_valid
    connect \Y $31
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $33
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $not $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $33
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $35
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $31
    connect \B $33
    connect \Y $35
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  wire width 1 $37
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  cell $or $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dbus__ack
    connect \B \dbus__err
    connect \Y $37
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  wire width 1 $39
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  cell $not $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_valid
    connect \Y $39
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  wire width 1 $41
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
  cell $or $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B $39
    connect \Y $41
  end
  process $group_2
    assign \m_load_data$next \m_load_data
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
    switch { $35 \dbus__cyc }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
      case 2'-1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
        switch { $41 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:102"
          case 1'1
            assign \m_load_data$next \dbus__dat_r
        end
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
      case 2'1-
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \m_load_data$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $43
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $or $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_load
    connect \B \x_store
    connect \Y $43
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $45
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $43
    connect \B \x_valid
    connect \Y $45
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $47
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $not $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $47
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $49
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $45
    connect \B $47
    connect \Y $49
  end
  process $group_3
    assign \dbus__adr$next \dbus__adr
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
    switch { $49 \dbus__cyc }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
      case 2'-1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
      case 2'1-
        assign \dbus__adr$next \x_addr [31:2]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \dbus__adr$next 30'000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $51
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $or $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_load
    connect \B \x_store
    connect \Y $51
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $53
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $51
    connect \B \x_valid
    connect \Y $53
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $55
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $not $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $55
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $57
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $53
    connect \B $55
    connect \Y $57
  end
  process $group_4
    assign \dbus__sel$next \dbus__sel
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
    switch { $57 \dbus__cyc }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
      case 2'-1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
      case 2'1-
        assign \dbus__sel$next \x_mask
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \dbus__sel$next 4'0000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $59
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $or $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_load
    connect \B \x_store
    connect \Y $59
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $61
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $59
    connect \B \x_valid
    connect \Y $61
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $63
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $not $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $63
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $65
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $61
    connect \B $63
    connect \Y $65
  end
  process $group_5
    assign \dbus__we$next \dbus__we
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
    switch { $65 \dbus__cyc }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
      case 2'-1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
      case 2'1-
        assign \dbus__we$next \x_store
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \dbus__we$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $67
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $or $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_load
    connect \B \x_store
    connect \Y $67
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $69
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $67
    connect \B \x_valid
    connect \Y $69
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $71
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $not $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $71
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  wire width 1 $73
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
  cell $and $74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $69
    connect \B $71
    connect \Y $73
  end
  process $group_6
    assign \dbus__dat_w$next \dbus__dat_w
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
    switch { $73 \dbus__cyc }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:101"
      case 2'-1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:108"
      case 2'1-
        assign \dbus__dat_w$next \x_store_data
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \dbus__dat_w$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
  wire width 1 $75
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
  cell $and $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dbus__cyc
    connect \B \dbus__err
    connect \Y $75
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:124"
  wire width 1 $77
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:124"
  cell $not $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall
    connect \Y $77
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:120"
  wire width 1 $79
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:120"
  cell $not $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dbus__we
    connect \Y $79
  end
  process $group_7
    assign \m_load_error$next \m_load_error
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
    switch { $77 $75 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
      case 2'-1
        assign \m_load_error$next $79
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:124"
      case 2'1-
        assign \m_load_error$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \m_load_error$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
  wire width 1 $81
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
  cell $and $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dbus__cyc
    connect \B \dbus__err
    connect \Y $81
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:124"
  wire width 1 $83
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:124"
  cell $not $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall
    connect \Y $83
  end
  process $group_8
    assign \m_store_error$next \m_store_error
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
    switch { $83 $81 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
      case 2'-1
        assign \m_store_error$next \dbus__we
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:124"
      case 2'1-
        assign \m_store_error$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \m_store_error$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
  wire width 1 $85
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
  cell $and $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dbus__cyc
    connect \B \dbus__err
    connect \Y $85
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:124"
  wire width 1 $87
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:124"
  cell $not $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall
    connect \Y $87
  end
  process $group_9
    assign \m_badaddr$next \m_badaddr
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
    switch { $87 $85 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:118"
      case 2'-1
        assign \m_badaddr$next \dbus__adr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:124"
      case 2'1-
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \m_badaddr$next 30'000000000000000000000000000000
    end
  end
  process $group_10
    assign \x_busy 1'0
    assign \x_busy \dbus__cyc
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:132"
  wire width 1 $89
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:132"
  cell $or $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_load_error
    connect \B \m_store_error
    connect \Y $89
  end
  process $group_11
    assign \m_busy 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:132"
    switch { $89 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:132"
      case 1'1
        assign \m_busy 1'0
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:134"
      case
        assign \m_busy \dbus__cyc
    end
  end
  cell $dff $91
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \dbus__cyc$next
    connect \Q \dbus__cyc
  end
  cell $dff $92
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \dbus__stb$next
    connect \Q \dbus__stb
  end
  cell $dff $93
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \m_load_data$next
    connect \Q \m_load_data
  end
  cell $dff $94
    parameter \CLK_POLARITY 1
    parameter \WIDTH 30
    connect \CLK \clk
    connect \D \dbus__adr$next
    connect \Q \dbus__adr
  end
  cell $dff $95
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \dbus__sel$next
    connect \Q \dbus__sel
  end
  cell $dff $96
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \dbus__we$next
    connect \Q \dbus__we
  end
  cell $dff $97
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \dbus__dat_w$next
    connect \Q \dbus__dat_w
  end
  cell $dff $98
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \m_load_error$next
    connect \Q \m_load_error
  end
  cell $dff $99
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \m_store_error$next
    connect \Q \m_store_error
  end
  cell $dff $100
    parameter \CLK_POLARITY 1
    parameter \WIDTH 30
    connect \CLK \clk
    connect \D \m_badaddr$next
    connect \Q \m_badaddr
  end
end
attribute \generator "Amaranth"
module \top.cpu.gprf.mem
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:12"
  wire width 5 input 0 \rp1__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:13"
  wire width 5 input 1 \rp2__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:14"
  wire width 1 input 2 \wp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:14"
  wire width 5 input 3 \wp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:14"
  wire width 32 input 4 \wp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:12"
  wire width 32 output 5 \rp1__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:13"
  wire width 32 output 6 \rp2__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 7 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 8 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 1 \_mem_r_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 1 \_mem_r_en$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 5 \_mem_r_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 5 \_mem_r_addr$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 32 \_mem_r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:33"
  wire width 32 \_mem_r_data$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:48"
  wire width 1 \_mem_w_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:48"
  wire width 5 \_mem_w_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:48"
  wire width 32 \_mem_w_data
  cell $mem_v2 \mem_rp1
    parameter \SIZE 32
    parameter \OFFSET 0
    parameter \ABITS 5
    parameter \WIDTH 32
    parameter \INIT 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_PORTS 2
    parameter \RD_CLK_ENABLE 2'11
    parameter \RD_CLK_POLARITY 2'11
    parameter \RD_TRANSPARENCY_MASK 2'00
    parameter \RD_COLLISION_X_MASK 2'00
    parameter \RD_WIDE_CONTINUATION 2'00
    parameter \RD_CE_OVER_SRST 2'00
    parameter \RD_ARST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WR_PORTS 1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \MEMID "\\mem_rp1$2"
    connect \RD_CLK { \clk \clk }
    connect \RD_EN { \_mem_r_en$1 \_mem_r_en }
    connect \RD_ARST 2'00
    connect \RD_SRST 2'00
    connect \RD_ADDR { \_mem_r_addr$2 \_mem_r_addr }
    connect \RD_DATA { \_mem_r_data$3 \_mem_r_data }
    connect \WR_CLK { \clk }
    connect \WR_EN { { { \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en \_mem_w_en } } }
    connect \WR_ADDR { \_mem_w_addr }
    connect \WR_DATA { \_mem_w_data }
  end
  process $group_0
    assign \_mem_r_addr 5'00000
    assign \_mem_r_addr \rp1__addr
  end
  process $group_1
    assign \_mem_r_en 1'1
    assign \_mem_r_en 1'1
  end
  process $group_2
    assign \_mem_r_addr$2 5'00000
    assign \_mem_r_addr$2 \rp2__addr
  end
  process $group_3
    assign \_mem_r_en$1 1'1
    assign \_mem_r_en$1 1'1
  end
  process $group_4
    assign \_mem_w_addr 5'00000
    assign \_mem_w_addr \wp__addr
  end
  process $group_5
    assign \_mem_w_en 1'0
    assign \_mem_w_en \wp__en
  end
  process $group_6
    assign \_mem_w_data 32'00000000000000000000000000000000
    assign \_mem_w_data \wp__data
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:79"
  wire width 1 \fwd_wp_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:79"
  wire width 1 \fwd_wp_en$next
  process $group_7
    assign \fwd_wp_en$next \fwd_wp_en
    assign \fwd_wp_en$next \wp__en
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \fwd_wp_en$next 1'0
    end
  end
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:80"
  wire width 32 \fwd_wp_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:80"
  wire width 32 \fwd_wp_data$next
  process $group_8
    assign \fwd_wp_data$next \fwd_wp_data
    assign \fwd_wp_data$next \wp__data
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \fwd_wp_data$next 32'00000000000000000000000000000000
    end
  end
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:78"
  wire width 2 \collision
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:78"
  wire width 2 \collision$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:88"
  wire width 1 $4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:88"
  cell $eq $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wp__addr
    connect \B \rp1__addr
    connect \Y $4
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:88"
  wire width 1 $6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:88"
  cell $eq $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wp__addr
    connect \B \rp2__addr
    connect \Y $6
  end
  process $group_9
    assign \collision$next \collision
    assign \collision$next [0] $4
    assign \collision$next [1] $6
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \collision$next 2'00
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  wire width 1 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \collision [0]
    connect \B \fwd_wp_en
    connect \Y $8
  end
  process $group_10
    assign \rp1__data 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
    switch { $8 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
      case 1'1
        assign \rp1__data \fwd_wp_data
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:97"
      case
        assign \rp1__data \_mem_r_data
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  wire width 1 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
  cell $and $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \collision [1]
    connect \B \fwd_wp_en
    connect \Y $10
  end
  process $group_11
    assign \rp2__data 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
    switch { $10 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:95"
      case 1'1
        assign \rp2__data \fwd_wp_data
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/mem.py:97"
      case
        assign \rp2__data \_mem_r_data$3
    end
  end
  cell $dff $12
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \fwd_wp_en$next
    connect \Q \fwd_wp_en
  end
  cell $dff $13
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \fwd_wp_data$next
    connect \Q \fwd_wp_data
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \collision$next
    connect \Q \collision
  end
end
attribute \generator "Amaranth"
module \top.cpu.gprf
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:12"
  wire width 5 input 0 \rp1__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:13"
  wire width 5 input 1 \rp2__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:14"
  wire width 1 input 2 \wp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:14"
  wire width 5 input 3 \wp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:14"
  wire width 32 input 4 \wp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:12"
  wire width 32 output 5 \rp1__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:13"
  wire width 32 output 6 \rp2__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 7 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 8 \clk
  cell \top.cpu.gprf.mem \mem
    connect \rp1__addr \rp1__addr
    connect \rp2__addr \rp2__addr
    connect \wp__en \wp__en
    connect \wp__addr \wp__addr
    connect \wp__data \wp__data
    connect \rp1__data \rp1__data
    connect \rp2__data \rp2__data
    connect \rst \rst
    connect \clk \clk
  end
end
attribute \generator "Amaranth"
module \top.cpu.csrf
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 30 input 0 \mtvec__r__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 30 input 1 \mepc__r__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:68"
  wire width 13 input 2 \rp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:68"
  wire width 1 input 3 \rp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:73"
  wire width 1 input 4 \wp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:73"
  wire width 13 input 5 \wp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:73"
  wire width 32 input 6 \wp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:68"
  wire width 32 output 7 \rp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 8 \mstatus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 9 \mstatus__r__uie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 10 \mstatus__r__sie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 11 \mstatus__r__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 12 \mstatus__r__mie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 13 \mstatus__r__upie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 14 \mstatus__r__spie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 15 \mstatus__r__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 16 \mstatus__r__mpie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 17 \mstatus__r__spp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 input 18 \mstatus__r__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 input 19 \mstatus__r__mpp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 input 20 \mstatus__r__fs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 input 21 \mstatus__r__xs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 22 \mstatus__r__mprv
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 23 \mstatus__r__sum
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 24 \mstatus__r__mxr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 25 \mstatus__r__tvm
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 26 \mstatus__r__tw
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 27 \mstatus__r__tsr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 8 input 28 \mstatus__r__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 input 29 \mstatus__r__sd
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 30 \mstatus__w__uie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 31 \mstatus__w__sie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 32 \mstatus__w__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 33 \mstatus__w__mie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 34 \mstatus__w__upie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 35 \mstatus__w__spie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 36 \mstatus__w__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 37 \mstatus__w__mpie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 38 \mstatus__w__spp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 output 39 \mstatus__w__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 output 40 \mstatus__w__mpp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 output 41 \mstatus__w__fs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 output 42 \mstatus__w__xs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 43 \mstatus__w__mprv
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 44 \mstatus__w__sum
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 45 \mstatus__w__mxr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 46 \mstatus__w__tvm
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 47 \mstatus__w__tw
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 48 \mstatus__w__tsr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 8 output 49 \mstatus__w__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 output 50 \mstatus__w__sd
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 1 output 51 \misa__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 26 input 52 \misa__r__extensions
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 4 input 53 \misa__r__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 2 input 54 \misa__r__mxl
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 26 output 55 \misa__w__extensions
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 4 output 56 \misa__w__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 2 output 57 \misa__w__mxl
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 58 \mie__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 59 \mie__r__usie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 60 \mie__r__ssie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 61 \mie__r__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 62 \mie__r__msie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 63 \mie__r__utie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 64 \mie__r__stie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 65 \mie__r__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 66 \mie__r__mtie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 67 \mie__r__ueie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 68 \mie__r__seie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 69 \mie__r__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 input 70 \mie__r__meie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 20 input 71 \mie__r__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 72 \mie__w__usie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 73 \mie__w__ssie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 74 \mie__w__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 75 \mie__w__msie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 76 \mie__w__utie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 77 \mie__w__stie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 78 \mie__w__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 79 \mie__w__mtie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 80 \mie__w__ueie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 81 \mie__w__seie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 82 \mie__w__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 output 83 \mie__w__meie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 20 output 84 \mie__w__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 1 output 85 \mtvec__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 2 input 86 \mtvec__r__mode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 2 output 87 \mtvec__w__mode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 30 output 88 \mtvec__w__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 1 output 89 \mscratch__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 32 input 90 \mscratch__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 32 output 91 \mscratch__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 1 output 92 \mepc__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 2 input 93 \mepc__r__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 2 output 94 \mepc__w__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 30 output 95 \mepc__w__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 output 96 \mcause__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 31 input 97 \mcause__r__ecode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 input 98 \mcause__r__interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 31 output 99 \mcause__w__ecode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 output 100 \mcause__w__interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 1 output 101 \mtval__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 32 input 102 \mtval__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 32 output 103 \mtval__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 104 \mip__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 105 \mip__r__usip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 106 \mip__r__ssip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 107 \mip__r__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 108 \mip__r__msip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 109 \mip__r__utip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 110 \mip__r__stip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 111 \mip__r__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 112 \mip__r__mtip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 113 \mip__r__ueip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 114 \mip__r__seip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 115 \mip__r__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 input 116 \mip__r__meip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 20 input 117 \mip__r__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 118 \mip__w__usip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 119 \mip__w__ssip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 120 \mip__w__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 121 \mip__w__msip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 122 \mip__w__utip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 123 \mip__w__stip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 124 \mip__w__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 125 \mip__w__mtip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 126 \mip__w__ueip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 127 \mip__w__seip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 128 \mip__w__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 output 129 \mip__w__meip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 20 output 130 \mip__w__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 1 output 131 \irq_mask__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 32 input 132 \irq_mask__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 32 output 133 \irq_mask__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 1 output 134 \irq_pending__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 32 input 135 \irq_pending__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 32 output 136 \irq_pending__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \mstatus__re
  process $group_0
    assign \mstatus__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
        assign \mstatus__re \rp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
    end
  end
  process $group_1
    assign \rp__data 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
        assign \rp__data { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
        assign \rp__data { \misa__r__mxl \misa__r__zero \misa__r__extensions }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
        assign \rp__data { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
        assign \rp__data { \mtvec__r__base \mtvec__r__mode }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
        assign \rp__data { \mscratch__r__value }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
        assign \rp__data { \mepc__r__base \mepc__r__zero }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
        assign \rp__data { \mcause__r__interrupt \mcause__r__ecode }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
        assign \rp__data { \mtval__r__value }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
        assign \rp__data { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
        assign \rp__data { \irq_mask__r__value }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
        assign \rp__data { \irq_pending__r__value }
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 1 \misa__re
  process $group_2
    assign \misa__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
        assign \misa__re \rp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \mie__re
  process $group_3
    assign \mie__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
        assign \mie__re \rp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 1 \mtvec__re
  process $group_4
    assign \mtvec__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
        assign \mtvec__re \rp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 1 \mscratch__re
  process $group_5
    assign \mscratch__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
        assign \mscratch__re \rp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 1 \mepc__re
  process $group_6
    assign \mepc__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
        assign \mepc__re \rp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 \mcause__re
  process $group_7
    assign \mcause__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
        assign \mcause__re \rp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 1 \mtval__re
  process $group_8
    assign \mtval__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
        assign \mtval__re \rp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \mip__re
  process $group_9
    assign \mip__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
        assign \mip__re \rp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 1 \irq_mask__re
  process $group_10
    assign \irq_mask__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
        assign \irq_mask__re \rp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 1 \irq_pending__re
  process $group_11
    assign \irq_pending__re 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:81"
    switch \rp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:83"
      case 13'0001101100000
        assign \irq_pending__re \rp__en
    end
  end
  process $group_12
    assign \mstatus__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
        assign \mstatus__we \wp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_13
    assign \mstatus__w__uie 1'0
    assign \mstatus__w__sie 1'0
    assign \mstatus__w__zero0 1'0
    assign \mstatus__w__mie 1'0
    assign \mstatus__w__upie 1'0
    assign \mstatus__w__spie 1'0
    assign \mstatus__w__zero1 1'0
    assign \mstatus__w__mpie 1'0
    assign \mstatus__w__spp 1'0
    assign \mstatus__w__zero2 2'00
    assign \mstatus__w__mpp 2'00
    assign \mstatus__w__fs 2'00
    assign \mstatus__w__xs 2'00
    assign \mstatus__w__mprv 1'0
    assign \mstatus__w__sum 1'0
    assign \mstatus__w__mxr 1'0
    assign \mstatus__w__tvm 1'0
    assign \mstatus__w__tw 1'0
    assign \mstatus__w__tsr 1'0
    assign \mstatus__w__zero3 8'00000000
    assign \mstatus__w__sd 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [0] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [0]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [1] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [1]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [2] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [2]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [3] \wp__data [3]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [4] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [4]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [5] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [5]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [6] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [6]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [7] \wp__data [7]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [8] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [8]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [9] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [9]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [10] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [10]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [11] \wp__data [11]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [12] \wp__data [12]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [13] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [13]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [14] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [14]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [15] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [15]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [16] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [16]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [17] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [17]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [18] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [18]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [19] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [19]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [20] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [20]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [21] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [21]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [22] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [22]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [23] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [23]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [24] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [24]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [25] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [25]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [26] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [26]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [27] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [27]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [28] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [28]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [29] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [29]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [30] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [30]
        assign { \mstatus__w__sd \mstatus__w__zero3 \mstatus__w__tsr \mstatus__w__tw \mstatus__w__tvm \mstatus__w__mxr \mstatus__w__sum \mstatus__w__mprv \mstatus__w__xs \mstatus__w__fs \mstatus__w__mpp \mstatus__w__zero2 \mstatus__w__spp \mstatus__w__mpie \mstatus__w__zero1 \mstatus__w__spie \mstatus__w__upie \mstatus__w__mie \mstatus__w__zero0 \mstatus__w__sie \mstatus__w__uie } [31] { \mstatus__r__sd \mstatus__r__zero3 \mstatus__r__tsr \mstatus__r__tw \mstatus__r__tvm \mstatus__r__mxr \mstatus__r__sum \mstatus__r__mprv \mstatus__r__xs \mstatus__r__fs \mstatus__r__mpp \mstatus__r__zero2 \mstatus__r__spp \mstatus__r__mpie \mstatus__r__zero1 \mstatus__r__spie \mstatus__r__upie \mstatus__r__mie \mstatus__r__zero0 \mstatus__r__sie \mstatus__r__uie } [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_34
    assign \misa__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
        assign \misa__we \wp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_35
    assign \misa__w__extensions 26'00000000000000000000000000
    assign \misa__w__zero 4'0000
    assign \misa__w__mxl 2'00
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [0] \wp__data [0]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [1] \wp__data [1]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [2] \wp__data [2]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [3] \wp__data [3]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [4] \wp__data [4]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [5] \wp__data [5]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [6] \wp__data [6]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [7] \wp__data [7]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [8] \wp__data [8]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [9] \wp__data [9]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [10] \wp__data [10]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [11] \wp__data [11]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [12] \wp__data [12]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [13] \wp__data [13]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [14] \wp__data [14]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [15] \wp__data [15]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [16] \wp__data [16]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [17] \wp__data [17]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [18] \wp__data [18]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [19] \wp__data [19]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [20] \wp__data [20]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [21] \wp__data [21]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [22] \wp__data [22]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [23] \wp__data [23]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [24] \wp__data [24]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [25] \wp__data [25]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [26] { \misa__r__mxl \misa__r__zero \misa__r__extensions } [26]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [27] { \misa__r__mxl \misa__r__zero \misa__r__extensions } [27]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [28] { \misa__r__mxl \misa__r__zero \misa__r__extensions } [28]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [29] { \misa__r__mxl \misa__r__zero \misa__r__extensions } [29]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [30] \wp__data [30]
        assign { \misa__w__mxl \misa__w__zero \misa__w__extensions } [31] \wp__data [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_38
    assign \mie__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
        assign \mie__we \wp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_39
    assign \mie__w__usie 1'0
    assign \mie__w__ssie 1'0
    assign \mie__w__zero0 1'0
    assign \mie__w__msie 1'0
    assign \mie__w__utie 1'0
    assign \mie__w__stie 1'0
    assign \mie__w__zero1 1'0
    assign \mie__w__mtie 1'0
    assign \mie__w__ueie 1'0
    assign \mie__w__seie 1'0
    assign \mie__w__zero2 1'0
    assign \mie__w__meie 1'0
    assign \mie__w__zero3 20'00000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [0] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [0]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [1] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [1]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [2] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [2]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [3] \wp__data [3]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [4] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [4]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [5] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [5]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [6] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [6]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [7] \wp__data [7]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [8] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [8]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [9] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [9]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [10] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [10]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [11] \wp__data [11]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [12] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [12]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [13] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [13]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [14] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [14]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [15] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [15]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [16] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [16]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [17] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [17]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [18] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [18]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [19] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [19]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [20] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [20]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [21] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [21]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [22] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [22]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [23] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [23]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [24] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [24]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [25] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [25]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [26] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [26]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [27] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [27]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [28] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [28]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [29] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [29]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [30] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [30]
        assign { \mie__w__zero3 \mie__w__meie \mie__w__zero2 \mie__w__seie \mie__w__ueie \mie__w__mtie \mie__w__zero1 \mie__w__stie \mie__w__utie \mie__w__msie \mie__w__zero0 \mie__w__ssie \mie__w__usie } [31] { \mie__r__zero3 \mie__r__meie \mie__r__zero2 \mie__r__seie \mie__r__ueie \mie__r__mtie \mie__r__zero1 \mie__r__stie \mie__r__utie \mie__r__msie \mie__r__zero0 \mie__r__ssie \mie__r__usie } [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_52
    assign \mtvec__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
        assign \mtvec__we \wp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_53
    assign \mtvec__w__mode 2'00
    assign \mtvec__w__base 30'000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
        assign { \mtvec__w__base \mtvec__w__mode } [0] \wp__data [0]
        assign { \mtvec__w__base \mtvec__w__mode } [1] \wp__data [1]
        assign { \mtvec__w__base \mtvec__w__mode } [2] \wp__data [2]
        assign { \mtvec__w__base \mtvec__w__mode } [3] \wp__data [3]
        assign { \mtvec__w__base \mtvec__w__mode } [4] \wp__data [4]
        assign { \mtvec__w__base \mtvec__w__mode } [5] \wp__data [5]
        assign { \mtvec__w__base \mtvec__w__mode } [6] \wp__data [6]
        assign { \mtvec__w__base \mtvec__w__mode } [7] \wp__data [7]
        assign { \mtvec__w__base \mtvec__w__mode } [8] \wp__data [8]
        assign { \mtvec__w__base \mtvec__w__mode } [9] \wp__data [9]
        assign { \mtvec__w__base \mtvec__w__mode } [10] \wp__data [10]
        assign { \mtvec__w__base \mtvec__w__mode } [11] \wp__data [11]
        assign { \mtvec__w__base \mtvec__w__mode } [12] \wp__data [12]
        assign { \mtvec__w__base \mtvec__w__mode } [13] \wp__data [13]
        assign { \mtvec__w__base \mtvec__w__mode } [14] \wp__data [14]
        assign { \mtvec__w__base \mtvec__w__mode } [15] \wp__data [15]
        assign { \mtvec__w__base \mtvec__w__mode } [16] \wp__data [16]
        assign { \mtvec__w__base \mtvec__w__mode } [17] \wp__data [17]
        assign { \mtvec__w__base \mtvec__w__mode } [18] \wp__data [18]
        assign { \mtvec__w__base \mtvec__w__mode } [19] \wp__data [19]
        assign { \mtvec__w__base \mtvec__w__mode } [20] \wp__data [20]
        assign { \mtvec__w__base \mtvec__w__mode } [21] \wp__data [21]
        assign { \mtvec__w__base \mtvec__w__mode } [22] \wp__data [22]
        assign { \mtvec__w__base \mtvec__w__mode } [23] \wp__data [23]
        assign { \mtvec__w__base \mtvec__w__mode } [24] \wp__data [24]
        assign { \mtvec__w__base \mtvec__w__mode } [25] \wp__data [25]
        assign { \mtvec__w__base \mtvec__w__mode } [26] \wp__data [26]
        assign { \mtvec__w__base \mtvec__w__mode } [27] \wp__data [27]
        assign { \mtvec__w__base \mtvec__w__mode } [28] \wp__data [28]
        assign { \mtvec__w__base \mtvec__w__mode } [29] \wp__data [29]
        assign { \mtvec__w__base \mtvec__w__mode } [30] \wp__data [30]
        assign { \mtvec__w__base \mtvec__w__mode } [31] \wp__data [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_55
    assign \mscratch__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
        assign \mscratch__we \wp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_56
    assign \mscratch__w__value 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
        assign { \mscratch__w__value } [0] \wp__data [0]
        assign { \mscratch__w__value } [1] \wp__data [1]
        assign { \mscratch__w__value } [2] \wp__data [2]
        assign { \mscratch__w__value } [3] \wp__data [3]
        assign { \mscratch__w__value } [4] \wp__data [4]
        assign { \mscratch__w__value } [5] \wp__data [5]
        assign { \mscratch__w__value } [6] \wp__data [6]
        assign { \mscratch__w__value } [7] \wp__data [7]
        assign { \mscratch__w__value } [8] \wp__data [8]
        assign { \mscratch__w__value } [9] \wp__data [9]
        assign { \mscratch__w__value } [10] \wp__data [10]
        assign { \mscratch__w__value } [11] \wp__data [11]
        assign { \mscratch__w__value } [12] \wp__data [12]
        assign { \mscratch__w__value } [13] \wp__data [13]
        assign { \mscratch__w__value } [14] \wp__data [14]
        assign { \mscratch__w__value } [15] \wp__data [15]
        assign { \mscratch__w__value } [16] \wp__data [16]
        assign { \mscratch__w__value } [17] \wp__data [17]
        assign { \mscratch__w__value } [18] \wp__data [18]
        assign { \mscratch__w__value } [19] \wp__data [19]
        assign { \mscratch__w__value } [20] \wp__data [20]
        assign { \mscratch__w__value } [21] \wp__data [21]
        assign { \mscratch__w__value } [22] \wp__data [22]
        assign { \mscratch__w__value } [23] \wp__data [23]
        assign { \mscratch__w__value } [24] \wp__data [24]
        assign { \mscratch__w__value } [25] \wp__data [25]
        assign { \mscratch__w__value } [26] \wp__data [26]
        assign { \mscratch__w__value } [27] \wp__data [27]
        assign { \mscratch__w__value } [28] \wp__data [28]
        assign { \mscratch__w__value } [29] \wp__data [29]
        assign { \mscratch__w__value } [30] \wp__data [30]
        assign { \mscratch__w__value } [31] \wp__data [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_57
    assign \mepc__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
        assign \mepc__we \wp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_58
    assign \mepc__w__zero 2'00
    assign \mepc__w__base 30'000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
        assign { \mepc__w__base \mepc__w__zero } [0] { \mepc__r__base \mepc__r__zero } [0]
        assign { \mepc__w__base \mepc__w__zero } [1] { \mepc__r__base \mepc__r__zero } [1]
        assign { \mepc__w__base \mepc__w__zero } [2] \wp__data [2]
        assign { \mepc__w__base \mepc__w__zero } [3] \wp__data [3]
        assign { \mepc__w__base \mepc__w__zero } [4] \wp__data [4]
        assign { \mepc__w__base \mepc__w__zero } [5] \wp__data [5]
        assign { \mepc__w__base \mepc__w__zero } [6] \wp__data [6]
        assign { \mepc__w__base \mepc__w__zero } [7] \wp__data [7]
        assign { \mepc__w__base \mepc__w__zero } [8] \wp__data [8]
        assign { \mepc__w__base \mepc__w__zero } [9] \wp__data [9]
        assign { \mepc__w__base \mepc__w__zero } [10] \wp__data [10]
        assign { \mepc__w__base \mepc__w__zero } [11] \wp__data [11]
        assign { \mepc__w__base \mepc__w__zero } [12] \wp__data [12]
        assign { \mepc__w__base \mepc__w__zero } [13] \wp__data [13]
        assign { \mepc__w__base \mepc__w__zero } [14] \wp__data [14]
        assign { \mepc__w__base \mepc__w__zero } [15] \wp__data [15]
        assign { \mepc__w__base \mepc__w__zero } [16] \wp__data [16]
        assign { \mepc__w__base \mepc__w__zero } [17] \wp__data [17]
        assign { \mepc__w__base \mepc__w__zero } [18] \wp__data [18]
        assign { \mepc__w__base \mepc__w__zero } [19] \wp__data [19]
        assign { \mepc__w__base \mepc__w__zero } [20] \wp__data [20]
        assign { \mepc__w__base \mepc__w__zero } [21] \wp__data [21]
        assign { \mepc__w__base \mepc__w__zero } [22] \wp__data [22]
        assign { \mepc__w__base \mepc__w__zero } [23] \wp__data [23]
        assign { \mepc__w__base \mepc__w__zero } [24] \wp__data [24]
        assign { \mepc__w__base \mepc__w__zero } [25] \wp__data [25]
        assign { \mepc__w__base \mepc__w__zero } [26] \wp__data [26]
        assign { \mepc__w__base \mepc__w__zero } [27] \wp__data [27]
        assign { \mepc__w__base \mepc__w__zero } [28] \wp__data [28]
        assign { \mepc__w__base \mepc__w__zero } [29] \wp__data [29]
        assign { \mepc__w__base \mepc__w__zero } [30] \wp__data [30]
        assign { \mepc__w__base \mepc__w__zero } [31] \wp__data [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_60
    assign \mcause__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
        assign \mcause__we \wp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_61
    assign \mcause__w__ecode 31'0000000000000000000000000000000
    assign \mcause__w__interrupt 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
        assign { \mcause__w__interrupt \mcause__w__ecode } [0] \wp__data [0]
        assign { \mcause__w__interrupt \mcause__w__ecode } [1] \wp__data [1]
        assign { \mcause__w__interrupt \mcause__w__ecode } [2] \wp__data [2]
        assign { \mcause__w__interrupt \mcause__w__ecode } [3] \wp__data [3]
        assign { \mcause__w__interrupt \mcause__w__ecode } [4] \wp__data [4]
        assign { \mcause__w__interrupt \mcause__w__ecode } [5] \wp__data [5]
        assign { \mcause__w__interrupt \mcause__w__ecode } [6] \wp__data [6]
        assign { \mcause__w__interrupt \mcause__w__ecode } [7] \wp__data [7]
        assign { \mcause__w__interrupt \mcause__w__ecode } [8] \wp__data [8]
        assign { \mcause__w__interrupt \mcause__w__ecode } [9] \wp__data [9]
        assign { \mcause__w__interrupt \mcause__w__ecode } [10] \wp__data [10]
        assign { \mcause__w__interrupt \mcause__w__ecode } [11] \wp__data [11]
        assign { \mcause__w__interrupt \mcause__w__ecode } [12] \wp__data [12]
        assign { \mcause__w__interrupt \mcause__w__ecode } [13] \wp__data [13]
        assign { \mcause__w__interrupt \mcause__w__ecode } [14] \wp__data [14]
        assign { \mcause__w__interrupt \mcause__w__ecode } [15] \wp__data [15]
        assign { \mcause__w__interrupt \mcause__w__ecode } [16] \wp__data [16]
        assign { \mcause__w__interrupt \mcause__w__ecode } [17] \wp__data [17]
        assign { \mcause__w__interrupt \mcause__w__ecode } [18] \wp__data [18]
        assign { \mcause__w__interrupt \mcause__w__ecode } [19] \wp__data [19]
        assign { \mcause__w__interrupt \mcause__w__ecode } [20] \wp__data [20]
        assign { \mcause__w__interrupt \mcause__w__ecode } [21] \wp__data [21]
        assign { \mcause__w__interrupt \mcause__w__ecode } [22] \wp__data [22]
        assign { \mcause__w__interrupt \mcause__w__ecode } [23] \wp__data [23]
        assign { \mcause__w__interrupt \mcause__w__ecode } [24] \wp__data [24]
        assign { \mcause__w__interrupt \mcause__w__ecode } [25] \wp__data [25]
        assign { \mcause__w__interrupt \mcause__w__ecode } [26] \wp__data [26]
        assign { \mcause__w__interrupt \mcause__w__ecode } [27] \wp__data [27]
        assign { \mcause__w__interrupt \mcause__w__ecode } [28] \wp__data [28]
        assign { \mcause__w__interrupt \mcause__w__ecode } [29] \wp__data [29]
        assign { \mcause__w__interrupt \mcause__w__ecode } [30] \wp__data [30]
        assign { \mcause__w__interrupt \mcause__w__ecode } [31] \wp__data [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_63
    assign \mtval__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
        assign \mtval__we \wp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_64
    assign \mtval__w__value 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
        assign { \mtval__w__value } [0] \wp__data [0]
        assign { \mtval__w__value } [1] \wp__data [1]
        assign { \mtval__w__value } [2] \wp__data [2]
        assign { \mtval__w__value } [3] \wp__data [3]
        assign { \mtval__w__value } [4] \wp__data [4]
        assign { \mtval__w__value } [5] \wp__data [5]
        assign { \mtval__w__value } [6] \wp__data [6]
        assign { \mtval__w__value } [7] \wp__data [7]
        assign { \mtval__w__value } [8] \wp__data [8]
        assign { \mtval__w__value } [9] \wp__data [9]
        assign { \mtval__w__value } [10] \wp__data [10]
        assign { \mtval__w__value } [11] \wp__data [11]
        assign { \mtval__w__value } [12] \wp__data [12]
        assign { \mtval__w__value } [13] \wp__data [13]
        assign { \mtval__w__value } [14] \wp__data [14]
        assign { \mtval__w__value } [15] \wp__data [15]
        assign { \mtval__w__value } [16] \wp__data [16]
        assign { \mtval__w__value } [17] \wp__data [17]
        assign { \mtval__w__value } [18] \wp__data [18]
        assign { \mtval__w__value } [19] \wp__data [19]
        assign { \mtval__w__value } [20] \wp__data [20]
        assign { \mtval__w__value } [21] \wp__data [21]
        assign { \mtval__w__value } [22] \wp__data [22]
        assign { \mtval__w__value } [23] \wp__data [23]
        assign { \mtval__w__value } [24] \wp__data [24]
        assign { \mtval__w__value } [25] \wp__data [25]
        assign { \mtval__w__value } [26] \wp__data [26]
        assign { \mtval__w__value } [27] \wp__data [27]
        assign { \mtval__w__value } [28] \wp__data [28]
        assign { \mtval__w__value } [29] \wp__data [29]
        assign { \mtval__w__value } [30] \wp__data [30]
        assign { \mtval__w__value } [31] \wp__data [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_65
    assign \mip__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
        assign \mip__we \wp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_66
    assign \mip__w__usip 1'0
    assign \mip__w__ssip 1'0
    assign \mip__w__zero0 1'0
    assign \mip__w__msip 1'0
    assign \mip__w__utip 1'0
    assign \mip__w__stip 1'0
    assign \mip__w__zero1 1'0
    assign \mip__w__mtip 1'0
    assign \mip__w__ueip 1'0
    assign \mip__w__seip 1'0
    assign \mip__w__zero2 1'0
    assign \mip__w__meip 1'0
    assign \mip__w__zero3 20'00000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [0] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [0]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [1] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [1]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [2] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [2]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [3] \wp__data [3]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [4] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [4]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [5] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [5]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [6] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [6]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [7] \wp__data [7]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [8] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [8]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [9] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [9]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [10] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [10]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [11] \wp__data [11]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [12] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [12]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [13] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [13]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [14] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [14]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [15] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [15]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [16] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [16]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [17] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [17]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [18] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [18]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [19] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [19]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [20] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [20]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [21] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [21]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [22] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [22]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [23] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [23]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [24] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [24]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [25] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [25]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [26] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [26]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [27] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [27]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [28] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [28]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [29] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [29]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [30] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [30]
        assign { \mip__w__zero3 \mip__w__meip \mip__w__zero2 \mip__w__seip \mip__w__ueip \mip__w__mtip \mip__w__zero1 \mip__w__stip \mip__w__utip \mip__w__msip \mip__w__zero0 \mip__w__ssip \mip__w__usip } [31] { \mip__r__zero3 \mip__r__meip \mip__r__zero2 \mip__r__seip \mip__r__ueip \mip__r__mtip \mip__r__zero1 \mip__r__stip \mip__r__utip \mip__r__msip \mip__r__zero0 \mip__r__ssip \mip__r__usip } [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_79
    assign \irq_mask__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
        assign \irq_mask__we \wp__en
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_80
    assign \irq_mask__w__value 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
        assign { \irq_mask__w__value } [0] \wp__data [0]
        assign { \irq_mask__w__value } [1] \wp__data [1]
        assign { \irq_mask__w__value } [2] \wp__data [2]
        assign { \irq_mask__w__value } [3] \wp__data [3]
        assign { \irq_mask__w__value } [4] \wp__data [4]
        assign { \irq_mask__w__value } [5] \wp__data [5]
        assign { \irq_mask__w__value } [6] \wp__data [6]
        assign { \irq_mask__w__value } [7] \wp__data [7]
        assign { \irq_mask__w__value } [8] \wp__data [8]
        assign { \irq_mask__w__value } [9] \wp__data [9]
        assign { \irq_mask__w__value } [10] \wp__data [10]
        assign { \irq_mask__w__value } [11] \wp__data [11]
        assign { \irq_mask__w__value } [12] \wp__data [12]
        assign { \irq_mask__w__value } [13] \wp__data [13]
        assign { \irq_mask__w__value } [14] \wp__data [14]
        assign { \irq_mask__w__value } [15] \wp__data [15]
        assign { \irq_mask__w__value } [16] \wp__data [16]
        assign { \irq_mask__w__value } [17] \wp__data [17]
        assign { \irq_mask__w__value } [18] \wp__data [18]
        assign { \irq_mask__w__value } [19] \wp__data [19]
        assign { \irq_mask__w__value } [20] \wp__data [20]
        assign { \irq_mask__w__value } [21] \wp__data [21]
        assign { \irq_mask__w__value } [22] \wp__data [22]
        assign { \irq_mask__w__value } [23] \wp__data [23]
        assign { \irq_mask__w__value } [24] \wp__data [24]
        assign { \irq_mask__w__value } [25] \wp__data [25]
        assign { \irq_mask__w__value } [26] \wp__data [26]
        assign { \irq_mask__w__value } [27] \wp__data [27]
        assign { \irq_mask__w__value } [28] \wp__data [28]
        assign { \irq_mask__w__value } [29] \wp__data [29]
        assign { \irq_mask__w__value } [30] \wp__data [30]
        assign { \irq_mask__w__value } [31] \wp__data [31]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
    end
  end
  process $group_81
    assign \irq_pending__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
        assign \irq_pending__we \wp__en
    end
  end
  process $group_82
    assign \irq_pending__w__value 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:90"
    switch \wp__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100000101
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000010
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101000100
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001100110000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:92"
      case 13'0001101100000
        assign { \irq_pending__w__value } [0] \wp__data [0]
        assign { \irq_pending__w__value } [1] \wp__data [1]
        assign { \irq_pending__w__value } [2] \wp__data [2]
        assign { \irq_pending__w__value } [3] \wp__data [3]
        assign { \irq_pending__w__value } [4] \wp__data [4]
        assign { \irq_pending__w__value } [5] \wp__data [5]
        assign { \irq_pending__w__value } [6] \wp__data [6]
        assign { \irq_pending__w__value } [7] \wp__data [7]
        assign { \irq_pending__w__value } [8] \wp__data [8]
        assign { \irq_pending__w__value } [9] \wp__data [9]
        assign { \irq_pending__w__value } [10] \wp__data [10]
        assign { \irq_pending__w__value } [11] \wp__data [11]
        assign { \irq_pending__w__value } [12] \wp__data [12]
        assign { \irq_pending__w__value } [13] \wp__data [13]
        assign { \irq_pending__w__value } [14] \wp__data [14]
        assign { \irq_pending__w__value } [15] \wp__data [15]
        assign { \irq_pending__w__value } [16] \wp__data [16]
        assign { \irq_pending__w__value } [17] \wp__data [17]
        assign { \irq_pending__w__value } [18] \wp__data [18]
        assign { \irq_pending__w__value } [19] \wp__data [19]
        assign { \irq_pending__w__value } [20] \wp__data [20]
        assign { \irq_pending__w__value } [21] \wp__data [21]
        assign { \irq_pending__w__value } [22] \wp__data [22]
        assign { \irq_pending__w__value } [23] \wp__data [23]
        assign { \irq_pending__w__value } [24] \wp__data [24]
        assign { \irq_pending__w__value } [25] \wp__data [25]
        assign { \irq_pending__w__value } [26] \wp__data [26]
        assign { \irq_pending__w__value } [27] \wp__data [27]
        assign { \irq_pending__w__value } [28] \wp__data [28]
        assign { \irq_pending__w__value } [29] \wp__data [29]
        assign { \irq_pending__w__value } [30] \wp__data [30]
        assign { \irq_pending__w__value } [31] \wp__data [31]
    end
  end
end
attribute \generator "Amaranth"
module \top.cpu
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 1 output 0 \ibus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 1 output 1 \ibus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 30 output 2 \ibus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 4 output 3 \ibus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 3 output 4 \ibus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 2 output 5 \ibus__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 1 input 6 \ibus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 1 input 7 \ibus__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 32 input 8 \ibus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 1 output 9 \dbus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 1 output 10 \dbus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 30 output 11 \dbus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 4 output 12 \dbus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 1 output 13 \dbus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 32 output 14 \dbus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 3 output 15 \dbus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 2 output 16 \dbus__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 1 input 17 \dbus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 1 input 18 \dbus__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 32 input 19 \dbus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 20 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 21 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \a_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \a_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \a_kill
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \a_payload__fence_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \a_payload__branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \a_payload__branch_predict_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \a_payload__mret
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 \a_valid$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:15"
  wire width 1 \a_d_branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 \a_valid$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 \a_valid$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:48"
  wire width 1 \a_m_raise
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 \a_valid$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 \a_stall$5
  cell \top.cpu.a \a
    connect \valid \a_valid
    connect \stall \a_stall
    connect \kill \a_kill
    connect \payload__fence_i \a_payload__fence_i
    connect \payload__branch_taken \a_payload__branch_taken
    connect \payload__branch_predict_taken \a_payload__branch_predict_taken
    connect \payload__mret \a_payload__mret
    connect \valid$1 \a_valid$1
    connect \d_branch_taken \a_d_branch_taken
    connect \valid$2 \a_valid$2
    connect \valid$3 \a_valid$3
    connect \m_raise \a_m_raise
    connect \valid$4 \a_valid$4
    connect \stall$5 \a_stall$5
    connect \rst \rst
    connect \clk \clk
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \f_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \f_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \f_kill
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \f_valid$6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \f_stall$7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \f_kill$8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 \f_stall$9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 \f_valid$10
  cell \top.cpu.f \f
    connect \valid \f_valid
    connect \stall \f_stall
    connect \kill \f_kill
    connect \valid$1 \f_valid$6
    connect \stall$2 \f_stall$7
    connect \kill$3 \f_kill$8
    connect \payload__fence_i \a_payload__fence_i
    connect \payload__branch_taken \a_payload__branch_taken
    connect \payload__branch_predict_taken \a_payload__branch_predict_taken
    connect \payload__mret \a_payload__mret
    connect \valid$4 \a_valid$3
    connect \m_raise \a_m_raise
    connect \valid$5 \a_valid$4
    connect \stall$6 \f_stall$9
    connect \valid$7 \f_valid$10
    connect \rst \rst
    connect \clk \clk
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \d_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \d_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \d_kill
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \d_valid$11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \d_stall$12
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \d_kill$13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 \d_stall$14
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:580"
  wire width 1 \d_d_lock
  cell \top.cpu.d \d
    connect \valid \d_valid
    connect \stall \d_stall
    connect \kill \d_kill
    connect \valid$1 \d_valid$11
    connect \stall$2 \d_stall$12
    connect \kill$3 \d_kill$13
    connect \payload__branch_taken \a_payload__branch_taken
    connect \payload__branch_predict_taken \a_payload__branch_predict_taken
    connect \payload__mret \a_payload__mret
    connect \valid$4 \a_valid$2
    connect \m_raise \a_m_raise
    connect \valid$5 \a_valid$4
    connect \stall$6 \d_stall$14
    connect \d_lock \d_d_lock
    connect \rst \rst
    connect \clk \clk
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \x_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \x_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \x_kill
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \x_valid$15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \x_stall$16
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \x_kill$17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 \x_stall$18
  cell \top.cpu.x \x
    connect \valid \x_valid
    connect \stall \x_stall
    connect \kill \x_kill
    connect \valid$1 \x_valid$15
    connect \stall$2 \x_stall$16
    connect \kill$3 \x_kill$17
    connect \valid$4 \a_valid$3
    connect \stall$5 \x_stall$18
    connect \rst \rst
    connect \clk \clk
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \m_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \m_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \m_kill
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \m_valid$19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \m_stall$20
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \m_kill$21
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \m_payload__exception
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \m_payload__exception$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:61"
  wire width 1 \m_stall$22
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:74"
  wire width 1 \m_a_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:75"
  wire width 1 \m_f_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:89"
  wire width 1 \m_x_busy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:90"
  wire width 1 \m_m_busy
  cell \top.cpu.m \m
    connect \valid \m_valid
    connect \stall \m_stall
    connect \kill \m_kill
    connect \valid$1 \m_valid$19
    connect \stall$2 \m_stall$20
    connect \kill$3 \m_kill$21
    connect \payload__exception \m_payload__exception
    connect \valid$4 \a_valid$1
    connect \valid$5 \a_valid$3
    connect \valid$6 \a_valid$4
    connect \valid$7 \f_valid$10
    connect \stall$8 \m_stall$22
    connect \rst \rst
    connect \clk \clk
    connect \a_busy \m_a_busy
    connect \f_busy \m_f_busy
    connect \x_busy \m_x_busy
    connect \m_busy \m_m_busy
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \w_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \w_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \w_kill
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:62"
  wire width 1 \w_valid$23
  cell \top.cpu.w \w
    connect \valid \w_valid
    connect \stall \w_stall
    connect \kill \w_kill
    connect \valid$1 \w_valid$23
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:13"
  wire width 32 \pc_sel_f_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:14"
  wire width 32 \pc_sel_d_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:15"
  wire width 1 \pc_sel_d_branch_predict_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:16"
  wire width 32 \pc_sel_d_branch_target
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:17"
  wire width 1 \pc_sel_d_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:18"
  wire width 32 \pc_sel_x_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:19"
  wire width 1 \pc_sel_x_fence_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:20"
  wire width 1 \pc_sel_x_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:21"
  wire width 1 \pc_sel_m_branch_predict_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:22"
  wire width 1 \pc_sel_m_branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:23"
  wire width 32 \pc_sel_m_branch_target
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:24"
  wire width 1 \pc_sel_m_exception
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:25"
  wire width 1 \pc_sel_m_mret
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:26"
  wire width 1 \pc_sel_m_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:27"
  wire width 30 \pc_sel_mtvec_r_base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:28"
  wire width 30 \pc_sel_mepc_r_base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:30"
  wire width 32 \pc_sel_a_pc
  cell \top.cpu.pc_sel \pc_sel
    connect \f_pc \pc_sel_f_pc
    connect \d_pc \pc_sel_d_pc
    connect \d_branch_predict_taken \pc_sel_d_branch_predict_taken
    connect \d_branch_target \pc_sel_d_branch_target
    connect \d_valid \pc_sel_d_valid
    connect \x_pc \pc_sel_x_pc
    connect \x_fence_i \pc_sel_x_fence_i
    connect \x_valid \pc_sel_x_valid
    connect \m_branch_predict_taken \pc_sel_m_branch_predict_taken
    connect \m_branch_taken \pc_sel_m_branch_taken
    connect \m_branch_target \pc_sel_m_branch_target
    connect \m_exception \pc_sel_m_exception
    connect \m_mret \pc_sel_m_mret
    connect \m_valid \pc_sel_m_valid
    connect \mtvec_r_base \pc_sel_mtvec_r_base
    connect \mepc_r_base \pc_sel_mepc_r_base
    connect \a_pc \pc_sel_a_pc
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:15"
  wire width 2 \data_sel_x_offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:16"
  wire width 3 \data_sel_x_funct3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:17"
  wire width 32 \data_sel_x_store_operand
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:18"
  wire width 2 \data_sel_w_offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:19"
  wire width 3 \data_sel_w_funct3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:20"
  wire width 32 \data_sel_w_load_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:23"
  wire width 4 \data_sel_x_mask
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:24"
  wire width 32 \data_sel_x_store_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:25"
  wire width 32 \data_sel_w_load_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:22"
  wire width 1 \data_sel_x_misaligned
  cell \top.cpu.data_sel \data_sel
    connect \x_offset \data_sel_x_offset
    connect \x_funct3 \data_sel_x_funct3
    connect \x_store_operand \data_sel_x_store_operand
    connect \w_offset \data_sel_w_offset
    connect \w_funct3 \data_sel_w_funct3
    connect \w_load_data \data_sel_w_load_data
    connect \x_mask \data_sel_x_mask
    connect \x_store_data \data_sel_x_store_data
    connect \w_load_result \data_sel_w_load_result
    connect \x_misaligned \data_sel_x_misaligned
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:9"
  wire width 1 \adder_d_sub
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:10"
  wire width 1 \adder_d_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:11"
  wire width 32 \adder_x_src1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:12"
  wire width 32 \adder_x_src2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:14"
  wire width 32 \adder_x_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:16"
  wire width 1 \adder_x_overflow
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/adder.py:15"
  wire width 1 \adder_x_carry
  cell \top.cpu.adder \adder
    connect \d_sub \adder_d_sub
    connect \d_stall \adder_d_stall
    connect \x_src1 \adder_x_src1
    connect \x_src2 \adder_x_src2
    connect \x_result \adder_x_result
    connect \x_overflow \adder_x_overflow
    connect \x_carry \adder_x_carry
    connect \rst \rst
    connect \clk \clk
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:11"
  wire width 3 \compare_op
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:12"
  wire width 1 \compare_zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:13"
  wire width 1 \compare_negative
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:14"
  wire width 1 \compare_overflow
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:15"
  wire width 1 \compare_carry
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/compare.py:17"
  wire width 1 \compare_condition_met
  cell \top.cpu.compare \compare
    connect \op \compare_op
    connect \zero \compare_zero
    connect \negative \compare_negative
    connect \overflow \compare_overflow
    connect \carry \compare_carry
    connect \condition_met \compare_condition_met
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:26"
  wire width 32 \decoder_instruction
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:30"
  wire width 5 \decoder_rs1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:32"
  wire width 5 \decoder_rs2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:53"
  wire width 1 \decoder_csr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:40"
  wire width 1 \decoder_adder
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:41"
  wire width 1 \decoder_adder_sub
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:52"
  wire width 1 \decoder_compare
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:51"
  wire width 1 \decoder_branch
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:34"
  wire width 32 \decoder_immediate
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:31"
  wire width 1 \decoder_rs1_re
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:33"
  wire width 1 \decoder_rs2_re
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:48"
  wire width 1 \decoder_lui
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:49"
  wire width 1 \decoder_auipc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:50"
  wire width 1 \decoder_jump
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:60"
  wire width 1 \decoder_illegal
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:28"
  wire width 5 \decoder_rd
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:29"
  wire width 1 \decoder_rd_we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:35"
  wire width 1 \decoder_bypass_x
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:36"
  wire width 1 \decoder_bypass_m
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:59"
  wire width 3 \decoder_funct3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:37"
  wire width 1 \decoder_load
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:38"
  wire width 1 \decoder_store
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:42"
  wire width 1 \decoder_logic
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:45"
  wire width 1 \decoder_shift
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:46"
  wire width 1 \decoder_direction
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:47"
  wire width 1 \decoder_sext
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:39"
  wire width 1 \decoder_fence_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:54"
  wire width 1 \decoder_csr_we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:56"
  wire width 1 \decoder_ecall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:57"
  wire width 1 \decoder_ebreak
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/decoder.py:58"
  wire width 1 \decoder_mret
  cell \top.cpu.decoder \decoder
    connect \instruction \decoder_instruction
    connect \rs1 \decoder_rs1
    connect \rs2 \decoder_rs2
    connect \csr \decoder_csr
    connect \adder \decoder_adder
    connect \adder_sub \decoder_adder_sub
    connect \compare \decoder_compare
    connect \branch \decoder_branch
    connect \immediate \decoder_immediate
    connect \rs1_re \decoder_rs1_re
    connect \rs2_re \decoder_rs2_re
    connect \lui \decoder_lui
    connect \auipc \decoder_auipc
    connect \jump \decoder_jump
    connect \illegal \decoder_illegal
    connect \rd \decoder_rd
    connect \rd_we \decoder_rd_we
    connect \bypass_x \decoder_bypass_x
    connect \bypass_m \decoder_bypass_m
    connect \funct3 \decoder_funct3
    connect \load \decoder_load
    connect \store \decoder_store
    connect \logic \decoder_logic
    connect \shift \decoder_shift
    connect \direction \decoder_direction
    connect \sext \decoder_sext
    connect \fence_i \decoder_fence_i
    connect \csr_we \decoder_csr_we
    connect \ecall \decoder_ecall
    connect \ebreak \decoder_ebreak
    connect \mret \decoder_mret
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 30 \exception_mtvec__r__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 30 \exception_mepc__r__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:25"
  wire width 32 \exception_external_interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:26"
  wire width 1 \exception_timer_interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:27"
  wire width 1 \exception_software_interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:29"
  wire width 1 \exception_m_fetch_misaligned
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:30"
  wire width 1 \exception_m_fetch_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:31"
  wire width 30 \exception_m_fetch_badaddr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:32"
  wire width 1 \exception_m_load_misaligned
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:33"
  wire width 1 \exception_m_load_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:34"
  wire width 1 \exception_m_store_misaligned
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:35"
  wire width 1 \exception_m_store_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:36"
  wire width 30 \exception_m_loadstore_badaddr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:37"
  wire width 32 \exception_m_branch_target
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:38"
  wire width 1 \exception_m_illegal
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:40"
  wire width 1 \exception_m_ecall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:41"
  wire width 32 \exception_m_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:42"
  wire width 32 \exception_m_instruction
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:43"
  wire width 32 \exception_m_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:44"
  wire width 1 \exception_m_mret
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:45"
  wire width 1 \exception_m_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:46"
  wire width 1 \exception_m_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:39"
  wire width 1 \exception_m_ebreak
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__uie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__sie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__mie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__upie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__spie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__mpie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__spp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \exception_mstatus__r__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \exception_mstatus__r__mpp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \exception_mstatus__r__fs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \exception_mstatus__r__xs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__mprv
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__sum
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__mxr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__tvm
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__tw
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__tsr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 8 \exception_mstatus__r__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__r__sd
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__uie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__sie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__mie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__upie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__spie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__mpie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__spp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \exception_mstatus__w__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \exception_mstatus__w__mpp
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \exception_mstatus__w__fs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 2 \exception_mstatus__w__xs
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__mprv
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__sum
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__mxr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__tvm
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__tw
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__tsr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 8 \exception_mstatus__w__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:13"
  wire width 1 \exception_mstatus__w__sd
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 1 \exception_misa__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 26 \exception_misa__r__extensions
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 4 \exception_misa__r__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 2 \exception_misa__r__mxl
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 26 \exception_misa__w__extensions
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 4 \exception_misa__w__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:14"
  wire width 2 \exception_misa__w__mxl
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__usie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__ssie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__msie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__utie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__stie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__mtie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__ueie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__seie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__r__meie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 20 \exception_mie__r__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__usie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__ssie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__msie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__utie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__stie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__mtie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__ueie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__seie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 1 \exception_mie__w__meie
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:15"
  wire width 20 \exception_mie__w__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 1 \exception_mtvec__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 2 \exception_mtvec__r__mode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 2 \exception_mtvec__w__mode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:16"
  wire width 30 \exception_mtvec__w__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 1 \exception_mscratch__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 32 \exception_mscratch__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:17"
  wire width 32 \exception_mscratch__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 1 \exception_mepc__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 2 \exception_mepc__r__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 2 \exception_mepc__w__zero
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:18"
  wire width 30 \exception_mepc__w__base
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 \exception_mcause__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 31 \exception_mcause__r__ecode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 \exception_mcause__r__interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 31 \exception_mcause__w__ecode
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:19"
  wire width 1 \exception_mcause__w__interrupt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 1 \exception_mtval__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 32 \exception_mtval__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:20"
  wire width 32 \exception_mtval__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__usip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__ssip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__msip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__utip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__stip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__mtip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__ueip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__seip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__r__meip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 20 \exception_mip__r__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__usip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__ssip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__zero0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__msip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__utip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__stip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__zero1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__mtip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__ueip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__seip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__zero2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 1 \exception_mip__w__meip
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:21"
  wire width 20 \exception_mip__w__zero3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 1 \exception_irq_mask__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 32 \exception_irq_mask__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:22"
  wire width 32 \exception_irq_mask__w__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 1 \exception_irq_pending__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 32 \exception_irq_pending__r__value
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/exception.py:23"
  wire width 32 \exception_irq_pending__w__value
  cell \top.cpu.exception \exception
    connect \m_raise \a_m_raise
    connect \mtvec__r__base \exception_mtvec__r__base
    connect \mepc__r__base \exception_mepc__r__base
    connect \external_interrupt \exception_external_interrupt
    connect \timer_interrupt \exception_timer_interrupt
    connect \software_interrupt \exception_software_interrupt
    connect \m_fetch_misaligned \exception_m_fetch_misaligned
    connect \m_fetch_error \exception_m_fetch_error
    connect \m_fetch_badaddr \exception_m_fetch_badaddr
    connect \m_load_misaligned \exception_m_load_misaligned
    connect \m_load_error \exception_m_load_error
    connect \m_store_misaligned \exception_m_store_misaligned
    connect \m_store_error \exception_m_store_error
    connect \m_loadstore_badaddr \exception_m_loadstore_badaddr
    connect \m_branch_target \exception_m_branch_target
    connect \m_illegal \exception_m_illegal
    connect \m_ecall \exception_m_ecall
    connect \m_pc \exception_m_pc
    connect \m_instruction \exception_m_instruction
    connect \m_result \exception_m_result
    connect \m_mret \exception_m_mret
    connect \m_stall \exception_m_stall
    connect \m_valid \exception_m_valid
    connect \m_ebreak \exception_m_ebreak
    connect \rst \rst
    connect \clk \clk
    connect \mstatus__we \exception_mstatus__we
    connect \mstatus__r__uie \exception_mstatus__r__uie
    connect \mstatus__r__sie \exception_mstatus__r__sie
    connect \mstatus__r__zero0 \exception_mstatus__r__zero0
    connect \mstatus__r__mie \exception_mstatus__r__mie
    connect \mstatus__r__upie \exception_mstatus__r__upie
    connect \mstatus__r__spie \exception_mstatus__r__spie
    connect \mstatus__r__zero1 \exception_mstatus__r__zero1
    connect \mstatus__r__mpie \exception_mstatus__r__mpie
    connect \mstatus__r__spp \exception_mstatus__r__spp
    connect \mstatus__r__zero2 \exception_mstatus__r__zero2
    connect \mstatus__r__mpp \exception_mstatus__r__mpp
    connect \mstatus__r__fs \exception_mstatus__r__fs
    connect \mstatus__r__xs \exception_mstatus__r__xs
    connect \mstatus__r__mprv \exception_mstatus__r__mprv
    connect \mstatus__r__sum \exception_mstatus__r__sum
    connect \mstatus__r__mxr \exception_mstatus__r__mxr
    connect \mstatus__r__tvm \exception_mstatus__r__tvm
    connect \mstatus__r__tw \exception_mstatus__r__tw
    connect \mstatus__r__tsr \exception_mstatus__r__tsr
    connect \mstatus__r__zero3 \exception_mstatus__r__zero3
    connect \mstatus__r__sd \exception_mstatus__r__sd
    connect \mstatus__w__uie \exception_mstatus__w__uie
    connect \mstatus__w__sie \exception_mstatus__w__sie
    connect \mstatus__w__zero0 \exception_mstatus__w__zero0
    connect \mstatus__w__mie \exception_mstatus__w__mie
    connect \mstatus__w__upie \exception_mstatus__w__upie
    connect \mstatus__w__spie \exception_mstatus__w__spie
    connect \mstatus__w__zero1 \exception_mstatus__w__zero1
    connect \mstatus__w__mpie \exception_mstatus__w__mpie
    connect \mstatus__w__spp \exception_mstatus__w__spp
    connect \mstatus__w__zero2 \exception_mstatus__w__zero2
    connect \mstatus__w__mpp \exception_mstatus__w__mpp
    connect \mstatus__w__fs \exception_mstatus__w__fs
    connect \mstatus__w__xs \exception_mstatus__w__xs
    connect \mstatus__w__mprv \exception_mstatus__w__mprv
    connect \mstatus__w__sum \exception_mstatus__w__sum
    connect \mstatus__w__mxr \exception_mstatus__w__mxr
    connect \mstatus__w__tvm \exception_mstatus__w__tvm
    connect \mstatus__w__tw \exception_mstatus__w__tw
    connect \mstatus__w__tsr \exception_mstatus__w__tsr
    connect \mstatus__w__zero3 \exception_mstatus__w__zero3
    connect \mstatus__w__sd \exception_mstatus__w__sd
    connect \misa__we \exception_misa__we
    connect \misa__r__extensions \exception_misa__r__extensions
    connect \misa__r__zero \exception_misa__r__zero
    connect \misa__r__mxl \exception_misa__r__mxl
    connect \misa__w__extensions \exception_misa__w__extensions
    connect \misa__w__zero \exception_misa__w__zero
    connect \misa__w__mxl \exception_misa__w__mxl
    connect \mie__we \exception_mie__we
    connect \mie__r__usie \exception_mie__r__usie
    connect \mie__r__ssie \exception_mie__r__ssie
    connect \mie__r__zero0 \exception_mie__r__zero0
    connect \mie__r__msie \exception_mie__r__msie
    connect \mie__r__utie \exception_mie__r__utie
    connect \mie__r__stie \exception_mie__r__stie
    connect \mie__r__zero1 \exception_mie__r__zero1
    connect \mie__r__mtie \exception_mie__r__mtie
    connect \mie__r__ueie \exception_mie__r__ueie
    connect \mie__r__seie \exception_mie__r__seie
    connect \mie__r__zero2 \exception_mie__r__zero2
    connect \mie__r__meie \exception_mie__r__meie
    connect \mie__r__zero3 \exception_mie__r__zero3
    connect \mie__w__usie \exception_mie__w__usie
    connect \mie__w__ssie \exception_mie__w__ssie
    connect \mie__w__zero0 \exception_mie__w__zero0
    connect \mie__w__msie \exception_mie__w__msie
    connect \mie__w__utie \exception_mie__w__utie
    connect \mie__w__stie \exception_mie__w__stie
    connect \mie__w__zero1 \exception_mie__w__zero1
    connect \mie__w__mtie \exception_mie__w__mtie
    connect \mie__w__ueie \exception_mie__w__ueie
    connect \mie__w__seie \exception_mie__w__seie
    connect \mie__w__zero2 \exception_mie__w__zero2
    connect \mie__w__meie \exception_mie__w__meie
    connect \mie__w__zero3 \exception_mie__w__zero3
    connect \mtvec__we \exception_mtvec__we
    connect \mtvec__r__mode \exception_mtvec__r__mode
    connect \mtvec__w__mode \exception_mtvec__w__mode
    connect \mtvec__w__base \exception_mtvec__w__base
    connect \mscratch__we \exception_mscratch__we
    connect \mscratch__r__value \exception_mscratch__r__value
    connect \mscratch__w__value \exception_mscratch__w__value
    connect \mepc__we \exception_mepc__we
    connect \mepc__r__zero \exception_mepc__r__zero
    connect \mepc__w__zero \exception_mepc__w__zero
    connect \mepc__w__base \exception_mepc__w__base
    connect \mcause__we \exception_mcause__we
    connect \mcause__r__ecode \exception_mcause__r__ecode
    connect \mcause__r__interrupt \exception_mcause__r__interrupt
    connect \mcause__w__ecode \exception_mcause__w__ecode
    connect \mcause__w__interrupt \exception_mcause__w__interrupt
    connect \mtval__we \exception_mtval__we
    connect \mtval__r__value \exception_mtval__r__value
    connect \mtval__w__value \exception_mtval__w__value
    connect \mip__we \exception_mip__we
    connect \mip__r__usip \exception_mip__r__usip
    connect \mip__r__ssip \exception_mip__r__ssip
    connect \mip__r__zero0 \exception_mip__r__zero0
    connect \mip__r__msip \exception_mip__r__msip
    connect \mip__r__utip \exception_mip__r__utip
    connect \mip__r__stip \exception_mip__r__stip
    connect \mip__r__zero1 \exception_mip__r__zero1
    connect \mip__r__mtip \exception_mip__r__mtip
    connect \mip__r__ueip \exception_mip__r__ueip
    connect \mip__r__seip \exception_mip__r__seip
    connect \mip__r__zero2 \exception_mip__r__zero2
    connect \mip__r__meip \exception_mip__r__meip
    connect \mip__r__zero3 \exception_mip__r__zero3
    connect \mip__w__usip \exception_mip__w__usip
    connect \mip__w__ssip \exception_mip__w__ssip
    connect \mip__w__zero0 \exception_mip__w__zero0
    connect \mip__w__msip \exception_mip__w__msip
    connect \mip__w__utip \exception_mip__w__utip
    connect \mip__w__stip \exception_mip__w__stip
    connect \mip__w__zero1 \exception_mip__w__zero1
    connect \mip__w__mtip \exception_mip__w__mtip
    connect \mip__w__ueip \exception_mip__w__ueip
    connect \mip__w__seip \exception_mip__w__seip
    connect \mip__w__zero2 \exception_mip__w__zero2
    connect \mip__w__meip \exception_mip__w__meip
    connect \mip__w__zero3 \exception_mip__w__zero3
    connect \irq_mask__we \exception_irq_mask__we
    connect \irq_mask__r__value \exception_irq_mask__r__value
    connect \irq_mask__w__value \exception_irq_mask__w__value
    connect \irq_pending__we \exception_irq_pending__we
    connect \irq_pending__r__value \exception_irq_pending__r__value
    connect \irq_pending__w__value \exception_irq_pending__w__value
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:11"
  wire width 3 \logic_op
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:12"
  wire width 32 \logic_src1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:13"
  wire width 32 \logic_src2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/logic.py:15"
  wire width 32 \logic_result
  cell \top.cpu.logic \logic
    connect \op \logic_op
    connect \src1 \logic_src1
    connect \src2 \logic_src2
    connect \result \logic_result
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:16"
  wire width 32 \predict_d_branch_target
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:9"
  wire width 1 \predict_d_branch
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:10"
  wire width 1 \predict_d_jump
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:11"
  wire width 32 \predict_d_offset
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:12"
  wire width 32 \predict_d_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/predict.py:13"
  wire width 1 \predict_d_rs1_re
  cell \top.cpu.predict \predict
    connect \d_branch_taken \a_d_branch_taken
    connect \d_branch_target \predict_d_branch_target
    connect \d_branch \predict_d_branch
    connect \d_jump \predict_d_jump
    connect \d_offset \predict_d_offset
    connect \d_pc \predict_d_pc
    connect \d_rs1_re \predict_d_rs1_re
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:9"
  wire width 1 \shifter_x_direction
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:10"
  wire width 1 \shifter_x_sext
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:11"
  wire width 5 \shifter_x_shamt
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:12"
  wire width 32 \shifter_x_src1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:13"
  wire width 1 \shifter_x_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/shifter.py:15"
  wire width 32 \shifter_m_result
  cell \top.cpu.shifter \shifter
    connect \x_direction \shifter_x_direction
    connect \x_sext \shifter_x_sext
    connect \x_shamt \shifter_x_shamt
    connect \x_src1 \shifter_x_src1
    connect \x_stall \shifter_x_stall
    connect \m_result \shifter_m_result
    connect \rst \rst
    connect \clk \clk
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:68"
  wire width 32 \fetch_a_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:69"
  wire width 1 \fetch_a_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:70"
  wire width 1 \fetch_a_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:71"
  wire width 1 \fetch_f_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:72"
  wire width 1 \fetch_f_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 30 \fetch_ibus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 32 \fetch_ibus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 32 \fetch_ibus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 4 \fetch_ibus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 1 \fetch_ibus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 1 \fetch_ibus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 1 \fetch_ibus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 1 \fetch_ibus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 3 \fetch_ibus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 2 \fetch_ibus__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:66"
  wire width 1 \fetch_ibus__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:137"
  wire width 32 \fetch_f_pc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:138"
  wire width 1 \fetch_a_flush
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:76"
  wire width 32 \fetch_f_instruction
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:77"
  wire width 1 \fetch_f_fetch_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:78"
  wire width 30 \fetch_f_badaddr
  cell \top.cpu.fetch \fetch
    connect \a_pc \fetch_a_pc
    connect \a_stall \fetch_a_stall
    connect \a_valid \fetch_a_valid
    connect \f_stall \fetch_f_stall
    connect \f_valid \fetch_f_valid
    connect \ibus__adr \fetch_ibus__adr
    connect \ibus__dat_w \fetch_ibus__dat_w
    connect \ibus__dat_r \fetch_ibus__dat_r
    connect \ibus__sel \fetch_ibus__sel
    connect \ibus__cyc \fetch_ibus__cyc
    connect \ibus__stb \fetch_ibus__stb
    connect \ibus__ack \fetch_ibus__ack
    connect \ibus__we \fetch_ibus__we
    connect \ibus__cti \fetch_ibus__cti
    connect \ibus__bte \fetch_ibus__bte
    connect \ibus__err \fetch_ibus__err
    connect \f_pc \fetch_f_pc
    connect \a_flush \fetch_a_flush
    connect \f_instruction \fetch_f_instruction
    connect \f_fetch_error \fetch_f_fetch_error
    connect \f_badaddr \fetch_f_badaddr
    connect \rst \rst
    connect \clk \clk
    connect \a_busy \m_a_busy
    connect \f_busy \m_f_busy
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:92"
  wire width 1 \loadstore_m_load_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:93"
  wire width 1 \loadstore_m_store_error
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:94"
  wire width 30 \loadstore_m_badaddr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:79"
  wire width 32 \loadstore_x_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:80"
  wire width 4 \loadstore_x_mask
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:81"
  wire width 1 \loadstore_x_load
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:82"
  wire width 1 \loadstore_x_store
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:83"
  wire width 32 \loadstore_x_store_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:84"
  wire width 1 \loadstore_x_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:85"
  wire width 1 \loadstore_x_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:86"
  wire width 1 \loadstore_m_stall
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:87"
  wire width 1 \loadstore_m_valid
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 30 \loadstore_dbus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 32 \loadstore_dbus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 32 \loadstore_dbus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 4 \loadstore_dbus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 \loadstore_dbus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 \loadstore_dbus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 \loadstore_dbus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 \loadstore_dbus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 1 \loadstore_dbus__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:91"
  wire width 32 \loadstore_m_load_data
  cell \top.cpu.loadstore \loadstore
    connect \m_load_error \loadstore_m_load_error
    connect \m_store_error \loadstore_m_store_error
    connect \m_badaddr \loadstore_m_badaddr
    connect \x_addr \loadstore_x_addr
    connect \x_mask \loadstore_x_mask
    connect \x_load \loadstore_x_load
    connect \x_store \loadstore_x_store
    connect \x_store_data \loadstore_x_store_data
    connect \x_stall \loadstore_x_stall
    connect \x_valid \loadstore_x_valid
    connect \m_stall \loadstore_m_stall
    connect \m_valid \loadstore_m_valid
    connect \dbus__adr \loadstore_dbus__adr
    connect \dbus__dat_w \loadstore_dbus__dat_w
    connect \dbus__dat_r \loadstore_dbus__dat_r
    connect \dbus__sel \loadstore_dbus__sel
    connect \dbus__cyc \loadstore_dbus__cyc
    connect \dbus__stb \loadstore_dbus__stb
    connect \dbus__ack \loadstore_dbus__ack
    connect \dbus__we \loadstore_dbus__we
    connect \dbus__err \loadstore_dbus__err
    connect \m_load_data \loadstore_m_load_data
    connect \rst \rst
    connect \clk \clk
    connect \x_busy \m_x_busy
    connect \m_busy \m_m_busy
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:12"
  wire width 5 \gprf_rp1__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:13"
  wire width 5 \gprf_rp2__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:14"
  wire width 1 \gprf_wp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:14"
  wire width 5 \gprf_wp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:14"
  wire width 32 \gprf_wp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:12"
  wire width 32 \gprf_rp1__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/gpr.py:13"
  wire width 32 \gprf_rp2__data
  cell \top.cpu.gprf \gprf
    connect \rp1__addr \gprf_rp1__addr
    connect \rp2__addr \gprf_rp2__addr
    connect \wp__en \gprf_wp__en
    connect \wp__addr \gprf_wp__addr
    connect \wp__data \gprf_wp__data
    connect \rp1__data \gprf_rp1__data
    connect \rp2__data \gprf_rp2__data
    connect \rst \rst
    connect \clk \clk
  end
  attribute \init 13'0000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:68"
  wire width 13 \csrf_rp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:68"
  wire width 13 \csrf_rp__addr$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:68"
  wire width 1 \csrf_rp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:73"
  wire width 1 \csrf_wp__en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:73"
  wire width 13 \csrf_wp__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:73"
  wire width 32 \csrf_wp__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/csr.py:68"
  wire width 32 \csrf_rp__data
  cell \top.cpu.csrf \csrf
    connect \mtvec__r__base \exception_mtvec__r__base
    connect \mepc__r__base \exception_mepc__r__base
    connect \rp__addr \csrf_rp__addr
    connect \rp__en \csrf_rp__en
    connect \wp__en \csrf_wp__en
    connect \wp__addr \csrf_wp__addr
    connect \wp__data \csrf_wp__data
    connect \rp__data \csrf_rp__data
    connect \mstatus__we \exception_mstatus__we
    connect \mstatus__r__uie \exception_mstatus__r__uie
    connect \mstatus__r__sie \exception_mstatus__r__sie
    connect \mstatus__r__zero0 \exception_mstatus__r__zero0
    connect \mstatus__r__mie \exception_mstatus__r__mie
    connect \mstatus__r__upie \exception_mstatus__r__upie
    connect \mstatus__r__spie \exception_mstatus__r__spie
    connect \mstatus__r__zero1 \exception_mstatus__r__zero1
    connect \mstatus__r__mpie \exception_mstatus__r__mpie
    connect \mstatus__r__spp \exception_mstatus__r__spp
    connect \mstatus__r__zero2 \exception_mstatus__r__zero2
    connect \mstatus__r__mpp \exception_mstatus__r__mpp
    connect \mstatus__r__fs \exception_mstatus__r__fs
    connect \mstatus__r__xs \exception_mstatus__r__xs
    connect \mstatus__r__mprv \exception_mstatus__r__mprv
    connect \mstatus__r__sum \exception_mstatus__r__sum
    connect \mstatus__r__mxr \exception_mstatus__r__mxr
    connect \mstatus__r__tvm \exception_mstatus__r__tvm
    connect \mstatus__r__tw \exception_mstatus__r__tw
    connect \mstatus__r__tsr \exception_mstatus__r__tsr
    connect \mstatus__r__zero3 \exception_mstatus__r__zero3
    connect \mstatus__r__sd \exception_mstatus__r__sd
    connect \mstatus__w__uie \exception_mstatus__w__uie
    connect \mstatus__w__sie \exception_mstatus__w__sie
    connect \mstatus__w__zero0 \exception_mstatus__w__zero0
    connect \mstatus__w__mie \exception_mstatus__w__mie
    connect \mstatus__w__upie \exception_mstatus__w__upie
    connect \mstatus__w__spie \exception_mstatus__w__spie
    connect \mstatus__w__zero1 \exception_mstatus__w__zero1
    connect \mstatus__w__mpie \exception_mstatus__w__mpie
    connect \mstatus__w__spp \exception_mstatus__w__spp
    connect \mstatus__w__zero2 \exception_mstatus__w__zero2
    connect \mstatus__w__mpp \exception_mstatus__w__mpp
    connect \mstatus__w__fs \exception_mstatus__w__fs
    connect \mstatus__w__xs \exception_mstatus__w__xs
    connect \mstatus__w__mprv \exception_mstatus__w__mprv
    connect \mstatus__w__sum \exception_mstatus__w__sum
    connect \mstatus__w__mxr \exception_mstatus__w__mxr
    connect \mstatus__w__tvm \exception_mstatus__w__tvm
    connect \mstatus__w__tw \exception_mstatus__w__tw
    connect \mstatus__w__tsr \exception_mstatus__w__tsr
    connect \mstatus__w__zero3 \exception_mstatus__w__zero3
    connect \mstatus__w__sd \exception_mstatus__w__sd
    connect \misa__we \exception_misa__we
    connect \misa__r__extensions \exception_misa__r__extensions
    connect \misa__r__zero \exception_misa__r__zero
    connect \misa__r__mxl \exception_misa__r__mxl
    connect \misa__w__extensions \exception_misa__w__extensions
    connect \misa__w__zero \exception_misa__w__zero
    connect \misa__w__mxl \exception_misa__w__mxl
    connect \mie__we \exception_mie__we
    connect \mie__r__usie \exception_mie__r__usie
    connect \mie__r__ssie \exception_mie__r__ssie
    connect \mie__r__zero0 \exception_mie__r__zero0
    connect \mie__r__msie \exception_mie__r__msie
    connect \mie__r__utie \exception_mie__r__utie
    connect \mie__r__stie \exception_mie__r__stie
    connect \mie__r__zero1 \exception_mie__r__zero1
    connect \mie__r__mtie \exception_mie__r__mtie
    connect \mie__r__ueie \exception_mie__r__ueie
    connect \mie__r__seie \exception_mie__r__seie
    connect \mie__r__zero2 \exception_mie__r__zero2
    connect \mie__r__meie \exception_mie__r__meie
    connect \mie__r__zero3 \exception_mie__r__zero3
    connect \mie__w__usie \exception_mie__w__usie
    connect \mie__w__ssie \exception_mie__w__ssie
    connect \mie__w__zero0 \exception_mie__w__zero0
    connect \mie__w__msie \exception_mie__w__msie
    connect \mie__w__utie \exception_mie__w__utie
    connect \mie__w__stie \exception_mie__w__stie
    connect \mie__w__zero1 \exception_mie__w__zero1
    connect \mie__w__mtie \exception_mie__w__mtie
    connect \mie__w__ueie \exception_mie__w__ueie
    connect \mie__w__seie \exception_mie__w__seie
    connect \mie__w__zero2 \exception_mie__w__zero2
    connect \mie__w__meie \exception_mie__w__meie
    connect \mie__w__zero3 \exception_mie__w__zero3
    connect \mtvec__we \exception_mtvec__we
    connect \mtvec__r__mode \exception_mtvec__r__mode
    connect \mtvec__w__mode \exception_mtvec__w__mode
    connect \mtvec__w__base \exception_mtvec__w__base
    connect \mscratch__we \exception_mscratch__we
    connect \mscratch__r__value \exception_mscratch__r__value
    connect \mscratch__w__value \exception_mscratch__w__value
    connect \mepc__we \exception_mepc__we
    connect \mepc__r__zero \exception_mepc__r__zero
    connect \mepc__w__zero \exception_mepc__w__zero
    connect \mepc__w__base \exception_mepc__w__base
    connect \mcause__we \exception_mcause__we
    connect \mcause__r__ecode \exception_mcause__r__ecode
    connect \mcause__r__interrupt \exception_mcause__r__interrupt
    connect \mcause__w__ecode \exception_mcause__w__ecode
    connect \mcause__w__interrupt \exception_mcause__w__interrupt
    connect \mtval__we \exception_mtval__we
    connect \mtval__r__value \exception_mtval__r__value
    connect \mtval__w__value \exception_mtval__w__value
    connect \mip__we \exception_mip__we
    connect \mip__r__usip \exception_mip__r__usip
    connect \mip__r__ssip \exception_mip__r__ssip
    connect \mip__r__zero0 \exception_mip__r__zero0
    connect \mip__r__msip \exception_mip__r__msip
    connect \mip__r__utip \exception_mip__r__utip
    connect \mip__r__stip \exception_mip__r__stip
    connect \mip__r__zero1 \exception_mip__r__zero1
    connect \mip__r__mtip \exception_mip__r__mtip
    connect \mip__r__ueip \exception_mip__r__ueip
    connect \mip__r__seip \exception_mip__r__seip
    connect \mip__r__zero2 \exception_mip__r__zero2
    connect \mip__r__meip \exception_mip__r__meip
    connect \mip__r__zero3 \exception_mip__r__zero3
    connect \mip__w__usip \exception_mip__w__usip
    connect \mip__w__ssip \exception_mip__w__ssip
    connect \mip__w__zero0 \exception_mip__w__zero0
    connect \mip__w__msip \exception_mip__w__msip
    connect \mip__w__utip \exception_mip__w__utip
    connect \mip__w__stip \exception_mip__w__stip
    connect \mip__w__zero1 \exception_mip__w__zero1
    connect \mip__w__mtip \exception_mip__w__mtip
    connect \mip__w__ueip \exception_mip__w__ueip
    connect \mip__w__seip \exception_mip__w__seip
    connect \mip__w__zero2 \exception_mip__w__zero2
    connect \mip__w__meip \exception_mip__w__meip
    connect \mip__w__zero3 \exception_mip__w__zero3
    connect \irq_mask__we \exception_irq_mask__we
    connect \irq_mask__r__value \exception_irq_mask__r__value
    connect \irq_mask__w__value \exception_irq_mask__w__value
    connect \irq_pending__we \exception_irq_pending__we
    connect \irq_pending__r__value \exception_irq_pending__r__value
    connect \irq_pending__w__value \exception_irq_pending__w__value
  end
  process $group_0
    assign \f_valid 1'0
    assign \f_valid \a_valid
  end
  process $group_1
    assign \a_stall 1'0
    assign \a_stall \f_stall
  end
  process $group_2
    assign \f_kill 1'0
    assign \f_kill \a_kill
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 33 \payload__pc
  attribute \init 33'111111111111111111111111111111100
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 33 \payload__pc$24
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 33 \payload__pc$24$next
  process $group_3
    assign \payload__pc 33'000000000000000000000000000000000
    assign \payload__pc \payload__pc$24
  end
  process $group_4
    assign \d_valid 1'0
    assign \d_valid \f_valid$6
  end
  process $group_5
    assign \f_stall$7 1'0
    assign \f_stall$7 \d_stall
  end
  process $group_6
    assign \d_kill 1'0
    assign \d_kill \f_kill$8
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$25
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$26$next
  process $group_7
    assign \payload__pc$25 32'00000000000000000000000000000000
    assign \payload__pc$25 \payload__pc$26
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__instruction
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__instruction$27
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__instruction$27$next
  process $group_8
    assign \payload__instruction 32'00000000000000000000000000000000
    assign \payload__instruction \payload__instruction$27
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fetch_error
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fetch_error$28
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fetch_error$28$next
  process $group_9
    assign \payload__fetch_error 1'0
    assign \payload__fetch_error \payload__fetch_error$28
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 30 \payload__fetch_badaddr
  attribute \init 30'000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 30 \payload__fetch_badaddr$29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 30 \payload__fetch_badaddr$29$next
  process $group_10
    assign \payload__fetch_badaddr 30'000000000000000000000000000000
    assign \payload__fetch_badaddr \payload__fetch_badaddr$29
  end
  process $group_11
    assign \x_valid 1'0
    assign \x_valid \d_valid$11
  end
  process $group_12
    assign \d_stall$12 1'0
    assign \d_stall$12 \x_stall
  end
  process $group_13
    assign \x_kill 1'0
    assign \x_kill \d_kill$13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$30
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$31$next
  process $group_14
    assign \payload__pc$30 32'00000000000000000000000000000000
    assign \payload__pc$30 \payload__pc$31
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__instruction$32
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__instruction$33
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__instruction$33$next
  process $group_15
    assign \payload__instruction$32 32'00000000000000000000000000000000
    assign \payload__instruction$32 \payload__instruction$33
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fetch_error$34
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fetch_error$35
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fetch_error$35$next
  process $group_16
    assign \payload__fetch_error$34 1'0
    assign \payload__fetch_error$34 \payload__fetch_error$35
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 30 \payload__fetch_badaddr$36
  attribute \init 30'000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 30 \payload__fetch_badaddr$37
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 30 \payload__fetch_badaddr$37$next
  process $group_17
    assign \payload__fetch_badaddr$36 30'000000000000000000000000000000
    assign \payload__fetch_badaddr$36 \payload__fetch_badaddr$37
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__illegal
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__illegal$38
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__illegal$38$next
  process $group_18
    assign \payload__illegal 1'0
    assign \payload__illegal \payload__illegal$38
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rd
  attribute \init 5'00000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rd$39
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rd$39$next
  process $group_19
    assign \payload__rd 5'00000
    assign \payload__rd \payload__rd$39
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rs1
  attribute \init 5'00000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rs1$40
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rs1$40$next
  process $group_20
    assign \payload__rs1 5'00000
    assign \payload__rs1 \payload__rs1$40
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rd_we
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rd_we$41
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rd_we$41$next
  process $group_21
    assign \payload__rd_we 1'0
    assign \payload__rd_we \payload__rd_we$41
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rs1_re
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rs1_re$42
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rs1_re$42$next
  process $group_22
    assign \payload__rs1_re 1'0
    assign \payload__rs1_re \payload__rs1_re$42
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__src1
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__src1$43
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__src1$43$next
  process $group_23
    assign \payload__src1 32'00000000000000000000000000000000
    assign \payload__src1 \payload__src1$43
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__src2
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__src2$44
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__src2$44$next
  process $group_24
    assign \payload__src2 32'00000000000000000000000000000000
    assign \payload__src2 \payload__src2$44
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__store_operand
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__store_operand$45
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__store_operand$45$next
  process $group_25
    assign \payload__store_operand 32'00000000000000000000000000000000
    assign \payload__store_operand \payload__store_operand$45
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__bypass_x
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__bypass_x$46
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__bypass_x$46$next
  process $group_26
    assign \payload__bypass_x 1'0
    assign \payload__bypass_x \payload__bypass_x$46
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__bypass_m
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__bypass_m$47
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__bypass_m$47$next
  process $group_27
    assign \payload__bypass_m 1'0
    assign \payload__bypass_m \payload__bypass_m$47
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 3 \payload__funct3
  attribute \init 3'000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 3 \payload__funct3$48
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 3 \payload__funct3$48$next
  process $group_28
    assign \payload__funct3 3'000
    assign \payload__funct3 \payload__funct3$48
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__load
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__load$49
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__load$49$next
  process $group_29
    assign \payload__load 1'0
    assign \payload__load \payload__load$49
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__store
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__store$50
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__store$50$next
  process $group_30
    assign \payload__store 1'0
    assign \payload__store \payload__store$50
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__adder_sub
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__adder_sub$51
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__adder_sub$51$next
  process $group_31
    assign \payload__adder_sub 1'0
    assign \payload__adder_sub \payload__adder_sub$51
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__logic
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__logic$52
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__logic$52$next
  process $group_32
    assign \payload__logic 1'0
    assign \payload__logic \payload__logic$52
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__multiply
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__multiply$53
  process $group_33
    assign \payload__multiply 1'0
    assign \payload__multiply \payload__multiply$53
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__divide
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__divide$54
  process $group_34
    assign \payload__divide 1'0
    assign \payload__divide \payload__divide$54
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__shift
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__shift$55
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__shift$55$next
  process $group_35
    assign \payload__shift 1'0
    assign \payload__shift \payload__shift$55
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__direction
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__direction$56
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__direction$56$next
  process $group_36
    assign \payload__direction 1'0
    assign \payload__direction \payload__direction$56
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__sext
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__sext$57
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__sext$57$next
  process $group_37
    assign \payload__sext 1'0
    assign \payload__sext \payload__sext$57
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__jump
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__jump$58
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__jump$58$next
  process $group_38
    assign \payload__jump 1'0
    assign \payload__jump \payload__jump$58
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__compare
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__compare$59
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__compare$59$next
  process $group_39
    assign \payload__compare 1'0
    assign \payload__compare \payload__compare$59
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__branch
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__branch$60
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__branch$60$next
  process $group_40
    assign \payload__branch 1'0
    assign \payload__branch \payload__branch$60
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__branch_target
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__branch_target$61
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__branch_target$61$next
  process $group_41
    assign \payload__branch_target 32'00000000000000000000000000000000
    assign \payload__branch_target \payload__branch_target$61
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__branch_predict_taken
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__branch_predict_taken$62
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__branch_predict_taken$62$next
  process $group_42
    assign \payload__branch_predict_taken 1'0
    assign \payload__branch_predict_taken \payload__branch_predict_taken$62
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fence_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fence_i$next
  process $group_43
    assign \a_payload__fence_i 1'0
    assign \a_payload__fence_i \payload__fence_i
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr$63
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr$63$next
  process $group_44
    assign \payload__csr 1'0
    assign \payload__csr \payload__csr$63
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 12 \payload__csr_adr
  attribute \init 12'000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 12 \payload__csr_adr$64
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 12 \payload__csr_adr$64$next
  process $group_45
    assign \payload__csr_adr 12'000000000000
    assign \payload__csr_adr \payload__csr_adr$64
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr_we
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr_we$65
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr_we$65$next
  process $group_46
    assign \payload__csr_we 1'0
    assign \payload__csr_we \payload__csr_we$65
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ecall
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ecall$66
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ecall$66$next
  process $group_47
    assign \payload__ecall 1'0
    assign \payload__ecall \payload__ecall$66
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ebreak
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ebreak$67
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ebreak$67$next
  process $group_48
    assign \payload__ebreak 1'0
    assign \payload__ebreak \payload__ebreak$67
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__mret
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__mret$68
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__mret$68$next
  process $group_49
    assign \payload__mret 1'0
    assign \payload__mret \payload__mret$68
  end
  process $group_50
    assign \m_valid 1'0
    assign \m_valid \x_valid$15
  end
  process $group_51
    assign \x_stall$16 1'0
    assign \x_stall$16 \m_stall
  end
  process $group_52
    assign \m_kill 1'0
    assign \m_kill \x_kill$17
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$69
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$70
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$70$next
  process $group_53
    assign \payload__pc$69 32'00000000000000000000000000000000
    assign \payload__pc$69 \payload__pc$70
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__instruction$71
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__instruction$72
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__instruction$72$next
  process $group_54
    assign \payload__instruction$71 32'00000000000000000000000000000000
    assign \payload__instruction$71 \payload__instruction$72
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fetch_error$73
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fetch_error$74
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__fetch_error$74$next
  process $group_55
    assign \payload__fetch_error$73 1'0
    assign \payload__fetch_error$73 \payload__fetch_error$74
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 30 \payload__fetch_badaddr$75
  attribute \init 30'000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 30 \payload__fetch_badaddr$76
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 30 \payload__fetch_badaddr$76$next
  process $group_56
    assign \payload__fetch_badaddr$75 30'000000000000000000000000000000
    assign \payload__fetch_badaddr$75 \payload__fetch_badaddr$76
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__illegal$77
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__illegal$78
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__illegal$78$next
  process $group_57
    assign \payload__illegal$77 1'0
    assign \payload__illegal$77 \payload__illegal$78
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__loadstore_misaligned
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__loadstore_misaligned$79
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__loadstore_misaligned$79$next
  process $group_58
    assign \payload__loadstore_misaligned 1'0
    assign \payload__loadstore_misaligned \payload__loadstore_misaligned$79
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ecall$80
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ecall$81
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ecall$81$next
  process $group_59
    assign \payload__ecall$80 1'0
    assign \payload__ecall$80 \payload__ecall$81
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ebreak$82
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ebreak$83
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__ebreak$83$next
  process $group_60
    assign \payload__ebreak$82 1'0
    assign \payload__ebreak$82 \payload__ebreak$83
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rd$84
  attribute \init 5'00000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rd$85
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rd$85$next
  process $group_61
    assign \payload__rd$84 5'00000
    assign \payload__rd$84 \payload__rd$85
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rd_we$86
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rd_we$87
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rd_we$87$next
  process $group_62
    assign \payload__rd_we$86 1'0
    assign \payload__rd_we$86 \payload__rd_we$87
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__bypass_m$88
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__bypass_m$89
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__bypass_m$89$next
  process $group_63
    assign \payload__bypass_m$88 1'0
    assign \payload__bypass_m$88 \payload__bypass_m$89
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 3 \payload__funct3$90
  attribute \init 3'000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 3 \payload__funct3$91
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 3 \payload__funct3$91$next
  process $group_64
    assign \payload__funct3$90 3'000
    assign \payload__funct3$90 \payload__funct3$91
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__result
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__result$92
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__result$92$next
  process $group_65
    assign \payload__result 32'00000000000000000000000000000000
    assign \payload__result \payload__result$92
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__shift$93
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__shift$94
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__shift$94$next
  process $group_66
    assign \payload__shift$93 1'0
    assign \payload__shift$93 \payload__shift$94
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__load$95
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__load$96
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__load$96$next
  process $group_67
    assign \payload__load$95 1'0
    assign \payload__load$95 \payload__load$96
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__store$97
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__store$98
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__store$98$next
  process $group_68
    assign \payload__store$97 1'0
    assign \payload__store$97 \payload__store$98
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__store_data
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__store_data$99
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__store_data$99$next
  process $group_69
    assign \payload__store_data 32'00000000000000000000000000000000
    assign \payload__store_data \payload__store_data$99
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__compare$100
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__compare$101
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__compare$101$next
  process $group_70
    assign \payload__compare$100 1'0
    assign \payload__compare$100 \payload__compare$101
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__multiply$102
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__multiply$103
  process $group_71
    assign \payload__multiply$102 1'0
    assign \payload__multiply$102 \payload__multiply$103
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__divide$104
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__divide$105
  process $group_72
    assign \payload__divide$104 1'0
    assign \payload__divide$104 \payload__divide$105
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__condition_met
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__condition_met$106
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__condition_met$106$next
  process $group_73
    assign \payload__condition_met 1'0
    assign \payload__condition_met \payload__condition_met$106
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__branch_target$107
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__branch_target$108
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__branch_target$108$next
  process $group_74
    assign \payload__branch_target$107 32'00000000000000000000000000000000
    assign \payload__branch_target$107 \payload__branch_target$108
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__branch_taken$next
  process $group_75
    assign \a_payload__branch_taken 1'0
    assign \a_payload__branch_taken \payload__branch_taken
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__branch_predict_taken$109
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__branch_predict_taken$109$next
  process $group_76
    assign \a_payload__branch_predict_taken 1'0
    assign \a_payload__branch_predict_taken \payload__branch_predict_taken$109
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr$110
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr$111
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr$111$next
  process $group_77
    assign \payload__csr$110 1'0
    assign \payload__csr$110 \payload__csr$111
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 12 \payload__csr_adr$112
  attribute \init 12'000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 12 \payload__csr_adr$113
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 12 \payload__csr_adr$113$next
  process $group_78
    assign \payload__csr_adr$112 12'000000000000
    assign \payload__csr_adr$112 \payload__csr_adr$113
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr_we$114
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr_we$115
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__csr_we$115$next
  process $group_79
    assign \payload__csr_we$114 1'0
    assign \payload__csr_we$114 \payload__csr_we$115
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__csr_result
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__csr_result$116
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__csr_result$116$next
  process $group_80
    assign \payload__csr_result 32'00000000000000000000000000000000
    assign \payload__csr_result \payload__csr_result$116
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__mret$117
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__mret$117$next
  process $group_81
    assign \a_payload__mret 1'0
    assign \a_payload__mret \payload__mret$117
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__exception
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__exception$118
  process $group_82
    assign \payload__exception 1'0
    assign \payload__exception \payload__exception$118
  end
  process $group_83
    assign \w_valid 1'0
    assign \w_valid \m_valid$19
  end
  process $group_84
    assign \m_stall$20 1'0
    assign \m_stall$20 \w_stall
  end
  process $group_85
    assign \w_kill 1'0
    assign \w_kill \m_kill$21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$119
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$120
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__pc$120$next
  process $group_86
    assign \payload__pc$119 32'00000000000000000000000000000000
    assign \payload__pc$119 \payload__pc$120
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rd$121
  attribute \init 5'00000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rd$122
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 5 \payload__rd$122$next
  process $group_87
    assign \payload__rd$121 5'00000
    assign \payload__rd$121 \payload__rd$122
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rd_we$123
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rd_we$124
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__rd_we$124$next
  process $group_88
    assign \payload__rd_we$123 1'0
    assign \payload__rd_we$123 \payload__rd_we$124
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 3 \payload__funct3$125
  attribute \init 3'000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 3 \payload__funct3$126
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 3 \payload__funct3$126$next
  process $group_89
    assign \payload__funct3$125 3'000
    assign \payload__funct3$125 \payload__funct3$126
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__result$127
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__result$128
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__result$128$next
  process $group_90
    assign \payload__result$127 32'00000000000000000000000000000000
    assign \payload__result$127 \payload__result$128
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__load$129
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__load$130
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__load$130$next
  process $group_91
    assign \payload__load$129 1'0
    assign \payload__load$129 \payload__load$130
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__load_data
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__load_data$131
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 \payload__load_data$131$next
  process $group_92
    assign \payload__load_data 32'00000000000000000000000000000000
    assign \payload__load_data \payload__load_data$131
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__multiply$132
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__multiply$133
  process $group_93
    assign \payload__multiply$132 1'0
    assign \payload__multiply$132 \payload__multiply$133
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 1 \payload__exception$134
  process $group_94
    assign \payload__exception$134 1'0
    assign \payload__exception$134 \m_payload__exception
  end
  process $group_95
    assign \a_valid$1 1'0
    assign \a_valid$1 1'1
  end
  process $group_96
    assign \pc_sel_f_pc 32'00000000000000000000000000000000
    assign \pc_sel_f_pc \payload__pc [31:0]
  end
  process $group_97
    assign \pc_sel_d_pc 32'00000000000000000000000000000000
    assign \pc_sel_d_pc \payload__pc$25
  end
  process $group_98
    assign \pc_sel_d_branch_predict_taken 1'0
    assign \pc_sel_d_branch_predict_taken \a_d_branch_taken
  end
  process $group_99
    assign \pc_sel_d_branch_target 32'00000000000000000000000000000000
    assign \pc_sel_d_branch_target \predict_d_branch_target
  end
  process $group_100
    assign \pc_sel_d_valid 1'0
    assign \pc_sel_d_valid \a_valid$2
  end
  process $group_101
    assign \pc_sel_x_pc 32'00000000000000000000000000000000
    assign \pc_sel_x_pc \payload__pc$30
  end
  process $group_102
    assign \pc_sel_x_fence_i 1'0
    assign \pc_sel_x_fence_i \a_payload__fence_i
  end
  process $group_103
    assign \pc_sel_x_valid 1'0
    assign \pc_sel_x_valid \a_valid$3
  end
  process $group_104
    assign \pc_sel_m_branch_predict_taken 1'0
    assign \pc_sel_m_branch_predict_taken \a_payload__branch_predict_taken
  end
  process $group_105
    assign \pc_sel_m_branch_taken 1'0
    assign \pc_sel_m_branch_taken \a_payload__branch_taken
  end
  process $group_106
    assign \pc_sel_m_branch_target 32'00000000000000000000000000000000
    assign \pc_sel_m_branch_target \payload__branch_target$107
  end
  process $group_107
    assign \pc_sel_m_exception 1'0
    assign \pc_sel_m_exception \a_m_raise
  end
  process $group_108
    assign \pc_sel_m_mret 1'0
    assign \pc_sel_m_mret \a_payload__mret
  end
  process $group_109
    assign \pc_sel_m_valid 1'0
    assign \pc_sel_m_valid \a_valid$4
  end
  process $group_110
    assign \pc_sel_mtvec_r_base 30'000000000000000000000000000000
    assign \pc_sel_mtvec_r_base \exception_mtvec__r__base
  end
  process $group_111
    assign \pc_sel_mepc_r_base 30'000000000000000000000000000000
    assign \pc_sel_mepc_r_base \exception_mepc__r__base
  end
  process $group_112
    assign \fetch_a_pc 32'00000000000000000000000000000000
    assign \fetch_a_pc \pc_sel_a_pc
  end
  process $group_113
    assign \fetch_a_stall 1'0
    assign \fetch_a_stall \a_stall$5
  end
  process $group_114
    assign \fetch_a_valid 1'0
    assign \fetch_a_valid \a_valid$1
  end
  process $group_115
    assign \fetch_f_stall 1'0
    assign \fetch_f_stall \f_stall$9
  end
  process $group_116
    assign \fetch_f_valid 1'0
    assign \fetch_f_valid \f_valid$10
  end
  process $group_117
    assign \ibus__adr 30'000000000000000000000000000000
    assign \ibus__adr \fetch_ibus__adr
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 32 \ibus__dat_w
  process $group_118
    assign \ibus__dat_w 32'00000000000000000000000000000000
    assign \ibus__dat_w \fetch_ibus__dat_w
  end
  process $group_119
    assign \fetch_ibus__dat_r 32'00000000000000000000000000000000
    assign \fetch_ibus__dat_r \ibus__dat_r
  end
  process $group_120
    assign \ibus__sel 4'0000
    assign \ibus__sel \fetch_ibus__sel
  end
  process $group_121
    assign \ibus__cyc 1'0
    assign \ibus__cyc \fetch_ibus__cyc
  end
  process $group_122
    assign \ibus__stb 1'0
    assign \ibus__stb \fetch_ibus__stb
  end
  process $group_123
    assign \fetch_ibus__ack 1'0
    assign \fetch_ibus__ack \ibus__ack
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 1 \ibus__we
  process $group_124
    assign \ibus__we 1'0
    assign \ibus__we \fetch_ibus__we
  end
  process $group_125
    assign \ibus__cti 3'000
    assign \ibus__cti \fetch_ibus__cti
  end
  process $group_126
    assign \ibus__bte 2'00
    assign \ibus__bte \fetch_ibus__bte
  end
  process $group_127
    assign \fetch_ibus__err 1'0
    assign \fetch_ibus__err \ibus__err
  end
  process $group_128
    assign \fetch_f_pc 32'00000000000000000000000000000000
    assign \fetch_f_pc \payload__pc [31:0]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:353"
  wire width 1 $135
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:353"
  cell $and $136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_payload__fence_i
    connect \B \a_valid$3
    connect \Y $135
  end
  process $group_129
    assign \fetch_a_flush 1'0
    assign \fetch_a_flush $135
  end
  process $group_130
    assign \decoder_instruction 32'00000000000000000000000000000000
    assign \decoder_instruction \payload__instruction
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:376"
  wire width 1 $137
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:376"
  cell $not $138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $137
  end
  process $group_131
    assign \gprf_rp1__addr 5'00000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:376"
    switch { $137 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:376"
      case 1'1
        assign \gprf_rp1__addr \fetch_f_instruction [19:15]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:378"
      case
        assign \gprf_rp1__addr \decoder_rs1
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:381"
  wire width 1 $139
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:381"
  cell $not $140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $139
  end
  process $group_132
    assign \gprf_rp2__addr 5'00000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:381"
    switch { $139 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:381"
      case 1'1
        assign \gprf_rp2__addr \fetch_f_instruction [24:20]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:383"
      case
        assign \gprf_rp2__addr \decoder_rs2
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:386"
  wire width 1 $141
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:386"
  cell $not $142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall$9
    connect \Y $141
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:387"
  wire width 13 $143
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:387"
  cell $pos $144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A \fetch_f_instruction [31:20]
    connect \Y $143
  end
  process $group_133
    assign \csrf_rp__addr$next \csrf_rp__addr
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:386"
    switch { $141 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:386"
      case 1'1
        assign \csrf_rp__addr$next $143
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \csrf_rp__addr$next 13'0000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:388"
  wire width 1 $145
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:388"
  cell $and $146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_csr
    connect \B \a_valid$2
    connect \Y $145
  end
  process $group_134
    assign \csrf_rp__en 1'0
    assign \csrf_rp__en $145
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:396"
  wire width 3 $147
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:396"
  cell $or $148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 3
    connect \A \payload__funct3
    connect \B 3'100
    connect \Y $147
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:399"
  wire width 3 $149
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:399"
  cell $mux $150
    parameter \WIDTH 3
    connect \A \payload__funct3
    connect \B $147
    connect \S \payload__csr
    connect \Y $149
  end
  process $group_135
    assign \logic_op 3'000
    assign \logic_op $149
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:395"
  wire width 32 $151
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 $152
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  cell $pos $153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \payload__rs1
    connect \Y $152
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:394"
  wire width 32 $154
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:394"
  cell $mux $155
    parameter \WIDTH 32
    connect \A \payload__src1
    connect \B $152
    connect \S \payload__funct3 [2]
    connect \Y $154
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:395"
  cell $not $156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $154
    connect \Y $151
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 $157
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  cell $pos $158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \payload__rs1
    connect \Y $157
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:394"
  wire width 32 $159
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:394"
  cell $mux $160
    parameter \WIDTH 32
    connect \A \payload__src1
    connect \B $157
    connect \S \payload__funct3 [2]
    connect \Y $159
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:395"
  wire width 32 $161
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:392"
  wire width 1 $162
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:392"
  cell $and $163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__funct3 [1]
    connect \B \payload__funct3 [0]
    connect \Y $162
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:395"
  cell $mux $164
    parameter \WIDTH 32
    connect \A $159
    connect \B $151
    connect \S $162
    connect \Y $161
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:400"
  wire width 32 $165
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:400"
  cell $mux $166
    parameter \WIDTH 32
    connect \A \payload__src1
    connect \B $161
    connect \S \payload__csr
    connect \Y $165
  end
  process $group_136
    assign \logic_src1 32'00000000000000000000000000000000
    assign \logic_src1 $165
  end
  process $group_137
    assign \logic_src2 32'00000000000000000000000000000000
    assign \logic_src2 \payload__src2
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:405"
  wire width 1 $167
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:405"
  cell $and $168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_adder
    connect \B \decoder_adder_sub
    connect \Y $167
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:405"
  wire width 1 $169
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:405"
  cell $or $170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $167
    connect \B \decoder_compare
    connect \Y $169
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:405"
  wire width 1 $171
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:405"
  cell $or $172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $169
    connect \B \decoder_branch
    connect \Y $171
  end
  process $group_138
    assign \adder_d_sub 1'0
    assign \adder_d_sub $171
  end
  process $group_139
    assign \adder_d_stall 1'0
    assign \adder_d_stall \d_stall$14
  end
  process $group_140
    assign \adder_x_src1 32'00000000000000000000000000000000
    assign \adder_x_src1 \payload__src1
  end
  process $group_141
    assign \adder_x_src2 32'00000000000000000000000000000000
    assign \adder_x_src2 \payload__src2
  end
  process $group_142
    assign \shifter_x_direction 1'0
    assign \shifter_x_direction \payload__direction
  end
  process $group_143
    assign \shifter_x_sext 1'0
    assign \shifter_x_sext \payload__sext
  end
  process $group_144
    assign \shifter_x_shamt 5'00000
    assign \shifter_x_shamt \payload__src2 [4:0]
  end
  process $group_145
    assign \shifter_x_src1 32'00000000000000000000000000000000
    assign \shifter_x_src1 \payload__src1
  end
  process $group_146
    assign \shifter_x_stall 1'0
    assign \shifter_x_stall \x_stall$18
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:442"
  wire width 3 $173
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:442"
  cell $sshl $174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \payload__funct3 [1:0]
    connect \B 1'1
    connect \Y $173
  end
  process $group_147
    assign \compare_op 3'000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:441"
    switch { \payload__compare }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:441"
      case 1'1
        assign \compare_op $173
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:443"
      case
        assign \compare_op \payload__funct3
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:447"
  wire width 1 $175
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:447"
  cell $eq $176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \payload__src1
    connect \B \payload__src2
    connect \Y $175
  end
  process $group_148
    assign \compare_zero 1'0
    assign \compare_zero $175
  end
  process $group_149
    assign \compare_negative 1'0
    assign \compare_negative \adder_x_result [31]
  end
  process $group_150
    assign \compare_overflow 1'0
    assign \compare_overflow \adder_x_overflow
  end
  process $group_151
    assign \compare_carry 1'0
    assign \compare_carry \adder_x_carry
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:159"
  wire width 32 \external_interrupt
  process $group_152
    assign \exception_external_interrupt 32'00000000000000000000000000000000
    assign \exception_external_interrupt \external_interrupt
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:160"
  wire width 1 \timer_interrupt
  process $group_153
    assign \exception_timer_interrupt 1'0
    assign \exception_timer_interrupt \timer_interrupt
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:161"
  wire width 1 \software_interrupt
  process $group_154
    assign \exception_software_interrupt 1'0
    assign \exception_software_interrupt \software_interrupt
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:458"
  wire width 1 $177
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:458"
  cell $reduce_bool $178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \payload__branch_target$107 [1:0]
    connect \Y $177
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:457"
  wire width 1 $179
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:457"
  cell $and $180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_payload__branch_taken
    connect \B $177
    connect \Y $179
  end
  process $group_155
    assign \exception_m_fetch_misaligned 1'0
    assign \exception_m_fetch_misaligned $179
  end
  process $group_156
    assign \exception_m_fetch_error 1'0
    assign \exception_m_fetch_error \payload__fetch_error$73
  end
  process $group_157
    assign \exception_m_fetch_badaddr 30'000000000000000000000000000000
    assign \exception_m_fetch_badaddr \payload__fetch_badaddr$75
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:461"
  wire width 1 $181
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:461"
  cell $and $182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__load$95
    connect \B \payload__loadstore_misaligned
    connect \Y $181
  end
  process $group_158
    assign \exception_m_load_misaligned 1'0
    assign \exception_m_load_misaligned $181
  end
  process $group_159
    assign \exception_m_load_error 1'0
    assign \exception_m_load_error \loadstore_m_load_error
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:464"
  wire width 1 $183
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:464"
  cell $and $184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__store$97
    connect \B \payload__loadstore_misaligned
    connect \Y $183
  end
  process $group_160
    assign \exception_m_store_misaligned 1'0
    assign \exception_m_store_misaligned $183
  end
  process $group_161
    assign \exception_m_store_error 1'0
    assign \exception_m_store_error \loadstore_m_store_error
  end
  process $group_162
    assign \exception_m_loadstore_badaddr 30'000000000000000000000000000000
    assign \exception_m_loadstore_badaddr \loadstore_m_badaddr
  end
  process $group_163
    assign \exception_m_branch_target 32'00000000000000000000000000000000
    assign \exception_m_branch_target \payload__branch_target$107
  end
  process $group_164
    assign \exception_m_illegal 1'0
    assign \exception_m_illegal \payload__illegal$77
  end
  process $group_165
    assign \exception_m_ecall 1'0
    assign \exception_m_ecall \payload__ecall$80
  end
  process $group_166
    assign \exception_m_pc 32'00000000000000000000000000000000
    assign \exception_m_pc \payload__pc$69
  end
  process $group_167
    assign \exception_m_instruction 32'00000000000000000000000000000000
    assign \exception_m_instruction \payload__instruction$71
  end
  process $group_168
    assign \exception_m_result 32'00000000000000000000000000000000
    assign \exception_m_result \payload__result
  end
  process $group_169
    assign \exception_m_mret 1'0
    assign \exception_m_mret \a_payload__mret
  end
  process $group_170
    assign \exception_m_stall 1'0
    assign \exception_m_stall \m_stall
  end
  process $group_171
    assign \exception_m_valid 1'0
    assign \exception_m_valid \a_valid$4
  end
  process $group_172
    assign \exception_m_ebreak 1'0
    assign \exception_m_ebreak \payload__ebreak$82
  end
  process $group_173
    assign \data_sel_x_offset 2'00
    assign \data_sel_x_offset \adder_x_result [1:0]
  end
  process $group_174
    assign \data_sel_x_funct3 3'000
    assign \data_sel_x_funct3 \payload__funct3
  end
  process $group_175
    assign \data_sel_x_store_operand 32'00000000000000000000000000000000
    assign \data_sel_x_store_operand \payload__store_operand
  end
  process $group_176
    assign \data_sel_w_offset 2'00
    assign \data_sel_w_offset \payload__result$127 [1:0]
  end
  process $group_177
    assign \data_sel_w_funct3 3'000
    assign \data_sel_w_funct3 \payload__funct3$125
  end
  process $group_178
    assign \data_sel_w_load_data 32'00000000000000000000000000000000
    assign \data_sel_w_load_data \payload__load_data
  end
  process $group_179
    assign \loadstore_x_addr 32'00000000000000000000000000000000
    assign \loadstore_x_addr \adder_x_result
  end
  process $group_180
    assign \loadstore_x_mask 4'0000
    assign \loadstore_x_mask \data_sel_x_mask
  end
  process $group_181
    assign \loadstore_x_load 1'0
    assign \loadstore_x_load \payload__load
  end
  process $group_182
    assign \loadstore_x_store 1'0
    assign \loadstore_x_store \payload__store
  end
  process $group_183
    assign \loadstore_x_store_data 32'00000000000000000000000000000000
    assign \loadstore_x_store_data \data_sel_x_store_data
  end
  process $group_184
    assign \loadstore_x_stall 1'0
    assign \loadstore_x_stall \x_stall$18
  end
  process $group_185
    assign \loadstore_x_valid 1'0
    assign \loadstore_x_valid \a_valid$3
  end
  process $group_186
    assign \loadstore_m_stall 1'0
    assign \loadstore_m_stall \m_stall$22
  end
  process $group_187
    assign \loadstore_m_valid 1'0
    assign \loadstore_m_valid \a_valid$4
  end
  process $group_188
    assign \dbus__adr 30'000000000000000000000000000000
    assign \dbus__adr \loadstore_dbus__adr
  end
  process $group_189
    assign \dbus__dat_w 32'00000000000000000000000000000000
    assign \dbus__dat_w \loadstore_dbus__dat_w
  end
  process $group_190
    assign \loadstore_dbus__dat_r 32'00000000000000000000000000000000
    assign \loadstore_dbus__dat_r \dbus__dat_r
  end
  process $group_191
    assign \dbus__sel 4'0000
    assign \dbus__sel \loadstore_dbus__sel
  end
  process $group_192
    assign \dbus__cyc 1'0
    assign \dbus__cyc \loadstore_dbus__cyc
  end
  process $group_193
    assign \dbus__stb 1'0
    assign \dbus__stb \loadstore_dbus__stb
  end
  process $group_194
    assign \loadstore_dbus__ack 1'0
    assign \loadstore_dbus__ack \dbus__ack
  end
  process $group_195
    assign \dbus__we 1'0
    assign \dbus__we \loadstore_dbus__we
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 3 \dbus__cti$185
  process $group_196
    assign \dbus__cti 3'000
    assign \dbus__cti \dbus__cti$185
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/loadstore.py:77"
  wire width 2 \dbus__bte$186
  process $group_197
    assign \dbus__bte 2'00
    assign \dbus__bte \dbus__bte$186
  end
  process $group_198
    assign \loadstore_dbus__err 1'0
    assign \loadstore_dbus__err \dbus__err
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:544"
  wire width 1 \d_raw_rs1_x
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
  wire width 1 $187
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
  cell $ne $188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__rd
    connect \B 1'0
    connect \Y $187
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
  wire width 1 $189
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
  cell $and $190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $187
    connect \B \payload__rd_we
    connect \Y $189
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:553"
  wire width 1 $191
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:553"
  cell $eq $192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd
    connect \B \decoder_rs1
    connect \Y $191
  end
  process $group_199
    assign \d_raw_rs1_x 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
    switch { $189 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
      case 1'1
        assign \d_raw_rs1_x $191
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:547"
  wire width 1 \d_raw_rs2_x
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
  wire width 1 $193
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
  cell $ne $194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__rd
    connect \B 1'0
    connect \Y $193
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
  wire width 1 $195
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
  cell $and $196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $193
    connect \B \payload__rd_we
    connect \Y $195
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:554"
  wire width 1 $197
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:554"
  cell $eq $198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd
    connect \B \decoder_rs2
    connect \Y $197
  end
  process $group_200
    assign \d_raw_rs2_x 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
    switch { $195 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:551"
      case 1'1
        assign \d_raw_rs2_x $197
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:545"
  wire width 1 \d_raw_rs1_m
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
  wire width 1 $199
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
  cell $ne $200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__rd$84
    connect \B 1'0
    connect \Y $199
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
  wire width 1 $201
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
  cell $and $202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $199
    connect \B \payload__rd_we$86
    connect \Y $201
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:559"
  wire width 1 $203
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:559"
  cell $eq $204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd$84
    connect \B \decoder_rs1
    connect \Y $203
  end
  process $group_201
    assign \d_raw_rs1_m 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
    switch { $201 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
      case 1'1
        assign \d_raw_rs1_m $203
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:548"
  wire width 1 \d_raw_rs2_m
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
  wire width 1 $205
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
  cell $ne $206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__rd$84
    connect \B 1'0
    connect \Y $205
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
  wire width 1 $207
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
  cell $and $208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $205
    connect \B \payload__rd_we$86
    connect \Y $207
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:560"
  wire width 1 $209
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:560"
  cell $eq $210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd$84
    connect \B \decoder_rs2
    connect \Y $209
  end
  process $group_202
    assign \d_raw_rs2_m 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
    switch { $207 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:557"
      case 1'1
        assign \d_raw_rs2_m $209
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:546"
  wire width 1 \d_raw_rs1_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
  wire width 1 $211
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
  cell $ne $212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__rd$121
    connect \B 1'0
    connect \Y $211
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
  wire width 1 $213
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
  cell $and $214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $211
    connect \B \payload__rd_we$123
    connect \Y $213
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:565"
  wire width 1 $215
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:565"
  cell $eq $216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd$121
    connect \B \decoder_rs1
    connect \Y $215
  end
  process $group_203
    assign \d_raw_rs1_w 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
    switch { $213 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
      case 1'1
        assign \d_raw_rs1_w $215
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:549"
  wire width 1 \d_raw_rs2_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
  wire width 1 $217
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
  cell $ne $218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__rd$121
    connect \B 1'0
    connect \Y $217
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
  wire width 1 $219
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
  cell $and $220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $217
    connect \B \payload__rd_we$123
    connect \Y $219
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:566"
  wire width 1 $221
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:566"
  cell $eq $222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd$121
    connect \B \decoder_rs2
    connect \Y $221
  end
  process $group_204
    assign \d_raw_rs2_w 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
    switch { $219 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:563"
      case 1'1
        assign \d_raw_rs2_w $221
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:569"
  wire width 1 \d_raw_csr_x
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 $223
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  cell $pos $224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \payload__csr_adr
    connect \Y $223
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:573"
  wire width 1 $225
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:573"
  cell $eq $226
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $223
    connect \B \decoder_immediate
    connect \Y $225
  end
  process $group_205
    assign \d_raw_csr_x 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:572"
    switch { \payload__csr_we }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:572"
      case 1'1
        assign \d_raw_csr_x $225
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:570"
  wire width 1 \d_raw_csr_m
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 $227
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  cell $pos $228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \payload__csr_adr$112
    connect \Y $227
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:576"
  wire width 1 $229
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:576"
  cell $eq $230
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $227
    connect \B \decoder_immediate
    connect \Y $229
  end
  process $group_206
    assign \d_raw_csr_m 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:575"
    switch { \payload__csr_we$114 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:575"
      case 1'1
        assign \d_raw_csr_m $229
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:578"
  wire width 1 \d_lock_x
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:582"
  wire width 1 $231
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:582"
  cell $not $232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__bypass_x
    connect \Y $231
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:583"
  wire width 1 $233
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:583"
  cell $and $234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs1_re
    connect \B \d_raw_rs1_x
    connect \Y $233
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:584"
  wire width 1 $235
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:584"
  cell $and $236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs2_re
    connect \B \d_raw_rs2_x
    connect \Y $235
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:583"
  wire width 1 $237
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:583"
  cell $or $238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $233
    connect \B $235
    connect \Y $237
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:585"
  wire width 1 $239
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:585"
  cell $and $240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_csr
    connect \B \d_raw_csr_x
    connect \Y $239
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:583"
  wire width 1 $241
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:583"
  cell $or $242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $237
    connect \B $239
    connect \Y $241
  end
  process $group_207
    assign \d_lock_x 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:582"
    switch { $231 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:582"
      case 1'1
        assign \d_lock_x $241
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:579"
  wire width 1 \d_lock_m
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:587"
  wire width 1 $243
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:587"
  cell $not $244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__bypass_m$88
    connect \Y $243
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:588"
  wire width 1 $245
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:588"
  cell $and $246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs1_re
    connect \B \d_raw_rs1_m
    connect \Y $245
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:589"
  wire width 1 $247
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:589"
  cell $and $248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs2_re
    connect \B \d_raw_rs2_m
    connect \Y $247
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:588"
  wire width 1 $249
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:588"
  cell $or $250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $245
    connect \B $247
    connect \Y $249
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:590"
  wire width 1 $251
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:590"
  cell $and $252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_csr
    connect \B \d_raw_csr_m
    connect \Y $251
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:588"
  wire width 1 $253
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:588"
  cell $or $254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $249
    connect \B $251
    connect \Y $253
  end
  process $group_208
    assign \d_lock_m 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:587"
    switch { $243 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:587"
      case 1'1
        assign \d_lock_m $253
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:592"
  wire width 1 $255
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:592"
  cell $and $256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_lock_x
    connect \B \a_valid$3
    connect \Y $255
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:592"
  wire width 1 $257
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:592"
  cell $and $258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_lock_m
    connect \B \a_valid$4
    connect \Y $257
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:592"
  wire width 1 $259
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:592"
  cell $or $260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $255
    connect \B $257
    connect \Y $259
  end
  process $group_209
    assign \d_d_lock 1'0
    assign \d_d_lock $259
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:601"
  wire width 32 \x_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:607"
  wire width 33 $261
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:607"
  wire width 33 $262
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:607"
  cell $add $263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 33
    connect \A \payload__pc$30
    connect \B 3'100
    connect \Y $262
  end
  connect $261 $262
  process $group_210
    assign \x_result 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:606"
    switch { \payload__csr \payload__logic \payload__jump }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:606"
      case 3'--1
        assign \x_result $261 [31:0]
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:608"
      case 3'-1-
        assign \x_result \logic_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:610"
      case 3'1--
        assign \x_result \payload__src2
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:612"
      case
        assign \x_result \adder_x_result
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:602"
  wire width 32 \m_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 $264
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  cell $pos $265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \payload__condition_met
    connect \Y $264
  end
  process $group_211
    assign \m_result 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:615"
    switch { \payload__shift$93 \payload__compare$100 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:615"
      case 2'-1
        assign \m_result $264
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:620"
      case 2'1-
        assign \m_result \shifter_m_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:622"
      case
        assign \m_result \payload__result
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:603"
  wire width 32 \w_result
  process $group_212
    assign \w_result 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:625"
    switch { \payload__load$129 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:625"
      case 1'1
        assign \w_result \data_sel_w_load_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:630"
      case
        assign \w_result \payload__result$127
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:604"
  wire width 32 \x_csr_result
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:395"
  wire width 32 $266
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 $267
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  cell $pos $268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \payload__rs1
    connect \Y $267
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:394"
  wire width 32 $269
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:394"
  cell $mux $270
    parameter \WIDTH 32
    connect \A \payload__src1
    connect \B $267
    connect \S \payload__funct3 [2]
    connect \Y $269
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:395"
  cell $not $271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $269
    connect \Y $266
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 32 $272
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  cell $pos $273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \payload__rs1
    connect \Y $272
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:394"
  wire width 32 $274
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:394"
  cell $mux $275
    parameter \WIDTH 32
    connect \A \payload__src1
    connect \B $272
    connect \S \payload__funct3 [2]
    connect \Y $274
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:395"
  wire width 32 $276
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:392"
  wire width 1 $277
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:392"
  cell $and $278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__funct3 [1]
    connect \B \payload__funct3 [0]
    connect \Y $277
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:395"
  cell $mux $279
    parameter \WIDTH 32
    connect \A $274
    connect \B $266
    connect \S $277
    connect \Y $276
  end
  process $group_213
    assign \x_csr_result 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:633"
    switch { \payload__funct3 [1] }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:633"
      case 1'1
        assign \x_csr_result \logic_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:635"
      case
        assign \x_csr_result $276
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:640"
  wire width 1 $280
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:640"
  cell $not $281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_m_raise
    connect \Y $280
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:640"
  wire width 1 $282
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:640"
  cell $not $283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$22
    connect \Y $282
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:640"
  wire width 1 $284
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:640"
  cell $and $285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $280
    connect \B $282
    connect \Y $284
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:641"
  wire width 1 $286
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:641"
  cell $and $287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__csr$110
    connect \B \payload__csr_we$114
    connect \Y $286
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:641"
  wire width 1 $288
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:641"
  cell $and $289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $286
    connect \B \a_valid$4
    connect \Y $288
  end
  process $group_214
    assign \csrf_wp__en 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:640"
    switch { $284 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:640"
      case 1'1
        assign \csrf_wp__en $288
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  wire width 13 $290
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/stage.py:49"
  cell $pos $291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A \payload__csr_adr$112
    connect \Y $290
  end
  process $group_215
    assign \csrf_wp__addr 13'0000000000000
    assign \csrf_wp__addr $290
  end
  process $group_216
    assign \csrf_wp__data 32'00000000000000000000000000000000
    assign \csrf_wp__data \payload__csr_result
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:662"
  wire width 1 $292
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:662"
  cell $ne $293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__rd$121
    connect \B 1'0
    connect \Y $292
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:662"
  wire width 1 $294
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:662"
  cell $not $295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__exception$134
    connect \Y $294
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:662"
  wire width 1 $296
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:662"
  cell $and $297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $292
    connect \B $294
    connect \Y $296
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:663"
  wire width 1 $298
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:663"
  cell $and $299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__rd_we$123
    connect \B \w_valid$23
    connect \Y $298
  end
  process $group_217
    assign \gprf_wp__en 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:662"
    switch { $296 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:662"
      case 1'1
        assign \gprf_wp__en $298
    end
  end
  process $group_218
    assign \gprf_wp__addr 5'00000
    assign \gprf_wp__addr \payload__rd$121
  end
  process $group_219
    assign \gprf_wp__data 32'00000000000000000000000000000000
    assign \gprf_wp__data \w_result
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:671"
  wire width 32 \d_src1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:678"
  wire width 1 $300
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:678"
  cell $eq $301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs1
    connect \B 1'0
    connect \Y $300
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:678"
  wire width 1 $302
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:678"
  cell $and $303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs1_re
    connect \B $300
    connect \Y $302
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:680"
  wire width 1 $304
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:680"
  cell $and $305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_raw_rs1_x
    connect \B \x_valid
    connect \Y $304
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:682"
  wire width 1 $306
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:682"
  cell $and $307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_raw_rs1_m
    connect \B \m_valid
    connect \Y $306
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:684"
  wire width 1 $308
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:684"
  cell $and $309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_raw_rs1_w
    connect \B \w_valid
    connect \Y $308
  end
  process $group_220
    assign \d_src1 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:674"
    switch { $308 $306 $304 $302 \decoder_auipc \decoder_lui }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:674"
      case 6'-----1
        assign \d_src1 32'00000000000000000000000000000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:676"
      case 6'----1-
        assign \d_src1 \payload__pc$25
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:678"
      case 6'---1--
        assign \d_src1 32'00000000000000000000000000000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:680"
      case 6'--1---
        assign \d_src1 \x_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:682"
      case 6'-1----
        assign \d_src1 \m_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:684"
      case 6'1-----
        assign \d_src1 \w_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:686"
      case
        assign \d_src1 \gprf_rp1__data
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:672"
  wire width 32 \d_src2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:691"
  wire width 1 $310
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:691"
  cell $not $311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs2_re
    connect \Y $310
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:693"
  wire width 1 $312
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:693"
  cell $eq $313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs2
    connect \B 1'0
    connect \Y $312
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:695"
  wire width 1 $314
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:695"
  cell $and $315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_raw_rs2_x
    connect \B \x_valid
    connect \Y $314
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:697"
  wire width 1 $316
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:697"
  cell $and $317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_raw_rs2_m
    connect \B \m_valid
    connect \Y $316
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:699"
  wire width 1 $318
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:699"
  cell $and $319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_raw_rs2_w
    connect \B \w_valid
    connect \Y $318
  end
  process $group_221
    assign \d_src2 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:689"
    switch { $318 $316 $314 $312 $310 \decoder_csr }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:689"
      case 6'-----1
        assign \d_src2 \csrf_rp__data
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:691"
      case 6'----1-
        assign \d_src2 \decoder_immediate
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:693"
      case 6'---1--
        assign \d_src2 32'00000000000000000000000000000000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:695"
      case 6'--1---
        assign \d_src2 \x_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:697"
      case 6'-1----
        assign \d_src2 \m_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:699"
      case 6'1-----
        assign \d_src2 \w_result
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:701"
      case
        assign \d_src2 \gprf_rp2__data
    end
  end
  process $group_222
    assign \predict_d_branch 1'0
    assign \predict_d_branch \decoder_branch
  end
  process $group_223
    assign \predict_d_jump 1'0
    assign \predict_d_jump \decoder_jump
  end
  process $group_224
    assign \predict_d_offset 32'00000000000000000000000000000000
    assign \predict_d_offset \decoder_immediate
  end
  process $group_225
    assign \predict_d_pc 32'00000000000000000000000000000000
    assign \predict_d_pc \payload__pc$25
  end
  process $group_226
    assign \predict_d_rs1_re 1'0
    assign \predict_d_rs1_re \decoder_rs1_re
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:848"
  wire width 1 $320
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:848"
  cell $not $321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall$5
    connect \Y $320
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:68"
  wire width 33 $322
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/units/fetch.py:68"
  cell $pos $323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \fetch_a_pc
    connect \Y $322
  end
  process $group_227
    assign \payload__pc$24$next \payload__pc$24
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:848"
    switch { $320 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:848"
      case 1'1
        assign \payload__pc$24$next $322
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__pc$24$next 33'111111111111111111111111111111100
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
  wire width 1 $324
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
  cell $not $325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall$9
    connect \Y $324
  end
  process $group_228
    assign \payload__pc$26$next \payload__pc$26
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
    switch { $324 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
      case 1'1
        assign \payload__pc$26$next \payload__pc [31:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__pc$26$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
  wire width 1 $326
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
  cell $not $327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall$9
    connect \Y $326
  end
  process $group_229
    assign \payload__instruction$27$next \payload__instruction$27
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
    switch { $326 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
      case 1'1
        assign \payload__instruction$27$next \fetch_f_instruction
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__instruction$27$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
  wire width 1 $328
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
  cell $not $329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall$9
    connect \Y $328
  end
  process $group_230
    assign \payload__fetch_error$28$next \payload__fetch_error$28
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
    switch { $328 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
      case 1'1
        assign \payload__fetch_error$28$next \fetch_f_fetch_error
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__fetch_error$28$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
  wire width 1 $330
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
  cell $not $331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall$9
    connect \Y $330
  end
  process $group_231
    assign \payload__fetch_badaddr$29$next \payload__fetch_badaddr$29
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
    switch { $330 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:853"
      case 1'1
        assign \payload__fetch_badaddr$29$next \fetch_f_badaddr
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__fetch_badaddr$29$next 30'000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:863"
  wire width 1 \d_adder_sub
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:865"
  wire width 1 $332
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:865"
  cell $and $333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_adder
    connect \B \decoder_adder_sub
    connect \Y $332
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:865"
  wire width 1 $334
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:865"
  cell $or $335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $332
    connect \B \decoder_compare
    connect \Y $334
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:865"
  wire width 1 $336
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:865"
  cell $or $337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $334
    connect \B \decoder_branch
    connect \Y $336
  end
  process $group_232
    assign \d_adder_sub 1'0
    assign \d_adder_sub $336
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $338
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $338
  end
  process $group_233
    assign \payload__pc$31$next \payload__pc$31
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $338 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__pc$31$next \payload__pc$25
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__pc$31$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $340
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $340
  end
  process $group_234
    assign \payload__instruction$33$next \payload__instruction$33
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $340 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__instruction$33$next \payload__instruction
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__instruction$33$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $342
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $342
  end
  process $group_235
    assign \payload__fetch_error$35$next \payload__fetch_error$35
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $342 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__fetch_error$35$next \payload__fetch_error
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__fetch_error$35$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $344
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $344
  end
  process $group_236
    assign \payload__fetch_badaddr$37$next \payload__fetch_badaddr$37
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $344 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__fetch_badaddr$37$next \payload__fetch_badaddr
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__fetch_badaddr$37$next 30'000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $346
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $346
  end
  process $group_237
    assign \payload__illegal$38$next \payload__illegal$38
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $346 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__illegal$38$next \decoder_illegal
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__illegal$38$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $348
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $348
  end
  process $group_238
    assign \payload__rd$39$next \payload__rd$39
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $348 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__rd$39$next \decoder_rd
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__rd$39$next 5'00000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $350
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $350
  end
  process $group_239
    assign \payload__rs1$40$next \payload__rs1$40
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $350 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__rs1$40$next \decoder_rs1
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__rs1$40$next 5'00000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $352
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $352
  end
  process $group_240
    assign \payload__rd_we$41$next \payload__rd_we$41
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $352 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__rd_we$41$next \decoder_rd_we
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__rd_we$41$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $354
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $354
  end
  process $group_241
    assign \payload__rs1_re$42$next \payload__rs1_re$42
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $354 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__rs1_re$42$next \decoder_rs1_re
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__rs1_re$42$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $356
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $356
  end
  process $group_242
    assign \payload__bypass_x$46$next \payload__bypass_x$46
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $356 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__bypass_x$46$next \decoder_bypass_x
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__bypass_x$46$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $358
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $358
  end
  process $group_243
    assign \payload__bypass_m$47$next \payload__bypass_m$47
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $358 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__bypass_m$47$next \decoder_bypass_m
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__bypass_m$47$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $360
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $360
  end
  process $group_244
    assign \payload__funct3$48$next \payload__funct3$48
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $360 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__funct3$48$next \decoder_funct3
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__funct3$48$next 3'000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $362
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $362
  end
  process $group_245
    assign \payload__load$49$next \payload__load$49
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $362 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__load$49$next \decoder_load
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__load$49$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $364
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $364
  end
  process $group_246
    assign \payload__store$50$next \payload__store$50
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $364 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__store$50$next \decoder_store
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__store$50$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $366
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $366
  end
  process $group_247
    assign \payload__adder_sub$51$next \payload__adder_sub$51
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $366 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__adder_sub$51$next \d_adder_sub
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__adder_sub$51$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $368
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $368
  end
  process $group_248
    assign \payload__compare$59$next \payload__compare$59
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $368 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__compare$59$next \decoder_compare
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__compare$59$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $370
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $370
  end
  process $group_249
    assign \payload__logic$52$next \payload__logic$52
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $370 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__logic$52$next \decoder_logic
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__logic$52$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $372
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $372
  end
  process $group_250
    assign \payload__shift$55$next \payload__shift$55
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $372 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__shift$55$next \decoder_shift
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__shift$55$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $374
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $374
  end
  process $group_251
    assign \payload__direction$56$next \payload__direction$56
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $374 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__direction$56$next \decoder_direction
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__direction$56$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $376
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $376
  end
  process $group_252
    assign \payload__sext$57$next \payload__sext$57
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $376 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__sext$57$next \decoder_sext
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__sext$57$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $378
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $378
  end
  process $group_253
    assign \payload__jump$58$next \payload__jump$58
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $378 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__jump$58$next \decoder_jump
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__jump$58$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $380
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $380
  end
  process $group_254
    assign \payload__branch$60$next \payload__branch$60
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $380 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__branch$60$next \decoder_branch
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__branch$60$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $382
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $382
  end
  process $group_255
    assign \payload__fence_i$next \payload__fence_i
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $382 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__fence_i$next \decoder_fence_i
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__fence_i$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $384
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $384
  end
  process $group_256
    assign \payload__csr$63$next \payload__csr$63
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $384 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__csr$63$next \decoder_csr
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__csr$63$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $386
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $386
  end
  process $group_257
    assign \payload__csr_adr$64$next \payload__csr_adr$64
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $386 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__csr_adr$64$next \decoder_immediate [11:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__csr_adr$64$next 12'000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $388
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $388
  end
  process $group_258
    assign \payload__csr_we$65$next \payload__csr_we$65
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $388 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__csr_we$65$next \decoder_csr_we
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__csr_we$65$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $390
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $390
  end
  process $group_259
    assign \payload__ecall$66$next \payload__ecall$66
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $390 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__ecall$66$next \decoder_ecall
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__ecall$66$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $392
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $392
  end
  process $group_260
    assign \payload__ebreak$67$next \payload__ebreak$67
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $392 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__ebreak$67$next \decoder_ebreak
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__ebreak$67$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $394
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $394
  end
  process $group_261
    assign \payload__mret$68$next \payload__mret$68
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $394 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__mret$68$next \decoder_mret
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__mret$68$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $396
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $396
  end
  process $group_262
    assign \payload__src1$43$next \payload__src1$43
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $396 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__src1$43$next \d_src1
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__src1$43$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $398
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $398
  end
  process $group_263
    assign \payload__store_operand$45$next \payload__store_operand$45
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $398 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__store_operand$45$next \d_src2
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__store_operand$45$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $400
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $400
  end
  process $group_264
    assign \payload__branch_predict_taken$62$next \payload__branch_predict_taken$62
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $400 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__branch_predict_taken$62$next \a_d_branch_taken
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__branch_predict_taken$62$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $402
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $402
  end
  process $group_265
    assign \payload__branch_target$61$next \payload__branch_target$61
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $402 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        assign \payload__branch_target$61$next \predict_d_branch_target
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__branch_target$61$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  wire width 1 $404
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
  cell $not $405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$14
    connect \Y $404
  end
  process $group_266
    assign \payload__src2$44$next \payload__src2$44
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
    switch { $404 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:869"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:906"
        switch { \decoder_store }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:906"
          case 1'1
            assign \payload__src2$44$next \decoder_immediate
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:908"
          case
            assign \payload__src2$44$next \d_src2
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__src2$44$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:919"
  wire width 1 \x_bypass_m
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:921"
  wire width 1 $406
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:921"
  cell $or $407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__bypass_m
    connect \B \payload__bypass_x
    connect \Y $406
  end
  process $group_267
    assign \x_bypass_m 1'0
    assign \x_bypass_m $406
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:923"
  wire width 1 \x_branch_taken
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:927"
  wire width 1 $408
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:927"
  cell $and $409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch
    connect \B \compare_condition_met
    connect \Y $408
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:926"
  wire width 1 $410
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:926"
  cell $or $411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__jump
    connect \B $408
    connect \Y $410
  end
  process $group_268
    assign \x_branch_taken 1'0
    assign \x_branch_taken $410
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:924"
  wire width 32 \x_branch_target
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:929"
  wire width 1 $412
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:929"
  cell $and $413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__jump
    connect \B \payload__rs1_re
    connect \Y $412
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:930"
  wire width 32 $414
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:930"
  cell $sshl $415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \adder_x_result [31:1]
    connect \B 1'1
    connect \Y $414
  end
  process $group_269
    assign \x_branch_target 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:929"
    switch { $412 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:929"
      case 1'1
        assign \x_branch_target $414
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:931"
      case
        assign \x_branch_target \payload__branch_target
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $416
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $416
  end
  process $group_270
    assign \payload__pc$70$next \payload__pc$70
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $416 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__pc$70$next \payload__pc$30
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__pc$70$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $418
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $418
  end
  process $group_271
    assign \payload__instruction$72$next \payload__instruction$72
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $418 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__instruction$72$next \payload__instruction$32
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__instruction$72$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $420
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $420
  end
  process $group_272
    assign \payload__fetch_error$74$next \payload__fetch_error$74
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $420 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__fetch_error$74$next \payload__fetch_error$34
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__fetch_error$74$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $422
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $422
  end
  process $group_273
    assign \payload__fetch_badaddr$76$next \payload__fetch_badaddr$76
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $422 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__fetch_badaddr$76$next \payload__fetch_badaddr$36
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__fetch_badaddr$76$next 30'000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $424
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $424
  end
  process $group_274
    assign \payload__illegal$78$next \payload__illegal$78
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $424 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__illegal$78$next \payload__illegal
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__illegal$78$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $426
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $426
  end
  process $group_275
    assign \payload__loadstore_misaligned$79$next \payload__loadstore_misaligned$79
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $426 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__loadstore_misaligned$79$next \data_sel_x_misaligned
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__loadstore_misaligned$79$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $428
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $428
  end
  process $group_276
    assign \payload__ecall$81$next \payload__ecall$81
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $428 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__ecall$81$next \payload__ecall
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__ecall$81$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $430
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $430
  end
  process $group_277
    assign \payload__ebreak$83$next \payload__ebreak$83
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $430 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__ebreak$83$next \payload__ebreak
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__ebreak$83$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $432
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $432
  end
  process $group_278
    assign \payload__rd$85$next \payload__rd$85
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $432 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__rd$85$next \payload__rd
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__rd$85$next 5'00000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $434
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $434
  end
  process $group_279
    assign \payload__rd_we$87$next \payload__rd_we$87
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $434 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__rd_we$87$next \payload__rd_we
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__rd_we$87$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $436
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $436
  end
  process $group_280
    assign \payload__bypass_m$89$next \payload__bypass_m$89
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $436 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__bypass_m$89$next \x_bypass_m
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__bypass_m$89$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $438
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $438
  end
  process $group_281
    assign \payload__funct3$91$next \payload__funct3$91
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $438 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__funct3$91$next \payload__funct3
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__funct3$91$next 3'000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $440
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $440
  end
  process $group_282
    assign \payload__load$96$next \payload__load$96
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $440 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__load$96$next \payload__load
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__load$96$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $442
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $442
  end
  process $group_283
    assign \payload__store$98$next \payload__store$98
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $442 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__store$98$next \payload__store
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__store$98$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $444
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $444
  end
  process $group_284
    assign \payload__store_data$99$next \payload__store_data$99
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $444 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__store_data$99$next \loadstore_x_store_data
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__store_data$99$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $446
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $446
  end
  process $group_285
    assign \payload__compare$101$next \payload__compare$101
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $446 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__compare$101$next \payload__compare
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__compare$101$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $448
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $448
  end
  process $group_286
    assign \payload__shift$94$next \payload__shift$94
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $448 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__shift$94$next \payload__shift
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__shift$94$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $450
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $450
  end
  process $group_287
    assign \payload__mret$117$next \payload__mret$117
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $450 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__mret$117$next \payload__mret
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__mret$117$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $452
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $452
  end
  process $group_288
    assign \payload__condition_met$106$next \payload__condition_met$106
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $452 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__condition_met$106$next \compare_condition_met
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__condition_met$106$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $454
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $454
  end
  process $group_289
    assign \payload__branch_taken$next \payload__branch_taken
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $454 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__branch_taken$next \x_branch_taken
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__branch_taken$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $456
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $456
  end
  process $group_290
    assign \payload__branch_target$108$next \payload__branch_target$108
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $456 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__branch_target$108$next \x_branch_target
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__branch_target$108$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $458
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $458
  end
  process $group_291
    assign \payload__branch_predict_taken$109$next \payload__branch_predict_taken$109
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $458 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__branch_predict_taken$109$next \payload__branch_predict_taken
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__branch_predict_taken$109$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $460
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $460
  end
  process $group_292
    assign \payload__csr$111$next \payload__csr$111
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $460 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__csr$111$next \payload__csr
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__csr$111$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $462
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $462
  end
  process $group_293
    assign \payload__csr_adr$113$next \payload__csr_adr$113
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $462 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__csr_adr$113$next \payload__csr_adr
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__csr_adr$113$next 12'000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $464
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $464
  end
  process $group_294
    assign \payload__csr_we$115$next \payload__csr_we$115
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $464 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__csr_we$115$next \payload__csr_we
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__csr_we$115$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $466
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $466
  end
  process $group_295
    assign \payload__csr_result$116$next \payload__csr_result$116
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $466 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__csr_result$116$next \x_csr_result
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__csr_result$116$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  wire width 1 $468
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
  cell $not $469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$18
    connect \Y $468
  end
  process $group_296
    assign \payload__result$92$next \payload__result$92
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
    switch { $468 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:934"
      case 1'1
        assign \payload__result$92$next \x_result
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__result$92$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  wire width 1 $470
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  cell $not $471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$22
    connect \Y $470
  end
  process $group_297
    assign \payload__pc$120$next \payload__pc$120
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
    switch { $470 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
      case 1'1
        assign \payload__pc$120$next \payload__pc$69
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__pc$120$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  wire width 1 $472
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  cell $not $473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$22
    connect \Y $472
  end
  process $group_298
    assign \payload__rd$122$next \payload__rd$122
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
    switch { $472 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
      case 1'1
        assign \payload__rd$122$next \payload__rd$84
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__rd$122$next 5'00000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  wire width 1 $474
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  cell $not $475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$22
    connect \Y $474
  end
  process $group_299
    assign \payload__load$130$next \payload__load$130
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
    switch { $474 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
      case 1'1
        assign \payload__load$130$next \payload__load$95
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__load$130$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  wire width 1 $476
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  cell $not $477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$22
    connect \Y $476
  end
  process $group_300
    assign \payload__funct3$126$next \payload__funct3$126
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
    switch { $476 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
      case 1'1
        assign \payload__funct3$126$next \payload__funct3$90
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__funct3$126$next 3'000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  wire width 1 $478
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  cell $not $479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$22
    connect \Y $478
  end
  process $group_301
    assign \payload__load_data$131$next \payload__load_data$131
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
    switch { $478 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
      case 1'1
        assign \payload__load_data$131$next \loadstore_m_load_data
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__load_data$131$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  wire width 1 $480
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  cell $not $481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$22
    connect \Y $480
  end
  process $group_302
    assign \payload__rd_we$124$next \payload__rd_we$124
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
    switch { $480 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
      case 1'1
        assign \payload__rd_we$124$next \payload__rd_we$86
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__rd_we$124$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  wire width 1 $482
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  cell $not $483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$22
    connect \Y $482
  end
  process $group_303
    assign \payload__result$128$next \payload__result$128
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
    switch { $482 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
      case 1'1
        assign \payload__result$128$next \m_result
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \payload__result$128$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  wire width 1 $484
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
  cell $not $485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$22
    connect \Y $484
  end
  process $group_304
    assign \m_payload__exception$next \m_payload__exception
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
    switch { $484 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:973"
      case 1'1
        assign \m_payload__exception$next \a_m_raise
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \m_payload__exception$next 1'0
    end
  end
  cell $dff $486
    parameter \CLK_POLARITY 1
    parameter \WIDTH 13
    connect \CLK \clk
    connect \D \csrf_rp__addr$next
    connect \Q \csrf_rp__addr
  end
  cell $dff $487
    parameter \CLK_POLARITY 1
    parameter \WIDTH 33
    connect \CLK \clk
    connect \D \payload__pc$24$next
    connect \Q \payload__pc$24
  end
  cell $dff $488
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__pc$26$next
    connect \Q \payload__pc$26
  end
  cell $dff $489
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__instruction$27$next
    connect \Q \payload__instruction$27
  end
  cell $dff $490
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__fetch_error$28$next
    connect \Q \payload__fetch_error$28
  end
  cell $dff $491
    parameter \CLK_POLARITY 1
    parameter \WIDTH 30
    connect \CLK \clk
    connect \D \payload__fetch_badaddr$29$next
    connect \Q \payload__fetch_badaddr$29
  end
  cell $dff $492
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__pc$31$next
    connect \Q \payload__pc$31
  end
  cell $dff $493
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__instruction$33$next
    connect \Q \payload__instruction$33
  end
  cell $dff $494
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__fetch_error$35$next
    connect \Q \payload__fetch_error$35
  end
  cell $dff $495
    parameter \CLK_POLARITY 1
    parameter \WIDTH 30
    connect \CLK \clk
    connect \D \payload__fetch_badaddr$37$next
    connect \Q \payload__fetch_badaddr$37
  end
  cell $dff $496
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__illegal$38$next
    connect \Q \payload__illegal$38
  end
  cell $dff $497
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \payload__rd$39$next
    connect \Q \payload__rd$39
  end
  cell $dff $498
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \payload__rs1$40$next
    connect \Q \payload__rs1$40
  end
  cell $dff $499
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__rd_we$41$next
    connect \Q \payload__rd_we$41
  end
  cell $dff $500
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__rs1_re$42$next
    connect \Q \payload__rs1_re$42
  end
  cell $dff $501
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__bypass_x$46$next
    connect \Q \payload__bypass_x$46
  end
  cell $dff $502
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__bypass_m$47$next
    connect \Q \payload__bypass_m$47
  end
  cell $dff $503
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \payload__funct3$48$next
    connect \Q \payload__funct3$48
  end
  cell $dff $504
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__load$49$next
    connect \Q \payload__load$49
  end
  cell $dff $505
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__store$50$next
    connect \Q \payload__store$50
  end
  cell $dff $506
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__adder_sub$51$next
    connect \Q \payload__adder_sub$51
  end
  cell $dff $507
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__compare$59$next
    connect \Q \payload__compare$59
  end
  cell $dff $508
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__logic$52$next
    connect \Q \payload__logic$52
  end
  cell $dff $509
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__shift$55$next
    connect \Q \payload__shift$55
  end
  cell $dff $510
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__direction$56$next
    connect \Q \payload__direction$56
  end
  cell $dff $511
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__sext$57$next
    connect \Q \payload__sext$57
  end
  cell $dff $512
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__jump$58$next
    connect \Q \payload__jump$58
  end
  cell $dff $513
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__branch$60$next
    connect \Q \payload__branch$60
  end
  cell $dff $514
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__fence_i$next
    connect \Q \payload__fence_i
  end
  cell $dff $515
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__csr$63$next
    connect \Q \payload__csr$63
  end
  cell $dff $516
    parameter \CLK_POLARITY 1
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D \payload__csr_adr$64$next
    connect \Q \payload__csr_adr$64
  end
  cell $dff $517
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__csr_we$65$next
    connect \Q \payload__csr_we$65
  end
  cell $dff $518
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__ecall$66$next
    connect \Q \payload__ecall$66
  end
  cell $dff $519
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__ebreak$67$next
    connect \Q \payload__ebreak$67
  end
  cell $dff $520
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__mret$68$next
    connect \Q \payload__mret$68
  end
  cell $dff $521
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__src1$43$next
    connect \Q \payload__src1$43
  end
  cell $dff $522
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__store_operand$45$next
    connect \Q \payload__store_operand$45
  end
  cell $dff $523
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__branch_predict_taken$62$next
    connect \Q \payload__branch_predict_taken$62
  end
  cell $dff $524
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__branch_target$61$next
    connect \Q \payload__branch_target$61
  end
  cell $dff $525
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__src2$44$next
    connect \Q \payload__src2$44
  end
  cell $dff $526
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__pc$70$next
    connect \Q \payload__pc$70
  end
  cell $dff $527
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__instruction$72$next
    connect \Q \payload__instruction$72
  end
  cell $dff $528
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__fetch_error$74$next
    connect \Q \payload__fetch_error$74
  end
  cell $dff $529
    parameter \CLK_POLARITY 1
    parameter \WIDTH 30
    connect \CLK \clk
    connect \D \payload__fetch_badaddr$76$next
    connect \Q \payload__fetch_badaddr$76
  end
  cell $dff $530
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__illegal$78$next
    connect \Q \payload__illegal$78
  end
  cell $dff $531
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__loadstore_misaligned$79$next
    connect \Q \payload__loadstore_misaligned$79
  end
  cell $dff $532
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__ecall$81$next
    connect \Q \payload__ecall$81
  end
  cell $dff $533
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__ebreak$83$next
    connect \Q \payload__ebreak$83
  end
  cell $dff $534
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \payload__rd$85$next
    connect \Q \payload__rd$85
  end
  cell $dff $535
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__rd_we$87$next
    connect \Q \payload__rd_we$87
  end
  cell $dff $536
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__bypass_m$89$next
    connect \Q \payload__bypass_m$89
  end
  cell $dff $537
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \payload__funct3$91$next
    connect \Q \payload__funct3$91
  end
  cell $dff $538
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__load$96$next
    connect \Q \payload__load$96
  end
  cell $dff $539
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__store$98$next
    connect \Q \payload__store$98
  end
  cell $dff $540
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__store_data$99$next
    connect \Q \payload__store_data$99
  end
  cell $dff $541
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__compare$101$next
    connect \Q \payload__compare$101
  end
  cell $dff $542
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__shift$94$next
    connect \Q \payload__shift$94
  end
  cell $dff $543
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__mret$117$next
    connect \Q \payload__mret$117
  end
  cell $dff $544
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__condition_met$106$next
    connect \Q \payload__condition_met$106
  end
  cell $dff $545
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__branch_taken$next
    connect \Q \payload__branch_taken
  end
  cell $dff $546
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__branch_target$108$next
    connect \Q \payload__branch_target$108
  end
  cell $dff $547
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__branch_predict_taken$109$next
    connect \Q \payload__branch_predict_taken$109
  end
  cell $dff $548
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__csr$111$next
    connect \Q \payload__csr$111
  end
  cell $dff $549
    parameter \CLK_POLARITY 1
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D \payload__csr_adr$113$next
    connect \Q \payload__csr_adr$113
  end
  cell $dff $550
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__csr_we$115$next
    connect \Q \payload__csr_we$115
  end
  cell $dff $551
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__csr_result$116$next
    connect \Q \payload__csr_result$116
  end
  cell $dff $552
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__result$92$next
    connect \Q \payload__result$92
  end
  cell $dff $553
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__pc$120$next
    connect \Q \payload__pc$120
  end
  cell $dff $554
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D \payload__rd$122$next
    connect \Q \payload__rd$122
  end
  cell $dff $555
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__load$130$next
    connect \Q \payload__load$130
  end
  cell $dff $556
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \payload__funct3$126$next
    connect \Q \payload__funct3$126
  end
  cell $dff $557
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__load_data$131$next
    connect \Q \payload__load_data$131
  end
  cell $dff $558
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \payload__rd_we$124$next
    connect \Q \payload__rd_we$124
  end
  cell $dff $559
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \payload__result$128$next
    connect \Q \payload__result$128
  end
  cell $dff $560
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \m_payload__exception$next
    connect \Q \m_payload__exception
  end
  connect \payload__multiply$53 1'0
  connect \payload__divide$54 1'0
  connect \payload__multiply$103 1'0
  connect \payload__divide$105 1'0
  connect \payload__exception$118 1'0
  connect \payload__multiply$133 1'0
  connect \external_interrupt 32'00000000000000000000000000000000
  connect \timer_interrupt 1'0
  connect \software_interrupt 1'0
  connect \dbus__cti$185 3'000
  connect \dbus__bte$186 2'00
end
attribute \generator "Amaranth"
module \top.rom
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 input 2 \bus__cti
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 2 input 3 \bus__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 output 4 \bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 5 \bus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 6 \bus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 7 \bus__stb
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 8 \bus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bus__ack$next
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:120"
  wire width 1 \_storage_r_en
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:120"
  wire width 7 \_storage_r_addr
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:120"
  wire width 32 \_storage_r_data
  cell $mem_v2 \memory
    parameter \SIZE 128
    parameter \OFFSET 0
    parameter \ABITS 7
    parameter \WIDTH 32
    parameter \INIT 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_PORTS 1
    parameter \RD_CLK_ENABLE 1'1
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 32'00000000000000000000000000000000
    parameter \RD_SRST_VALUE 32'00000000000000000000000000000000
    parameter \RD_INIT_VALUE 32'00000000000000000000000000000000
    parameter \WR_PORTS 0
    parameter \WR_CLK_ENABLE 1'0
    parameter \WR_CLK_POLARITY 1'0
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \MEMID "\\memory"
    connect \RD_CLK { \clk }
    connect \RD_EN { \_storage_r_en }
    connect \RD_ARST 1'0
    connect \RD_SRST 1'0
    connect \RD_ADDR { \_storage_r_addr }
    connect \RD_DATA { \_storage_r_data }
    connect \WR_CLK {  }
    connect \WR_EN {  }
    connect \WR_ADDR {  }
    connect \WR_DATA {  }
  end
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:101"
  wire width 8 \addr_incr
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:103"
  wire width 9 $1
  attribute \init 8'00000000
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:99"
  wire width 8 \addr_curr
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:99"
  wire width 8 \addr_curr$next
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:103"
  wire width 9 $2
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:103"
  cell $add $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \addr_curr
    connect \B 1'1
    connect \Y $2
  end
  connect $1 $2
  process $group_0
    assign \addr_incr 8'00000000
    assign \addr_incr $1 [7:0]
  end
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:100"
  wire width 8 \addr_next
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:105"
  wire width 1 $4
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:105"
  cell $eq $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus__cti
    connect \B 3'010
    connect \Y $4
  end
  process $group_1
    assign \addr_next 8'00000000
    attribute \src "/opt/patina/soc_test/newsoc/memory.py:105"
    switch { $4 }
      attribute \src "/opt/patina/soc_test/newsoc/memory.py:105"
      case 1'1
        attribute \src "/opt/patina/soc_test/newsoc/memory.py:106"
        switch \bus__bte
          attribute \amaranth.decoding "WRAP_4/1"
          attribute \src "/opt/patina/soc_test/newsoc/memory.py:107"
          case 2'01
            assign \addr_next { \addr_curr [7:2] \addr_incr [1:0] }
          attribute \amaranth.decoding "WRAP_8/2"
          attribute \src "/opt/patina/soc_test/newsoc/memory.py:109"
          case 2'10
            assign \addr_next { \addr_curr [7:3] \addr_incr [2:0] }
          attribute \amaranth.decoding "WRAP_16/3"
          attribute \src "/opt/patina/soc_test/newsoc/memory.py:111"
          case 2'11
            assign \addr_next { \addr_curr [7:4] \addr_incr [3:0] }
          attribute \amaranth.decoding ""
          attribute \src "/opt/patina/soc_test/newsoc/memory.py:113"
          case
            assign \addr_next \addr_incr
        end
      attribute \src "/opt/patina/soc_test/newsoc/memory.py:115"
      case
        assign \addr_next \addr_curr
    end
  end
  process $group_2
    assign \_storage_r_addr 7'0000000
    assign \_storage_r_addr \addr_curr [6:0]
  end
  process $group_3
    assign \bus__dat_r 32'00000000000000000000000000000000
    assign \bus__dat_r \_storage_r_data
  end
  attribute \init 1'0
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:133"
  wire width 1 \fsm_state
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:133"
  wire width 1 \fsm_state$next
  process $group_4
    assign \addr_curr$next \addr_curr
    attribute \src "/opt/patina/soc_test/newsoc/memory.py:133"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/soc_test/newsoc/memory.py:134"
      case 1'0
        assign \addr_curr$next \bus__adr
      attribute \amaranth.decoding "CYCLE/1"
      attribute \src "/opt/patina/soc_test/newsoc/memory.py:139"
      case 1'1
        assign \addr_curr$next \addr_next
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \addr_curr$next 8'00000000
    end
  end
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:136"
  wire width 1 $6
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:136"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus__cyc
    connect \B \bus__stb
    connect \Y $6
  end
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:141"
  wire width 1 $8
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:141"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus__cyc
    connect \B \bus__stb
    connect \Y $8
  end
  process $group_5
    assign \fsm_state$next \fsm_state
    attribute \src "/opt/patina/soc_test/newsoc/memory.py:133"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/soc_test/newsoc/memory.py:134"
      case 1'0
        attribute \src "/opt/patina/soc_test/newsoc/memory.py:136"
        switch { $6 }
          attribute \src "/opt/patina/soc_test/newsoc/memory.py:136"
          case 1'1
            assign \fsm_state$next 1'1
        end
      attribute \amaranth.decoding "CYCLE/1"
      attribute \src "/opt/patina/soc_test/newsoc/memory.py:139"
      case 1'1
        attribute \src "/opt/patina/soc_test/newsoc/memory.py:141"
        switch { $8 }
          attribute \src "/opt/patina/soc_test/newsoc/memory.py:141"
          case 1'1
          attribute \src "/opt/patina/soc_test/newsoc/memory.py:145"
          case
            assign \fsm_state$next 1'0
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \fsm_state$next 1'0
    end
  end
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:141"
  wire width 1 $10
  attribute \src "/opt/patina/soc_test/newsoc/memory.py:141"
  cell $and $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus__cyc
    connect \B \bus__stb
    connect \Y $10
  end
  process $group_6
    assign \bus__ack$next \bus__ack
    attribute \src "/opt/patina/soc_test/newsoc/memory.py:133"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/soc_test/newsoc/memory.py:134"
      case 1'0
      attribute \amaranth.decoding "CYCLE/1"
      attribute \src "/opt/patina/soc_test/newsoc/memory.py:139"
      case 1'1
        attribute \src "/opt/patina/soc_test/newsoc/memory.py:141"
        switch { $10 }
          attribute \src "/opt/patina/soc_test/newsoc/memory.py:141"
          case 1'1
            assign \bus__ack$next 1'1
          attribute \src "/opt/patina/soc_test/newsoc/memory.py:145"
          case
            assign \bus__ack$next 1'0
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \bus__ack$next 1'0
    end
  end
  cell $dff $12
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \addr_curr$next
    connect \Q \addr_curr
  end
  cell $dff $13
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \bus__ack$next
    connect \Q \bus__ack
  end
  connect \_storage_r_en 1'1
end
attribute \generator "Amaranth"
module \top.serial.bridge.mux
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 2 \element__r_stb
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 3 \element__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \element__w_stb$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 input 4 \bus__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 5 \bus__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 6 \bus__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 7 \bus__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 8 \bus__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 9 \element__r_stb$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 10 \element__r_stb$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 11 \element__r_stb$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 input 12 \element__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 13 \element__r_data$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 input 14 \element__r_data$5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 15 \element__r_data$6
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 16 \element__w_stb$7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \element__w_stb$7$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 output 17 \element__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 18 \element__w_data$8
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:350"
  wire width 1 \r_shadow__0__r_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:350"
  wire width 1 \r_shadow__0__r_en$next
  process $group_0
    assign \r_shadow__0__r_en$next \r_shadow__0__r_en
    assign \r_shadow__0__r_en$next 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:609"
    switch \bus__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0000
        assign \r_shadow__0__r_en$next \bus__r_stb
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0011
        assign \r_shadow__0__r_en$next \bus__r_stb
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0001
        assign \r_shadow__0__r_en$next \bus__r_stb
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0010
        assign \r_shadow__0__r_en$next \bus__r_stb
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \r_shadow__0__r_en$next 1'0
    end
  end
  process $group_1
    assign \element__r_stb$1 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:609"
    switch \bus__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0000
        assign \element__r_stb$1 \bus__r_stb
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0010
    end
  end
  process $group_2
    assign \element__r_stb$2 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:609"
    switch \bus__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0011
        assign \element__r_stb$2 \bus__r_stb
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0010
    end
  end
  process $group_3
    assign \element__r_stb$3 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:609"
    switch \bus__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0001
        assign \element__r_stb$3 \bus__r_stb
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0010
    end
  end
  process $group_4
    assign \element__r_stb 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:609"
    switch \bus__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0011
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0001
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:616"
      case 4'0010
        assign \element__r_stb \bus__r_stb
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:351"
  wire width 1 \r_shadow__0__w_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:622"
  wire width 1 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:622"
  cell $or $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \element__r_stb$1
    connect \Y $9
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:622"
  wire width 1 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:622"
  cell $or $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $9
    connect \B \element__r_stb$2
    connect \Y $11
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:622"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:622"
  cell $or $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B \element__r_stb$3
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:622"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:622"
  cell $or $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B \element__r_stb
    connect \Y $15
  end
  process $group_5
    assign \r_shadow__0__w_en 1'0
    assign \r_shadow__0__w_en $15
  end
  attribute \init 8'00000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:349"
  wire width 8 \r_shadow__0__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:349"
  wire width 8 \r_shadow__0__data$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  wire width 4 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  cell $mux $18
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B \element__r_data
    connect \S \element__r_stb$1
    connect \Y $17
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  wire width 4 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  cell $or $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A 1'0
    connect \B $17
    connect \Y $19
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  wire width 1 $21
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  cell $mux $22
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \element__r_data$4
    connect \S \element__r_stb$2
    connect \Y $21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  wire width 4 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  cell $or $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A $19
    connect \B $21
    connect \Y $23
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  wire width 4 $25
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  cell $mux $26
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B \element__r_data$5
    connect \S \element__r_stb$3
    connect \Y $25
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  wire width 4 $27
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  cell $or $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $23
    connect \B $25
    connect \Y $27
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  wire width 8 $29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  cell $mux $30
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \element__r_data$6
    connect \S \element__r_stb
    connect \Y $29
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  wire width 8 $31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:623"
  cell $or $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $27
    connect \B $29
    connect \Y $31
  end
  process $group_6
    assign \r_shadow__0__data$next \r_shadow__0__data
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:626"
    switch { \r_shadow__0__w_en }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:626"
      case 1'1
        assign \r_shadow__0__data$next $31
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \r_shadow__0__data$next 8'00000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:629"
  wire width 8 $33
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:629"
  cell $mux $34
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \r_shadow__0__data
    connect \S \r_shadow__0__r_en
    connect \Y $33
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:629"
  wire width 8 $35
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:629"
  cell $or $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A 1'0
    connect \B $33
    connect \Y $35
  end
  process $group_7
    assign \bus__r_data 8'00000000
    assign \bus__r_data $35
  end
  process $group_8
    assign \element__w_stb$7$next \element__w_stb$7
    assign \element__w_stb$7$next 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:634"
    switch \bus__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:644"
      case 4'0000
        assign \element__w_stb$7$next \bus__w_stb
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:644"
      case 4'0100
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \element__w_stb$7$next 1'0
    end
  end
  attribute \init 8'00000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:349"
  wire width 8 \w_shadow__0__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:349"
  wire width 8 \w_shadow__0__data$next
  process $group_9
    assign \element__w_data 4'0000
    assign \element__w_data \w_shadow__0__data [3:0]
  end
  process $group_10
    assign \element__w_stb$next \element__w_stb
    assign \element__w_stb$next 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:634"
    switch \bus__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:644"
      case 4'0000
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:644"
      case 4'0100
        assign \element__w_stb$next \bus__w_stb
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \element__w_stb$next 1'0
    end
  end
  process $group_11
    assign \element__w_data$8 8'00000000
    assign \element__w_data$8 \w_shadow__0__data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:351"
  wire width 1 \w_shadow__0__w_en
  process $group_12
    assign \w_shadow__0__w_en 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:634"
    switch \bus__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:644"
      case 4'0000
        assign \w_shadow__0__w_en \bus__w_stb
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:644"
      case 4'0100
        assign \w_shadow__0__w_en \bus__w_stb
    end
  end
  process $group_13
    assign \w_shadow__0__data$next \w_shadow__0__data
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:653"
    switch { \w_shadow__0__w_en }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:653"
      case 1'1
        assign \w_shadow__0__data$next \bus__w_data
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \w_shadow__0__data$next 8'00000000
    end
  end
  cell $dff $37
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \r_shadow__0__r_en$next
    connect \Q \r_shadow__0__r_en
  end
  cell $dff $38
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \r_shadow__0__data$next
    connect \Q \r_shadow__0__data
  end
  cell $dff $39
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \element__w_stb$7$next
    connect \Q \element__w_stb$7
  end
  cell $dff $40
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \element__w_stb$next
    connect \Q \element__w_stb
  end
  cell $dff $41
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \w_shadow__0__data$next
    connect \Q \w_shadow__0__data
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.ctrl.divisor
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 output 2 \data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 output 3 \port__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 input 4 \port__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 5 \port__w_stb
  attribute \init 4'1000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/action.py:90"
  wire width 4 \_storage
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/action.py:90"
  wire width 4 \_storage$next
  process $group_0
    assign \_storage$next \_storage
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/action.py:100"
    switch { \port__w_stb }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/action.py:100"
      case 1'1
        assign \_storage$next \port__w_data
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \_storage$next 4'1000
    end
  end
  process $group_1
    assign \port__r_data 4'0000
    assign \port__r_data \_storage
  end
  process $group_2
    assign \data 4'0000
    assign \data \_storage
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \_storage$next
    connect \Q \_storage
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.ctrl
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 output 2 \data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 3 \element__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 output 4 \element__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 5 \element__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 input 6 \element__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \divisor_port__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \divisor_port__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \divisor_port__w_stb
  cell \top.serial.bridge.ctrl.divisor \divisor
    connect \rst \rst
    connect \clk \clk
    connect \data \data
    connect \port__r_data \divisor_port__r_data
    connect \port__w_data \divisor_port__w_data
    connect \port__w_stb \divisor_port__w_stb
  end
  process $group_0
    assign \element__r_data 4'0000
    assign \element__r_data \divisor_port__r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \port__r_stb
  process $group_1
    assign \port__r_stb 1'0
    assign \port__r_stb \element__r_stb
  end
  process $group_2
    assign \divisor_port__w_data 4'0000
    assign \divisor_port__w_data \element__w_data
  end
  process $group_3
    assign \divisor_port__w_stb 1'0
    assign \divisor_port__w_stb \element__w_stb
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.rx__info.rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 0 \r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 1 \port__r_data
  process $group_0
    assign \port__r_data 1'0
    assign \port__r_data \r_data
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.rx__info.err__overflow
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 0 \r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 1 \port__r_data
  process $group_0
    assign \port__r_data 1'0
    assign \port__r_data \r_data
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.rx__info.err__frame
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 0 \r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 1 \port__r_data
  process $group_0
    assign \port__r_data 1'0
    assign \port__r_data \r_data
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.rx__info.err__parity
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 0 \r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 1 \port__r_data
  process $group_0
    assign \port__r_data 1'0
    assign \port__r_data \r_data
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.rx__info
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 0 \r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 1 \r_data$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 2 \r_data$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 3 \r_data$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 4 \element__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 output 5 \element__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \rdy_port__r_data
  cell \top.serial.bridge.rx__info.rdy \rdy
    connect \r_data \r_data
    connect \port__r_data \rdy_port__r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \err__overflow_port__r_data
  cell \top.serial.bridge.rx__info.err__overflow \err__overflow
    connect \r_data \r_data$1
    connect \port__r_data \err__overflow_port__r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \err__frame_port__r_data
  cell \top.serial.bridge.rx__info.err__frame \err__frame
    connect \r_data \r_data$2
    connect \port__r_data \err__frame_port__r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \err__parity_port__r_data
  cell \top.serial.bridge.rx__info.err__parity \err__parity
    connect \r_data \r_data$3
    connect \port__r_data \err__parity_port__r_data
  end
  process $group_0
    assign \element__r_data 4'0000
    assign \element__r_data [0] \rdy_port__r_data
    assign \element__r_data [1] \err__overflow_port__r_data
    assign \element__r_data [2] \err__frame_port__r_data
    assign \element__r_data [3] \err__parity_port__r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \port__r_stb
  process $group_1
    assign \port__r_stb 1'0
    assign \port__r_stb \element__r_stb
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \port__r_stb$4
  process $group_2
    assign \port__r_stb$4 1'0
    assign \port__r_stb$4 \element__r_stb
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \port__r_stb$5
  process $group_3
    assign \port__r_stb$5 1'0
    assign \port__r_stb$5 \element__r_stb
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \port__r_stb$6
  process $group_4
    assign \port__r_stb$6 1'0
    assign \port__r_stb$6 \element__r_stb
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.rx__data.data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 0 \r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 1 \port__r_data
  process $group_0
    assign \port__r_data 8'00000000
    assign \port__r_data \r_data
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.rx__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 0 \r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 1 \element__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 2 \element__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \data_port__r_data
  cell \top.serial.bridge.rx__data.data \data
    connect \r_data \r_data
    connect \port__r_data \data_port__r_data
  end
  process $group_0
    assign \element__r_data 8'00000000
    assign \element__r_data \data_port__r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \port__r_stb
  process $group_1
    assign \port__r_stb 1'0
    assign \port__r_stb \element__r_stb
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.tx__info.rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 0 \r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 1 \port__r_data
  process $group_0
    assign \port__r_data 1'0
    assign \port__r_data \r_data
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.tx__info
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 0 \r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 1 \element__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 2 \element__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \rdy_port__r_data
  cell \top.serial.bridge.tx__info.rdy \rdy
    connect \r_data \r_data
    connect \port__r_data \rdy_port__r_data
  end
  process $group_0
    assign \element__r_data 1'0
    assign \element__r_data \rdy_port__r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \port__r_stb
  process $group_1
    assign \port__r_stb 1'0
    assign \port__r_stb \element__r_stb
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.tx__data.data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 0 \w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 1 \port__w_data
  process $group_0
    assign \w_data 8'00000000
    assign \w_data \port__w_data
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge.tx__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 0 \w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 1 \element__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 2 \element__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \data_port__w_data
  cell \top.serial.bridge.tx__data.data \data
    connect \w_data \w_data
    connect \port__w_data \data_port__w_data
  end
  process $group_0
    assign \data_port__w_data 8'00000000
    assign \data_port__w_data \element__w_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \port__w_stb
  process $group_1
    assign \port__w_stb 1'0
    assign \port__w_stb \element__w_stb
  end
end
attribute \generator "Amaranth"
module \top.serial.bridge
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 output 2 \data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 3 \r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 4 \r_data$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 5 \r_data$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 6 \r_data$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 7 \r_data$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 8 \element__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 9 \w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 10 \element__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 11 \r_data$5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \mux_bus__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \mux_bus__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \mux_bus__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \mux_bus__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \mux_bus__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \mux_element__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \mux_element__r_stb$6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \mux_element__r_stb$7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \mux_element__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \mux_element__r_data$8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \mux_element__r_data$9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \mux_element__r_data$10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \mux_element__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \mux_element__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \mux_element__w_data$11
  cell \top.serial.bridge.mux \mux
    connect \rst \rst
    connect \clk \clk
    connect \element__r_stb \element__r_stb
    connect \element__w_stb \element__w_stb
    connect \bus__addr \mux_bus__addr
    connect \bus__r_data \mux_bus__r_data
    connect \bus__r_stb \mux_bus__r_stb
    connect \bus__w_data \mux_bus__w_data
    connect \bus__w_stb \mux_bus__w_stb
    connect \element__r_stb$1 \mux_element__r_stb
    connect \element__r_stb$2 \mux_element__r_stb$6
    connect \element__r_stb$3 \mux_element__r_stb$7
    connect \element__r_data \mux_element__r_data
    connect \element__r_data$4 \mux_element__r_data$8
    connect \element__r_data$5 \mux_element__r_data$9
    connect \element__r_data$6 \mux_element__r_data$10
    connect \element__w_stb$7 \mux_element__w_stb
    connect \element__w_data \mux_element__w_data
    connect \element__w_data$8 \mux_element__w_data$11
  end
  cell \top.serial.bridge.ctrl \ctrl
    connect \rst \rst
    connect \clk \clk
    connect \data \data
    connect \element__r_stb \mux_element__r_stb
    connect \element__r_data \mux_element__r_data
    connect \element__w_stb \mux_element__w_stb
    connect \element__w_data \mux_element__w_data
  end
  cell \top.serial.bridge.rx__info \rx__info
    connect \r_data \r_data
    connect \r_data$1 \r_data$1
    connect \r_data$2 \r_data$2
    connect \r_data$3 \r_data$3
    connect \element__r_stb \mux_element__r_stb$7
    connect \element__r_data \mux_element__r_data$9
  end
  cell \top.serial.bridge.rx__data \rx__data
    connect \r_data \r_data$4
    connect \element__r_stb \element__r_stb
    connect \element__r_data \mux_element__r_data$10
  end
  cell \top.serial.bridge.tx__info \tx__info
    connect \r_data \r_data$5
    connect \element__r_stb \mux_element__r_stb$6
    connect \element__r_data \mux_element__r_data$8
  end
  cell \top.serial.bridge.tx__data \tx__data
    connect \w_data \w_data
    connect \element__w_stb \element__w_stb
    connect \element__w_data \mux_element__w_data$11
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \bus__addr
  process $group_0
    assign \mux_bus__addr 4'0000
    assign \mux_bus__addr \bus__addr
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \bus__r_data
  process $group_1
    assign \bus__r_data 8'00000000
    assign \bus__r_data \mux_bus__r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bus__r_stb
  process $group_2
    assign \mux_bus__r_stb 1'0
    assign \mux_bus__r_stb \bus__r_stb
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \bus__w_data
  process $group_3
    assign \mux_bus__w_data 8'00000000
    assign \mux_bus__w_data \bus__w_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bus__w_stb
  process $group_4
    assign \mux_bus__w_stb 1'0
    assign \mux_bus__w_stb \bus__w_stb
  end
  connect \bus__addr 4'0000
  connect \bus__r_stb 1'0
  connect \bus__w_data 8'00000000
  connect \bus__w_stb 1'0
end
attribute \generator "Amaranth"
module \top.serial.rx_fifo
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:74"
  wire width 11 input 2 \w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:76"
  wire width 1 input 3 \w_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:75"
  wire width 1 output 4 \w_rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:79"
  wire width 11 output 5 \r_data
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 output 6 \r_rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \r_rdy$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:81"
  wire width 1 input 7 \r_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:262"
  wire width 1 \storage_r_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:262"
  wire width 4 \storage_r_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:262"
  wire width 11 \storage_r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:261"
  wire width 1 \storage_w_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:261"
  wire width 4 \storage_w_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:261"
  wire width 11 \storage_w_data
  cell $mem_v2 \storage
    parameter \SIZE 15
    parameter \OFFSET 0
    parameter \ABITS 4
    parameter \WIDTH 11
    parameter \INIT 165'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_PORTS 1
    parameter \RD_CLK_ENABLE 1'1
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 11'00000000000
    parameter \RD_SRST_VALUE 11'00000000000
    parameter \RD_INIT_VALUE 11'00000000000
    parameter \WR_PORTS 1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \MEMID "\\storage"
    connect \RD_CLK { \clk }
    connect \RD_EN { \storage_r_en }
    connect \RD_ARST 1'0
    connect \RD_SRST 1'0
    connect \RD_ADDR { \storage_r_addr }
    connect \RD_DATA { \storage_r_data }
    connect \WR_CLK { \clk }
    connect \WR_EN { { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } } }
    connect \WR_ADDR { \storage_w_addr }
    connect \WR_DATA { \storage_w_data }
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:77"
  wire width 5 \w_level
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:210"
  wire width 5 \level
  process $group_0
    assign \w_level 5'00000
    assign \w_level \level
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:82"
  wire width 5 \r_level
  process $group_1
    assign \r_level 5'00000
    assign \r_level \level
  end
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:250"
  wire width 4 \inner_level
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:250"
  wire width 4 \inner_level$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:254"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:254"
  cell $ne $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \inner_level
    connect \B 4'1111
    connect \Y $1
  end
  process $group_2
    assign \w_rdy 1'0
    assign \w_rdy $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:251"
  wire width 1 \inner_r_rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:255"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:255"
  cell $ne $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_level
    connect \B 1'0
    connect \Y $3
  end
  process $group_3
    assign \inner_r_rdy 1'0
    assign \inner_r_rdy $3
  end
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:263"
  wire width 4 \produce
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:263"
  wire width 4 \produce$next
  process $group_4
    assign \storage_w_addr 4'0000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 11'00000000000
    assign \storage_w_data \w_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $5
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $7
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \produce
    connect \B 1'1
    connect \Y $10
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $12
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 4'1110
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $mux $15
    parameter \WIDTH 5
    connect \A $10
    connect \B 5'00000
    connect \S $13
    connect \Y $12
  end
  connect $9 $12
  process $group_7
    assign \produce$next \produce
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:271"
    switch { $7 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:271"
      case 1'1
        assign \produce$next $9 [3:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \produce$next 4'0000
    end
  end
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:264"
  wire width 4 \consume
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:264"
  wire width 4 \consume$next
  process $group_8
    assign \storage_r_addr 4'0000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 11'00000000000
    assign \r_data \storage_r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $16
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $18
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B \r_en
    connect \Y $18
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $20
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $18
    connect \Y $20
  end
  process $group_10
    assign \storage_r_en 1'1
    assign \storage_r_en $20
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $22
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $22
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $24
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $or $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $22
    connect \B \r_en
    connect \Y $24
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $24
    connect \Y $26
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $28
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $add $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \consume
    connect \B 1'1
    connect \Y $29
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 1 $32
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 4'1110
    connect \Y $32
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $mux $34
    parameter \WIDTH 5
    connect \A $29
    connect \B 5'00000
    connect \S $32
    connect \Y $31
  end
  connect $28 $31
  process $group_11
    assign \consume$next \consume
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:279"
    switch { $26 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:279"
      case 1'1
        assign \consume$next $28 [3:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \consume$next 4'0000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  wire width 1 $35
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $35
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  wire width 1 $37
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $38
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $not $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $38
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $40
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $or $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $38
    connect \B \r_en
    connect \Y $40
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $42
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $and $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $40
    connect \Y $42
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  cell $not $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $42
    connect \Y $37
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  wire width 1 $45
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  cell $and $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B $37
    connect \Y $45
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  wire width 5 $47
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  wire width 5 $48
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  cell $add $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \inner_level
    connect \B 1'1
    connect \Y $48
  end
  connect $47 $48
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $50
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $not $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $50
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $52
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $or $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $50
    connect \B \r_en
    connect \Y $52
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $54
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $and $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $52
    connect \Y $54
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
  wire width 1 $56
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  wire width 1 $57
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $57
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
  cell $not $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $57
    connect \Y $56
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
  wire width 1 $60
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
  cell $and $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $54
    connect \B $56
    connect \Y $60
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:285"
  wire width 5 $62
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:285"
  wire width 5 $63
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:285"
  cell $sub $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \inner_level
    connect \B 1'1
    connect \Y $63
  end
  connect $62 $63
  process $group_12
    assign \inner_level$next \inner_level
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
    switch { $45 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
      case 1'1
        assign \inner_level$next $47 [3:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
    switch { $60 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
      case 1'1
        assign \inner_level$next $62 [3:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \inner_level$next 4'0000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $65
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $not $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $65
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $67
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $or $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $65
    connect \B \r_en
    connect \Y $67
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $69
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $and $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $67
    connect \Y $69
  end
  process $group_13
    assign \r_rdy$next \r_rdy
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:287"
    switch { \r_en $69 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:287"
      case 2'-1
        assign \r_rdy$next 1'1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
      case 2'1-
        assign \r_rdy$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:293"
  wire width 5 $71
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:293"
  cell $add $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \inner_level
    connect \B \r_rdy
    connect \Y $71
  end
  process $group_14
    assign \level 5'00000
    assign \level $71
  end
  cell $dff $73
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $74
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $75
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \inner_level$next
    connect \Q \inner_level
  end
  cell $dff $76
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \r_rdy$next
    connect \Q \r_rdy
  end
end
attribute \generator "Amaranth"
module \top.serial.tx_fifo
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:74"
  wire width 8 input 2 \w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:76"
  wire width 1 input 3 \w_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:75"
  wire width 1 output 4 \w_rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:79"
  wire width 8 output 5 \r_data
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 output 6 \r_rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \r_rdy$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:81"
  wire width 1 input 7 \r_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:262"
  wire width 1 \storage_r_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:262"
  wire width 4 \storage_r_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:262"
  wire width 8 \storage_r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:261"
  wire width 1 \storage_w_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:261"
  wire width 4 \storage_w_addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:261"
  wire width 8 \storage_w_data
  cell $mem_v2 \storage
    parameter \SIZE 15
    parameter \OFFSET 0
    parameter \ABITS 4
    parameter \WIDTH 8
    parameter \INIT 120'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \RD_PORTS 1
    parameter \RD_CLK_ENABLE 1'1
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 8'00000000
    parameter \RD_SRST_VALUE 8'00000000
    parameter \RD_INIT_VALUE 8'00000000
    parameter \WR_PORTS 1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \MEMID "\\storage$3"
    connect \RD_CLK { \clk }
    connect \RD_EN { \storage_r_en }
    connect \RD_ARST 1'0
    connect \RD_SRST 1'0
    connect \RD_ADDR { \storage_r_addr }
    connect \RD_DATA { \storage_r_data }
    connect \WR_CLK { \clk }
    connect \WR_EN { { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } } }
    connect \WR_ADDR { \storage_w_addr }
    connect \WR_DATA { \storage_w_data }
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:77"
  wire width 5 \w_level
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:210"
  wire width 5 \level
  process $group_0
    assign \w_level 5'00000
    assign \w_level \level
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:82"
  wire width 5 \r_level
  process $group_1
    assign \r_level 5'00000
    assign \r_level \level
  end
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:250"
  wire width 4 \inner_level
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:250"
  wire width 4 \inner_level$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:254"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:254"
  cell $ne $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \inner_level
    connect \B 4'1111
    connect \Y $1
  end
  process $group_2
    assign \w_rdy 1'0
    assign \w_rdy $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:251"
  wire width 1 \inner_r_rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:255"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:255"
  cell $ne $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_level
    connect \B 1'0
    connect \Y $3
  end
  process $group_3
    assign \inner_r_rdy 1'0
    assign \inner_r_rdy $3
  end
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:263"
  wire width 4 \produce
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:263"
  wire width 4 \produce$next
  process $group_4
    assign \storage_w_addr 4'0000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 8'00000000
    assign \storage_w_data \w_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $5
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $7
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \produce
    connect \B 1'1
    connect \Y $10
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $12
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 4'1110
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $mux $15
    parameter \WIDTH 5
    connect \A $10
    connect \B 5'00000
    connect \S $13
    connect \Y $12
  end
  connect $9 $12
  process $group_7
    assign \produce$next \produce
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:271"
    switch { $7 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:271"
      case 1'1
        assign \produce$next $9 [3:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \produce$next 4'0000
    end
  end
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:264"
  wire width 4 \consume
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:264"
  wire width 4 \consume$next
  process $group_8
    assign \storage_r_addr 4'0000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 8'00000000
    assign \r_data \storage_r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $16
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $18
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B \r_en
    connect \Y $18
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $20
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $18
    connect \Y $20
  end
  process $group_10
    assign \storage_r_en 1'1
    assign \storage_r_en $20
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $22
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $22
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $24
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $or $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $22
    connect \B \r_en
    connect \Y $24
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $24
    connect \Y $26
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $28
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $add $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \consume
    connect \B 1'1
    connect \Y $29
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 5 $31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  wire width 1 $32
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 4'1110
    connect \Y $32
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:89"
  cell $mux $34
    parameter \WIDTH 5
    connect \A $29
    connect \B 5'00000
    connect \S $32
    connect \Y $31
  end
  connect $28 $31
  process $group_11
    assign \consume$next \consume
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:279"
    switch { $26 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:279"
      case 1'1
        assign \consume$next $28 [3:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \consume$next 4'0000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  wire width 1 $35
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $35
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  wire width 1 $37
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $38
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $not $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $38
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $40
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $or $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $38
    connect \B \r_en
    connect \Y $40
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $42
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $and $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $40
    connect \Y $42
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  cell $not $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $42
    connect \Y $37
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  wire width 1 $45
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
  cell $and $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B $37
    connect \Y $45
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  wire width 5 $47
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  wire width 5 $48
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:283"
  cell $add $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \inner_level
    connect \B 1'1
    connect \Y $48
  end
  connect $47 $48
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $50
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $not $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $50
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $52
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $or $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $50
    connect \B \r_en
    connect \Y $52
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $54
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $and $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $52
    connect \Y $54
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
  wire width 1 $56
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  wire width 1 $57
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:221"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $57
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
  cell $not $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $57
    connect \Y $56
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
  wire width 1 $60
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
  cell $and $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $54
    connect \B $56
    connect \Y $60
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:285"
  wire width 5 $62
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:285"
  wire width 5 $63
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:285"
  cell $sub $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \inner_level
    connect \B 1'1
    connect \Y $63
  end
  connect $62 $63
  process $group_12
    assign \inner_level$next \inner_level
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
    switch { $45 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:282"
      case 1'1
        assign \inner_level$next $47 [3:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
    switch { $60 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:284"
      case 1'1
        assign \inner_level$next $62 [3:0]
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \inner_level$next 4'0000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $65
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $not $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $65
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $67
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $or $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $65
    connect \B \r_en
    connect \Y $67
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  wire width 1 $69
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:258"
  cell $and $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_r_rdy
    connect \B $67
    connect \Y $69
  end
  process $group_13
    assign \r_rdy$next \r_rdy
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:287"
    switch { \r_en $69 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:287"
      case 2'-1
        assign \r_rdy$next 1'1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:289"
      case 2'1-
        assign \r_rdy$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:293"
  wire width 5 $71
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:293"
  cell $add $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \inner_level
    connect \B \r_rdy
    connect \Y $71
  end
  process $group_14
    assign \level 5'00000
    assign \level $71
  end
  cell $dff $73
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $74
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $75
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \inner_level$next
    connect \Q \inner_level
  end
  cell $dff $76
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \r_rdy$next
    connect \Q \r_rdy
  end
end
attribute \generator "Amaranth"
module \top.serial.phy.rx
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 2 \ack
  attribute \init 8'00000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 3 \data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \data$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 input 4 \divisor
  attribute \init 3'000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 output 5 \err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 \err$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 6 \i
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 7 \rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \rdy$next
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:184"
  wire width 4 \bitno
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:184"
  wire width 4 \bitno$next
  attribute \init 2'00
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:189"
  wire width 2 \fsm_state
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:189"
  wire width 2 \fsm_state$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i
    connect \Y $1
  end
  attribute \init 4'1000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:182"
  wire width 4 \timer
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:182"
  wire width 4 \timer$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
  cell $ne $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 1'0
    connect \Y $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:204"
  wire width 5 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:204"
  wire width 5 $6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:204"
  cell $sub $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \bitno
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_0
    assign \bitno$next \bitno
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:189"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:190"
      case 2'00
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
        switch { $1 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
          case 1'1
            assign \bitno$next 4'1001
        end
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:198"
      case 2'01
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
        switch { $3 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
          case 1'1
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:201"
          case
            assign \bitno$next $5 [3:0]
        end
      attribute \amaranth.decoding "DONE/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:210"
      case 2'10
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \bitno$next 4'0000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
  wire width 1 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i
    connect \Y $8
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:194"
  wire width 4 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:194"
  cell $sshr $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \divisor
    connect \B 1'1
    connect \Y $10
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
  wire width 1 $12
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 1'0
    connect \Y $12
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:200"
  wire width 5 $14
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:200"
  wire width 5 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:200"
  cell $sub $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \timer
    connect \B 1'1
    connect \Y $15
  end
  connect $14 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:205"
  wire width 5 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:205"
  wire width 5 $18
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:205"
  cell $sub $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \divisor
    connect \B 1'1
    connect \Y $18
  end
  connect $17 $18
  process $group_1
    assign \timer$next \timer
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:189"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:190"
      case 2'00
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
        switch { $8 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
          case 1'1
            assign \timer$next $10
        end
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:198"
      case 2'01
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
        switch { $12 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
          case 1'1
            assign \timer$next $14 [3:0]
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:201"
          case
            assign \timer$next $17 [3:0]
        end
      attribute \amaranth.decoding "DONE/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:210"
      case 2'10
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \timer$next 4'1000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
  wire width 1 $20
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i
    connect \Y $20
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
  wire width 1 $22
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
  cell $ne $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 1'0
    connect \Y $22
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:207"
  wire width 1 $24
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:207"
  cell $eq $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 1'0
    connect \Y $24
  end
  process $group_2
    assign \fsm_state$next \fsm_state
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:189"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:190"
      case 2'00
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
        switch { $20 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:191"
          case 1'1
            assign \fsm_state$next 2'01
        end
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:198"
      case 2'01
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
        switch { $22 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
          case 1'1
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:201"
          case
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:207"
            switch { $24 }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:207"
              case 1'1
                assign \fsm_state$next 2'10
            end
        end
      attribute \amaranth.decoding "DONE/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:210"
      case 2'10
        assign \fsm_state$next 2'00
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \fsm_state$next 2'00
    end
  end
  attribute \init 10'0000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:183"
  wire width 10 \shreg
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:183"
  wire width 10 \shreg$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
  wire width 1 $26
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
  cell $ne $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 1'0
    connect \Y $26
  end
  process $group_3
    assign \shreg$next \shreg
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:189"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:190"
      case 2'00
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:198"
      case 2'01
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
        switch { $26 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:199"
          case 1'1
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:201"
          case
            assign \shreg$next { \i \shreg [9:1] }
        end
      attribute \amaranth.decoding "DONE/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:210"
      case 2'10
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \shreg$next 10'0000000000
    end
  end
  process $group_4
    assign \data$next \data
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:189"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:190"
      case 2'00
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:198"
      case 2'01
      attribute \amaranth.decoding "DONE/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:210"
      case 2'10
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:211"
        switch { \ack }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:211"
          case 1'1
            assign \data$next \shreg [8:1]
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \data$next 8'00000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:214"
  wire width 1 $28
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:214"
  wire width 1 $29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:214"
  cell $eq $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shreg [0]
    connect \B 1'0
    connect \Y $29
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:214"
  wire width 1 $31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:214"
  cell $eq $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shreg [9]
    connect \B 1'1
    connect \Y $31
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:214"
  wire width 1 $33
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:214"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \B $31
    connect \Y $33
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:214"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $33
    connect \Y $28
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:215"
  wire width 1 $36
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:215"
  wire width 1 $37
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:215"
  cell $eq $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 0
    parameter \B_SIGNED 0
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 1
    connect \A {}
    connect \B 0'0
    connect \Y $37
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:215"
  cell $not $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \Y $36
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:218"
  wire width 1 $40
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:218"
  cell $not $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ack
    connect \Y $40
  end
  process $group_5
    assign \err$next \err
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:189"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:190"
      case 2'00
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:198"
      case 2'01
      attribute \amaranth.decoding "DONE/2"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:210"
      case 2'10
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:211"
        switch { \ack }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:211"
          case 1'1
            assign \err$next [1] $28
            assign \err$next [2] $36
        end
        switch { }
          case
            assign \err$next [0] $40
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \err$next 3'000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:222"
  wire width 1 $42
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:222"
  cell $eq $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 2'10
    connect \Y $42
  end
  process $group_6
    assign \rdy$next \rdy
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:221"
    switch { \ack }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:221"
      case 1'1
        assign \rdy$next $42
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \rdy$next 1'0
    end
  end
  cell $dff $44
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \bitno$next
    connect \Q \bitno
  end
  cell $dff $45
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \timer$next
    connect \Q \timer
  end
  cell $dff $46
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
  cell $dff $47
    parameter \CLK_POLARITY 1
    parameter \WIDTH 10
    connect \CLK \clk
    connect \D \shreg$next
    connect \Q \shreg
  end
  cell $dff $48
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \data$next
    connect \Q \data
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \err$next
    connect \Q \err
  end
  cell $dff $50
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \rdy$next
    connect \Q \rdy
  end
end
attribute \generator "Amaranth"
module \top.serial.phy.tx
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 2 \ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 3 \data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 input 4 \divisor
  attribute \init 1'1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 5 \o
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \o$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 6 \rdy
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:363"
  wire width 1 \fsm_state
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:363"
  wire width 1 \fsm_state$next
  process $group_0
    assign \rdy 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:363"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:364"
      case 1'0
        assign \rdy 1'1
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:377"
      case 1'1
    end
  end
  attribute \init 10'0000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:357"
  wire width 10 \shreg
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:357"
  wire width 10 \shreg$next
  attribute \init 4'1000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:356"
  wire width 4 \timer
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:356"
  wire width 4 \timer$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
  cell $ne $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 1'0
    connect \Y $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:357"
  wire width 11 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:357"
  cell $pos $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 11
    connect \A \shreg
    connect \Y $3
  end
  process $group_5
    assign \shreg$next \shreg
    assign \o$next \o
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:363"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:364"
      case 1'0
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:366"
        switch { \ack }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:366"
          case 1'1
            assign \shreg$next [0] 1'0
            assign \shreg$next [8:1] \data
            assign {} 0'0
            assign \shreg$next [9] 1'1
        end
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:377"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
        switch { $1 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
          case 1'1
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:380"
          case
            assign { \shreg$next \o$next } $3
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \shreg$next 10'0000000000
        assign \o$next 1'1
    end
  end
  attribute \init 4'0000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:358"
  wire width 4 \bitno
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:358"
  wire width 4 \bitno$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
  cell $ne $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 1'0
    connect \Y $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:383"
  wire width 5 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:383"
  wire width 5 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:383"
  cell $sub $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \bitno
    connect \B 1'1
    connect \Y $8
  end
  connect $7 $8
  process $group_2
    assign \bitno$next \bitno
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:363"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:364"
      case 1'0
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:366"
        switch { \ack }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:366"
          case 1'1
            assign \bitno$next 4'1001
        end
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:377"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
        switch { $5 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
          case 1'1
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:380"
          case
            assign \bitno$next $7 [3:0]
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \bitno$next 4'0000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:373"
  wire width 5 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:373"
  wire width 5 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:373"
  cell $sub $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \divisor
    connect \B 1'1
    connect \Y $11
  end
  connect $10 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
  cell $ne $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 1'0
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:379"
  wire width 5 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:379"
  wire width 5 $16
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:379"
  cell $sub $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \timer
    connect \B 1'1
    connect \Y $16
  end
  connect $15 $16
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:384"
  wire width 5 $18
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:384"
  wire width 5 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:384"
  cell $sub $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \divisor
    connect \B 1'1
    connect \Y $19
  end
  connect $18 $19
  process $group_3
    assign \timer$next \timer
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:363"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:364"
      case 1'0
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:366"
        switch { \ack }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:366"
          case 1'1
            assign \timer$next $10 [3:0]
        end
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:377"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
        switch { $13 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
          case 1'1
            assign \timer$next $15 [3:0]
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:380"
          case
            assign \timer$next $18 [3:0]
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \timer$next 4'1000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
  wire width 1 $21
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
  cell $ne $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 1'0
    connect \Y $21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:386"
  wire width 1 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:386"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 1'0
    connect \Y $23
  end
  process $group_4
    assign \fsm_state$next \fsm_state
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:363"
    switch \fsm_state
      attribute \amaranth.decoding "IDLE/0"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:364"
      case 1'0
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:366"
        switch { \ack }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:366"
          case 1'1
            assign \fsm_state$next 1'1
        end
      attribute \amaranth.decoding "BUSY/1"
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:377"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
        switch { $21 }
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:378"
          case 1'1
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:380"
          case
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:386"
            switch { $23 }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:386"
              case 1'1
                assign \fsm_state$next 1'0
            end
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \fsm_state$next 1'0
    end
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 10
    connect \CLK \clk
    connect \D \shreg$next
    connect \Q \shreg
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \bitno$next
    connect \Q \bitno
  end
  cell $dff $27
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \timer$next
    connect \Q \timer
  end
  cell $dff $28
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
  cell $dff $29
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \o$next
    connect \Q \o
  end
end
attribute \generator "Amaranth"
module \top.serial.phy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 0 \tx__o
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 1 \rx__i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 2 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 3 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 input 4 \divisor
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 5 \rx__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 output 6 \rx__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 7 \rx__rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 8 \rx__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 9 \tx__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 10 \tx__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 11 \tx__rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \rx_ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \rx_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \rx_divisor
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 \rx_err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \rx_i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \rx_rdy
  cell \top.serial.phy.rx \rx
    connect \rst \rst
    connect \clk \clk
    connect \ack \rx_ack
    connect \data \rx_data
    connect \divisor \rx_divisor
    connect \err \rx_err
    connect \i \rx_i
    connect \rdy \rx_rdy
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \tx_ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \tx_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \tx_divisor
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \tx_o
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \tx_rdy
  cell \top.serial.phy.tx \tx
    connect \rst \rst
    connect \clk \clk
    connect \ack \tx_ack
    connect \data \tx_data
    connect \divisor \tx_divisor
    connect \o \tx_o
    connect \rdy \tx_rdy
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \rx__divisor
  process $group_0
    assign \rx__divisor 4'1000
    assign \rx__divisor \divisor
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \tx__divisor
  process $group_1
    assign \tx__divisor 4'1000
    assign \tx__divisor \divisor
  end
  process $group_2
    assign \rx_ack 1'0
    assign \rx_ack \rx__ack
  end
  process $group_3
    assign \rx__data 8'00000000
    assign \rx__data \rx_data
  end
  process $group_4
    assign \rx_divisor 4'1000
    assign \rx_divisor \rx__divisor
  end
  process $group_5
    assign \rx__err 3'000
    assign \rx__err \rx_err
  end
  process $group_6
    assign \rx_i 1'1
    assign \rx_i \rx__i
  end
  process $group_7
    assign \rx__rdy 1'0
    assign \rx__rdy \rx_rdy
  end
  process $group_8
    assign \tx_ack 1'0
    assign \tx_ack \tx__ack
  end
  process $group_9
    assign \tx_data 8'00000000
    assign \tx_data \tx__data
  end
  process $group_10
    assign \tx_divisor 4'1000
    assign \tx_divisor \tx__divisor
  end
  process $group_11
    assign \tx__o 1'1
    assign \tx__o \tx_o
  end
  process $group_12
    assign \tx__rdy 1'0
    assign \tx__rdy \tx_rdy
  end
end
attribute \generator "Amaranth"
module \top.serial
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 0 \tx__o
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 1 \rx__i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 2 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 3 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \bridge_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bridge_r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bridge_r_data$1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bridge_r_data$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bridge_r_data$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \bridge_r_data$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bridge_element__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \bridge_w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bridge_element__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bridge_r_data$5
  cell \top.serial.bridge \bridge
    connect \rst \rst
    connect \clk \clk
    connect \data \bridge_data
    connect \r_data \bridge_r_data
    connect \r_data$1 \bridge_r_data$1
    connect \r_data$2 \bridge_r_data$2
    connect \r_data$3 \bridge_r_data$3
    connect \r_data$4 \bridge_r_data$4
    connect \element__r_stb \bridge_element__r_stb
    connect \w_data \bridge_w_data
    connect \element__w_stb \bridge_element__w_stb
    connect \r_data$5 \bridge_r_data$5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:74"
  wire width 11 \rx_fifo_w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:76"
  wire width 1 \rx_fifo_w_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:75"
  wire width 1 \rx_fifo_w_rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:79"
  wire width 11 \rx_fifo_r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \rx_fifo_r_rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:81"
  wire width 1 \rx_fifo_r_en
  cell \top.serial.rx_fifo \rx_fifo
    connect \rst \rst
    connect \clk \clk
    connect \w_data \rx_fifo_w_data
    connect \w_en \rx_fifo_w_en
    connect \w_rdy \rx_fifo_w_rdy
    connect \r_data \rx_fifo_r_data
    connect \r_rdy \rx_fifo_r_rdy
    connect \r_en \rx_fifo_r_en
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:74"
  wire width 8 \tx_fifo_w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:76"
  wire width 1 \tx_fifo_w_en
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:75"
  wire width 1 \tx_fifo_w_rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:79"
  wire width 8 \tx_fifo_r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \tx_fifo_r_rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/fifo.py:81"
  wire width 1 \tx_fifo_r_en
  cell \top.serial.tx_fifo \tx_fifo
    connect \rst \rst
    connect \clk \clk
    connect \w_data \tx_fifo_w_data
    connect \w_en \tx_fifo_w_en
    connect \w_rdy \tx_fifo_w_rdy
    connect \r_data \tx_fifo_r_data
    connect \r_rdy \tx_fifo_r_rdy
    connect \r_en \tx_fifo_r_en
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \phy_divisor
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \phy_rx__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 \phy_rx__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \phy_rx__rdy
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \phy_rx__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \phy_tx__data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \phy_tx__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \phy_tx__rdy
  cell \top.serial.phy \phy
    connect \tx__o \tx__o
    connect \rx__i \rx__i
    connect \rst \rst
    connect \clk \clk
    connect \divisor \phy_divisor
    connect \rx__data \phy_rx__data
    connect \rx__err \phy_rx__err
    connect \rx__rdy \phy_rx__rdy
    connect \rx__ack \phy_rx__ack
    connect \tx__data \phy_tx__data
    connect \tx__ack \phy_tx__ack
    connect \tx__rdy \phy_tx__rdy
  end
  process $group_0
    assign \phy_divisor 4'1000
    assign \phy_divisor \bridge_data
  end
  attribute \src "/opt/patina/soc_test/newsoc/csr_uart.py:130"
  wire width 11 \rx_fifo_w_data$6
  process $group_1
    assign \rx_fifo_w_data$6 11'00000000000
    assign \rx_fifo_w_data$6 [7:0] \phy_rx__data
    assign \rx_fifo_w_data$6 [10:8] \phy_rx__err
  end
  process $group_2
    assign \rx_fifo_w_data 11'00000000000
    assign \rx_fifo_w_data \rx_fifo_w_data$6
  end
  process $group_3
    assign \rx_fifo_w_en 1'0
    assign \rx_fifo_w_en \phy_rx__rdy
  end
  process $group_4
    assign \phy_rx__ack 1'0
    assign \phy_rx__ack \rx_fifo_w_rdy
  end
  attribute \src "/opt/patina/soc_test/newsoc/csr_uart.py:138"
  wire width 11 \rx_fifo_r_data$7
  process $group_5
    assign \rx_fifo_r_data$7 11'00000000000
    assign \rx_fifo_r_data$7 \rx_fifo_r_data
  end
  process $group_6
    assign \bridge_r_data 1'0
    assign \bridge_r_data \rx_fifo_r_rdy
  end
  process $group_7
    assign \bridge_r_data$1 1'0
    assign \bridge_r_data$1 \rx_fifo_r_data$7 [10:8] [0]
  end
  process $group_8
    assign \bridge_r_data$2 1'0
    assign \bridge_r_data$2 \rx_fifo_r_data$7 [10:8] [1]
  end
  process $group_9
    assign \bridge_r_data$3 1'0
    assign \bridge_r_data$3 \rx_fifo_r_data$7 [10:8] [2]
  end
  process $group_10
    assign \bridge_r_data$4 8'00000000
    assign \bridge_r_data$4 \rx_fifo_r_data$7 [7:0]
  end
  process $group_11
    assign \rx_fifo_r_en 1'0
    assign \rx_fifo_r_en \bridge_element__r_stb
  end
  process $group_12
    assign \tx_fifo_w_data 8'00000000
    assign \tx_fifo_w_data \bridge_w_data
  end
  process $group_13
    assign \tx_fifo_w_en 1'0
    assign \tx_fifo_w_en \bridge_element__w_stb
  end
  process $group_14
    assign \bridge_r_data$5 1'0
    assign \bridge_r_data$5 \tx_fifo_w_rdy
  end
  process $group_15
    assign \phy_tx__data 8'00000000
    assign \phy_tx__data \tx_fifo_r_data
  end
  process $group_16
    assign \phy_tx__ack 1'0
    assign \phy_tx__ack \tx_fifo_r_rdy
  end
  process $group_17
    assign \tx_fifo_r_en 1'0
    assign \tx_fifo_r_en \phy_tx__rdy
  end
end
attribute \generator "Amaranth"
module \top.wb_arb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 0 \bus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 30 output 1 \bus__adr
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 2 output 2 \bus__bte
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 output 3 \bus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 4 \bus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 input 5 \bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 output 6 \bus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 output 7 \bus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 8 \bus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 9 \bus__we
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 1 input 10 \_cpu_ibus__cyc
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 1 input 11 \_cpu_ibus__stb
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 30 input 12 \_cpu_ibus__adr
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 4 input 13 \_cpu_ibus__sel
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 3 input 14 \_cpu_ibus__cti
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 2 input 15 \_cpu_ibus__bte
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 1 output 16 \_cpu_ibus__ack
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 1 output 17 \_cpu_ibus__err
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 32 output 18 \_cpu_ibus__dat_r
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 1 input 19 \_cpu_dbus__cyc
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 1 input 20 \_cpu_dbus__stb
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 30 input 21 \_cpu_dbus__adr
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 4 input 22 \_cpu_dbus__sel
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 1 input 23 \_cpu_dbus__we
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 32 input 24 \_cpu_dbus__dat_w
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 3 input 25 \_cpu_dbus__cti
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 2 input 26 \_cpu_dbus__bte
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 1 output 27 \_cpu_dbus__ack
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 1 output 28 \_cpu_dbus__err
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 32 output 29 \_cpu_dbus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 30 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 31 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:473"
  wire width 2 \requests
  process $group_0
    assign \requests 2'00
    assign \requests { \_cpu_dbus__cyc \_cpu_ibus__cyc }
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:474"
  wire width 1 \grant
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:474"
  wire width 1 \grant$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:485"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:485"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus__cyc
    connect \Y $1
  end
  process $group_1
    assign \grant$next \grant
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:485"
    switch { $1 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:485"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:486"
        switch \grant
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:488"
          case 1'0
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:493"
            switch { \requests [1] }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:493"
              case 1'1
                assign \grant$next 1'1
            end
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:488"
          case 1'1
            attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:490"
            switch { \requests [0] }
              attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:490"
              case 1'1
                assign \grant$next 1'0
            end
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \grant$next 1'0
    end
  end
  process $group_2
    assign \_cpu_ibus__dat_r 32'00000000000000000000000000000000
    assign \_cpu_ibus__dat_r \bus__dat_r
  end
  process $group_3
    assign \_cpu_dbus__dat_r 32'00000000000000000000000000000000
    assign \_cpu_dbus__dat_r \bus__dat_r
  end
  process $group_4
    assign \bus__adr 30'000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
        assign \bus__adr \_cpu_ibus__adr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
        assign \bus__adr \_cpu_dbus__adr
    end
  end
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 32 \_cpu_ibus__dat_w
  process $group_5
    assign \bus__dat_w 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
        assign \bus__dat_w \_cpu_ibus__dat_w
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
        assign \bus__dat_w \_cpu_dbus__dat_w
    end
  end
  process $group_6
    assign \bus__sel 4'0000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
        assign \bus__sel { { \_cpu_ibus__sel [3] } { \_cpu_ibus__sel [2] } { \_cpu_ibus__sel [1] } { \_cpu_ibus__sel [0] } }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
        assign \bus__sel { { \_cpu_dbus__sel [3] } { \_cpu_dbus__sel [2] } { \_cpu_dbus__sel [1] } { \_cpu_dbus__sel [0] } }
    end
  end
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 1 \_cpu_ibus__we
  process $group_7
    assign \bus__we 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
        assign \bus__we \_cpu_ibus__we
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
        assign \bus__we \_cpu_dbus__we
    end
  end
  process $group_8
    assign \bus__stb 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
        assign \bus__stb \_cpu_ibus__stb
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
        assign \bus__stb \_cpu_dbus__stb
    end
  end
  process $group_9
    assign \bus__cyc 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
        assign \bus__cyc \_cpu_ibus__cyc
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
        assign \bus__cyc \_cpu_dbus__cyc
    end
  end
  process $group_10
    assign \bus__cti 3'000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
        assign \bus__cti \_cpu_ibus__cti
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
        assign \bus__cti \_cpu_dbus__cti
    end
  end
  process $group_11
    assign \bus__bte 2'00
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
        assign \bus__bte \_cpu_ibus__bte
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
        assign \bus__bte \_cpu_dbus__bte
    end
  end
  process $group_12
    assign \_cpu_ibus__ack 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
        assign \_cpu_ibus__ack \bus__ack
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
    end
  end
  process $group_13
    assign \_cpu_ibus__err 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
        assign \_cpu_ibus__err 1'0
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
    end
  end
  process $group_14
    assign \_cpu_dbus__ack 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
        assign \_cpu_dbus__ack \bus__ack
    end
  end
  process $group_15
    assign \_cpu_dbus__err 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:496"
    switch \grant
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'0
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:503"
      case 1'1
        assign \_cpu_dbus__err 1'0
    end
  end
  cell $dff $3
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \grant$next
    connect \Q \grant
  end
  connect \_cpu_ibus__dat_w 32'00000000000000000000000000000000
  connect \_cpu_ibus__we 1'0
end
attribute \generator "Amaranth"
module \top.wb_dec
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 0 \bus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 30 input 1 \bus__adr
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 2 input 2 \bus__bte
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 input 3 \bus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 4 \bus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 output 5 \bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 input 6 \bus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 input 7 \bus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 8 \bus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 9 \bus__we
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 output 10 \bus__cti$1
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 2 output 11 \bus__bte$2
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 input 12 \bus__dat_r$3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 13 \bus__adr$4
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 14 \bus__cyc$5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 15 \bus__stb$6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 16 \bus__ack$7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 29 output 17 \wb_bus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 output 18 \wb_bus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 output 19 \wb_bus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 20 \wb_bus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 21 \wb_bus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 22 \wb_bus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 input 23 \wb_bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 24 \wb_bus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 12 \bus__adr$8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:381"
  wire width 31 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:381"
  wire width 31 $10
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:381"
  cell $sshl $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 31
    connect \A \bus__adr
    connect \B 1'0
    connect \Y $10
  end
  connect $9 $10
  process $group_0
    assign \bus__adr$8 12'000000000000
    assign \bus__adr$8 $9 [11:0]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \bus__dat_w$12
  process $group_1
    assign \bus__dat_w$12 32'00000000000000000000000000000000
    assign \bus__dat_w$12 \bus__dat_w
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \bus__sel$13
  process $group_2
    assign \bus__sel$13 4'0000
    assign \bus__sel$13 { { \bus__sel [3] } { \bus__sel [2] } { \bus__sel [1] } { \bus__sel [0] } }
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bus__we$14
  process $group_3
    assign \bus__we$14 1'0
    assign \bus__we$14 \bus__we
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bus__stb$15
  process $group_4
    assign \bus__stb$15 1'0
    assign \bus__stb$15 \bus__stb
  end
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 \bus__cti$16
  process $group_5
    assign \bus__cti$16 3'000
    assign \bus__cti$16 \bus__cti
  end
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 2 \bus__bte$17
  process $group_6
    assign \bus__bte$17 2'00
    assign \bus__bte$17 \bus__bte
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:381"
  wire width 31 $18
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:381"
  wire width 31 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:381"
  cell $sshl $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 31
    connect \A \bus__adr
    connect \B 1'0
    connect \Y $19
  end
  connect $18 $19
  process $group_7
    assign \bus__adr$4 8'00000000
    assign \bus__adr$4 $18 [7:0]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \bus__dat_w$21
  process $group_8
    assign \bus__dat_w$21 32'00000000000000000000000000000000
    assign \bus__dat_w$21 \bus__dat_w
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \bus__sel$22
  process $group_9
    assign \bus__sel$22 4'0000
    assign \bus__sel$22 { { \bus__sel [3] } { \bus__sel [2] } { \bus__sel [1] } { \bus__sel [0] } }
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bus__we$23
  process $group_10
    assign \bus__we$23 1'0
    assign \bus__we$23 \bus__we
  end
  process $group_11
    assign \bus__stb$6 1'0
    assign \bus__stb$6 \bus__stb
  end
  process $group_12
    assign \bus__cti$1 3'000
    assign \bus__cti$1 \bus__cti
  end
  process $group_13
    assign \bus__bte$2 2'00
    assign \bus__bte$2 \bus__bte
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:381"
  wire width 31 $24
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:381"
  wire width 31 $25
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:381"
  cell $sshl $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 31
    connect \A \bus__adr
    connect \B 1'0
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \wb_bus__adr 29'00000000000000000000000000000
    assign \wb_bus__adr $24 [28:0]
  end
  process $group_15
    assign \wb_bus__dat_w 32'00000000000000000000000000000000
    assign \wb_bus__dat_w \bus__dat_w
  end
  process $group_16
    assign \wb_bus__sel 4'0000
    assign \wb_bus__sel { { \bus__sel [3] } { \bus__sel [2] } { \bus__sel [1] } { \bus__sel [0] } }
  end
  process $group_17
    assign \wb_bus__we 1'0
    assign \wb_bus__we \bus__we
  end
  process $group_18
    assign \wb_bus__stb 1'0
    assign \wb_bus__stb \bus__stb
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bus__cyc$27
  process $group_19
    assign \bus__cyc$27 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:376"
    switch \bus__adr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'000000000000000000------------
        assign \bus__cyc$27 \bus__cyc
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'0000000000000000010000--------
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'0-----------------------------
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \bus__dat_r$28
  process $group_20
    assign \bus__dat_r 32'00000000000000000000000000000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:376"
    switch \bus__adr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'000000000000000000------------
        assign \bus__dat_r \bus__dat_r$28
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'0000000000000000010000--------
        assign \bus__dat_r \bus__dat_r$3
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'0-----------------------------
        assign \bus__dat_r \wb_bus__dat_r
    end
  end
  process $group_21
    assign \bus__cyc$5 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:376"
    switch \bus__adr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'000000000000000000------------
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'0000000000000000010000--------
        assign \bus__cyc$5 \bus__cyc
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'0-----------------------------
    end
  end
  process $group_22
    assign \wb_bus__cyc 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:376"
    switch \bus__adr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'000000000000000000------------
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'0000000000000000010000--------
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:395"
      case 30'0-----------------------------
        assign \wb_bus__cyc \bus__cyc
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \bus__ack$29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:400"
  wire width 1 $30
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:400"
  cell $or $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \bus__ack$29
    connect \Y $30
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:400"
  wire width 1 $32
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:400"
  cell $or $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $30
    connect \B \bus__ack$7
    connect \Y $32
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:400"
  wire width 1 $34
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/wishbone/bus.py:400"
  cell $or $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $32
    connect \B \wb_bus__ack
    connect \Y $34
  end
  process $group_23
    assign \bus__ack 1'0
    assign \bus__ack $34
  end
  connect \bus__dat_r$28 32'00000000000000000000000000000000
  connect \bus__ack$29 1'0
end
attribute \generator "Amaranth"
module \top.wb_csr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 input 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 29 input 2 \wb_bus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 input 3 \wb_bus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 input 4 \wb_bus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 5 \wb_bus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 6 \wb_bus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 7 \wb_bus__cyc
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 output 8 \wb_bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \wb_bus__dat_r$next
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 9 \wb_bus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_bus__ack$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 31 output 10 \bus__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 11 \bus__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 12 \bus__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 output 13 \bus__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 14 \bus__r_data
  attribute \init 3'000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:78"
  wire width 3 \cycle
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:78"
  wire width 3 \cycle$next
  process $group_0
    assign \bus__addr 31'0000000000000000000000000000000
    assign \bus__addr { \wb_bus__adr \cycle [1:0] }
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  cell $and $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__cyc
    connect \B \wb_bus__stb
    connect \Y $1
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__we
    connect \Y $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  wire width 1 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__sel [0]
    connect \B $3
    connect \Y $5
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  wire width 1 $7
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  cell $not $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__we
    connect \Y $7
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  wire width 1 $9
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__sel [1]
    connect \B $7
    connect \Y $9
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  wire width 1 $11
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__we
    connect \Y $11
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  wire width 1 $13
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__sel [2]
    connect \B $11
    connect \Y $13
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  wire width 1 $15
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  cell $not $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__we
    connect \Y $15
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  wire width 1 $17
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:91"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__sel [3]
    connect \B $15
    connect \Y $17
  end
  process $group_1
    assign \bus__r_stb 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
    switch { $1 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:82"
        switch \cycle
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'000
            assign \bus__r_stb $5
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'001
            assign \bus__r_stb $9
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'010
            assign \bus__r_stb $13
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'011
            assign \bus__r_stb $17
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:96"
          case
        end
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  wire width 1 $19
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  cell $and $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__cyc
    connect \B \wb_bus__stb
    connect \Y $19
  end
  process $group_2
    assign \bus__w_data 8'00000000
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
    switch { $19 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:82"
        switch \cycle
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'000
            assign \bus__w_data \wb_bus__dat_w [7:0]
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'001
            assign \bus__w_data \wb_bus__dat_w [15:8]
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'010
            assign \bus__w_data \wb_bus__dat_w [23:16]
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'011
            assign \bus__w_data \wb_bus__dat_w [31:24]
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:96"
          case
        end
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  wire width 1 $21
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__cyc
    connect \B \wb_bus__stb
    connect \Y $21
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:93"
  wire width 1 $23
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:93"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__sel [0]
    connect \B \wb_bus__we
    connect \Y $23
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:93"
  wire width 1 $25
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:93"
  cell $and $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__sel [1]
    connect \B \wb_bus__we
    connect \Y $25
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:93"
  wire width 1 $27
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:93"
  cell $and $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__sel [2]
    connect \B \wb_bus__we
    connect \Y $27
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:93"
  wire width 1 $29
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:93"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__sel [3]
    connect \B \wb_bus__we
    connect \Y $29
  end
  process $group_3
    assign \bus__w_stb 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
    switch { $21 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:82"
        switch \cycle
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'000
            assign \bus__w_stb $23
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'001
            assign \bus__w_stb $25
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'010
            assign \bus__w_stb $27
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'011
            assign \bus__w_stb $29
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:96"
          case
        end
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  wire width 1 $31
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  cell $and $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__cyc
    connect \B \wb_bus__stb
    connect \Y $31
  end
  process $group_4
    assign \cycle$next \cycle
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
    switch { $31 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:82"
        switch \cycle
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'000
            assign \cycle$next 3'001
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'001
            assign \cycle$next 3'010
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'010
            assign \cycle$next 3'011
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'011
            assign \cycle$next 3'100
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:96"
          case
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:100"
    switch { \wb_bus__ack }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:100"
      case 1'1
        assign \cycle$next 3'000
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \cycle$next 3'000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  wire width 1 $33
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__cyc
    connect \B \wb_bus__stb
    connect \Y $33
  end
  process $group_5
    assign \wb_bus__dat_r$next \wb_bus__dat_r
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
    switch { $33 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:82"
        switch \cycle
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'000
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'001
            assign \wb_bus__dat_r$next [7:0] \bus__r_data
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'010
            assign \wb_bus__dat_r$next [15:8] \bus__r_data
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'011
            assign \wb_bus__dat_r$next [23:16] \bus__r_data
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:96"
          case
            assign \wb_bus__dat_r$next [31:24] \bus__r_data
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \wb_bus__dat_r$next 32'00000000000000000000000000000000
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  wire width 1 $35
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_bus__cyc
    connect \B \wb_bus__stb
    connect \Y $35
  end
  process $group_6
    assign \wb_bus__ack$next \wb_bus__ack
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
    switch { $35 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:81"
      case 1'1
        attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:82"
        switch \cycle
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'000
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'001
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'010
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:87"
          case 3'011
          attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:96"
          case
            assign \wb_bus__ack$next 1'1
        end
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:100"
    switch { \wb_bus__ack }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/wishbone.py:100"
      case 1'1
        assign \wb_bus__ack$next 1'0
    end
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/hdl/xfrm.py:488"
    switch \rst
      case 1'1
        assign \wb_bus__ack$next 1'0
    end
  end
  cell $dff $37
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \cycle$next
    connect \Q \cycle
  end
  cell $dff $38
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \wb_bus__dat_r$next
    connect \Q \wb_bus__dat_r
  end
  cell $dff $39
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \wb_bus__ack$next
    connect \Q \wb_bus__ack
  end
end
attribute \generator "Amaranth"
module \top.csr_dec
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 31 input 0 \bus__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 1 \bus__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 input 2 \bus__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 input 3 \bus__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 output 4 \bus__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \csr_bus__addr
  process $group_0
    assign \csr_bus__addr 4'0000
    assign \csr_bus__addr \bus__addr [3:0]
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \csr_bus__w_data
  process $group_1
    assign \csr_bus__w_data 8'00000000
    assign \csr_bus__w_data \bus__w_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \csr_bus__r_stb
  process $group_2
    assign \csr_bus__r_stb 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:729"
    switch \bus__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:741"
      case 31'000000000000000000000000000----
        assign \csr_bus__r_stb \bus__r_stb
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \csr_bus__w_stb
  process $group_3
    assign \csr_bus__w_stb 1'0
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:729"
    switch \bus__addr
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:741"
      case 31'000000000000000000000000000----
        assign \csr_bus__w_stb \bus__w_stb
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \csr_bus__r_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:738"
  wire width 8 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth_soc/csr/bus.py:738"
  cell $or $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A 1'0
    connect \B \csr_bus__r_data
    connect \Y $1
  end
  process $group_4
    assign \bus__r_data 8'00000000
    assign \bus__r_data $1
  end
  connect \csr_bus__r_data 8'00000000
end
attribute \generator "Amaranth"
module \top.cd_sync
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 output 0 \rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 output 1 \clk
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 2 \clk16_0__i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:403"
  wire width 1 \por_clk
  process $group_0
    assign \por_clk 1'0
    assign \por_clk \clk16_0__i
  end
  attribute \init 1'0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:405"
  wire width 1 \ready
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:405"
  wire width 1 \ready$next
  attribute \init 8'00000000
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:404"
  wire width 8 \timer
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:404"
  wire width 8 \timer$next
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  wire width 1 $1
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 8'11110000
    connect \Y $1
  end
  process $group_1
    assign \ready$next \ready
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
    switch { $1 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
      case 1'1
        assign \ready$next 1'1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:409"
      case
    end
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  wire width 1 $3
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 8'11110000
    connect \Y $3
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  wire width 9 $5
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  wire width 9 $6
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:410"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \timer
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_2
    assign \timer$next \timer
    attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
    switch { $3 }
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:407"
      case 1'1
      attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:409"
      case
        assign \timer$next $5 [7:0]
    end
  end
  process $group_3
    assign \clk 1'0
    assign \clk \clk16_0__i
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:418"
  wire width 1 $8
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:418"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready
    connect \Y $8
  end
  process $group_4
    assign \rst 1'0
    assign \rst $8
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \por_clk
    connect \D \ready$next
    connect \Q \ready
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \por_clk
    connect \D \timer$next
    connect \Q \timer
  end
end
attribute \generator "Amaranth"
module \top.pin_uart_0__rx
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 0 \uart_0__rx__i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \uart_0__rx__io
  cell \SB_IO \uart_0__rx_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'000001
    connect \PACKAGE_PIN \uart_0__rx__io
    connect \D_IN_0 \uart_0__rx__i
  end
end
attribute \generator "Amaranth"
module \top.pin_uart_0__tx
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 input 0 \uart_0__tx__o
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \uart_0__tx__io
  cell \SB_IO \uart_0__tx_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \uart_0__tx__io
    connect \D_OUT_0 \uart_0__tx__o
  end
end
attribute \generator "Amaranth"
module \top.pin_clk16_0
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 output 0 \clk16_0__i
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \clk16_0__io
  cell \SB_IO \clk16_0_0
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \PIN_TYPE 6'000001
    connect \PACKAGE_PIN \clk16_0__io
    connect \D_IN_0 \clk16_0__i
  end
end
attribute \generator "Amaranth"
attribute \top 1
module \top
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 0 \uart_0__rx__io
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 1 \uart_0__tx__io
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:140"
  wire width 1 inout 2 \clk16_0__io
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 1 \cpu_ibus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 1 \cpu_ibus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 30 \cpu_ibus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 4 \cpu_ibus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 3 \cpu_ibus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 2 \cpu_ibus__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 1 \cpu_ibus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 1 \cpu_ibus__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:163"
  wire width 32 \cpu_ibus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 1 \cpu_dbus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 1 \cpu_dbus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 30 \cpu_dbus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 4 \cpu_dbus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 1 \cpu_dbus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 32 \cpu_dbus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 3 \cpu_dbus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 2 \cpu_dbus__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 1 \cpu_dbus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 1 \cpu_dbus__err
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/minerva/core.py:164"
  wire width 32 \cpu_dbus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 \cpu_rst
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/vendor/_lattice_ice40.py:413"
  wire width 1 \cpu_clk
  cell \top.cpu \cpu
    connect \ibus__cyc \cpu_ibus__cyc
    connect \ibus__stb \cpu_ibus__stb
    connect \ibus__adr \cpu_ibus__adr
    connect \ibus__sel \cpu_ibus__sel
    connect \ibus__cti \cpu_ibus__cti
    connect \ibus__bte \cpu_ibus__bte
    connect \ibus__ack \cpu_ibus__ack
    connect \ibus__err \cpu_ibus__err
    connect \ibus__dat_r \cpu_ibus__dat_r
    connect \dbus__cyc \cpu_dbus__cyc
    connect \dbus__stb \cpu_dbus__stb
    connect \dbus__adr \cpu_dbus__adr
    connect \dbus__sel \cpu_dbus__sel
    connect \dbus__we \cpu_dbus__we
    connect \dbus__dat_w \cpu_dbus__dat_w
    connect \dbus__cti \cpu_dbus__cti
    connect \dbus__bte \cpu_dbus__bte
    connect \dbus__ack \cpu_dbus__ack
    connect \dbus__err \cpu_dbus__err
    connect \dbus__dat_r \cpu_dbus__dat_r
    connect \rst \cpu_rst
    connect \clk \cpu_clk
  end
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 \rom_bus__cti
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 2 \rom_bus__bte
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \rom_bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \rom_bus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \rom_bus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \rom_bus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \rom_bus__ack
  cell \top.rom \rom
    connect \rst \cpu_rst
    connect \clk \cpu_clk
    connect \bus__cti \rom_bus__cti
    connect \bus__bte \rom_bus__bte
    connect \bus__dat_r \rom_bus__dat_r
    connect \bus__adr \rom_bus__adr
    connect \bus__cyc \rom_bus__cyc
    connect \bus__stb \rom_bus__stb
    connect \bus__ack \rom_bus__ack
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \serial_tx__o
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \serial_rx__i
  cell \top.serial \serial
    connect \tx__o \serial_tx__o
    connect \rx__i \serial_rx__i
    connect \rst \cpu_rst
    connect \clk \cpu_clk
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_arb_bus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 30 \wb_arb_bus__adr
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 2 \wb_arb_bus__bte
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 \wb_arb_bus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_arb_bus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \wb_arb_bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \wb_arb_bus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \wb_arb_bus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_arb_bus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_arb_bus__we
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 1 \wb_arb__cpu_ibus__cyc
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 1 \wb_arb__cpu_ibus__stb
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 30 \wb_arb__cpu_ibus__adr
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 4 \wb_arb__cpu_ibus__sel
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 3 \wb_arb__cpu_ibus__cti
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 2 \wb_arb__cpu_ibus__bte
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 1 \wb_arb__cpu_ibus__ack
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 1 \wb_arb__cpu_ibus__err
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:50"
  wire width 32 \wb_arb__cpu_ibus__dat_r
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 1 \wb_arb__cpu_dbus__cyc
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 1 \wb_arb__cpu_dbus__stb
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 30 \wb_arb__cpu_dbus__adr
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 4 \wb_arb__cpu_dbus__sel
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 1 \wb_arb__cpu_dbus__we
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 32 \wb_arb__cpu_dbus__dat_w
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 3 \wb_arb__cpu_dbus__cti
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 2 \wb_arb__cpu_dbus__bte
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 1 \wb_arb__cpu_dbus__ack
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 1 \wb_arb__cpu_dbus__err
  attribute \src "/opt/patina/soc_test/newsoc/newsoc.py:53"
  wire width 32 \wb_arb__cpu_dbus__dat_r
  cell \top.wb_arb \wb_arb
    connect \bus__ack \wb_arb_bus__ack
    connect \bus__adr \wb_arb_bus__adr
    connect \bus__bte \wb_arb_bus__bte
    connect \bus__cti \wb_arb_bus__cti
    connect \bus__cyc \wb_arb_bus__cyc
    connect \bus__dat_r \wb_arb_bus__dat_r
    connect \bus__dat_w \wb_arb_bus__dat_w
    connect \bus__sel \wb_arb_bus__sel
    connect \bus__stb \wb_arb_bus__stb
    connect \bus__we \wb_arb_bus__we
    connect \_cpu_ibus__cyc \wb_arb__cpu_ibus__cyc
    connect \_cpu_ibus__stb \wb_arb__cpu_ibus__stb
    connect \_cpu_ibus__adr \wb_arb__cpu_ibus__adr
    connect \_cpu_ibus__sel \wb_arb__cpu_ibus__sel
    connect \_cpu_ibus__cti \wb_arb__cpu_ibus__cti
    connect \_cpu_ibus__bte \wb_arb__cpu_ibus__bte
    connect \_cpu_ibus__ack \wb_arb__cpu_ibus__ack
    connect \_cpu_ibus__err \wb_arb__cpu_ibus__err
    connect \_cpu_ibus__dat_r \wb_arb__cpu_ibus__dat_r
    connect \_cpu_dbus__cyc \wb_arb__cpu_dbus__cyc
    connect \_cpu_dbus__stb \wb_arb__cpu_dbus__stb
    connect \_cpu_dbus__adr \wb_arb__cpu_dbus__adr
    connect \_cpu_dbus__sel \wb_arb__cpu_dbus__sel
    connect \_cpu_dbus__we \wb_arb__cpu_dbus__we
    connect \_cpu_dbus__dat_w \wb_arb__cpu_dbus__dat_w
    connect \_cpu_dbus__cti \wb_arb__cpu_dbus__cti
    connect \_cpu_dbus__bte \wb_arb__cpu_dbus__bte
    connect \_cpu_dbus__ack \wb_arb__cpu_dbus__ack
    connect \_cpu_dbus__err \wb_arb__cpu_dbus__err
    connect \_cpu_dbus__dat_r \wb_arb__cpu_dbus__dat_r
    connect \rst \cpu_rst
    connect \clk \cpu_clk
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_dec_bus__ack
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 30 \wb_dec_bus__adr
  attribute \enum_base_type "BurstTypeExt"
  attribute \enum_value_00 "LINEAR"
  attribute \enum_value_01 "WRAP_4"
  attribute \enum_value_10 "WRAP_8"
  attribute \enum_value_11 "WRAP_16"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 2 \wb_dec_bus__bte
  attribute \enum_base_type "CycleType"
  attribute \enum_value_000 "CLASSIC"
  attribute \enum_value_001 "CONST_BURST"
  attribute \enum_value_010 "INCR_BURST"
  attribute \enum_value_111 "END_OF_BURST"
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 3 \wb_dec_bus__cti
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_dec_bus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \wb_dec_bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \wb_dec_bus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \wb_dec_bus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_dec_bus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_dec_bus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 29 \wb_dec_wb_bus__adr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \wb_dec_wb_bus__dat_w
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 4 \wb_dec_wb_bus__sel
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_dec_wb_bus__we
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_dec_wb_bus__stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_dec_wb_bus__cyc
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 32 \wb_dec_wb_bus__dat_r
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_dec_wb_bus__ack
  cell \top.wb_dec \wb_dec
    connect \bus__ack \wb_dec_bus__ack
    connect \bus__adr \wb_dec_bus__adr
    connect \bus__bte \wb_dec_bus__bte
    connect \bus__cti \wb_dec_bus__cti
    connect \bus__cyc \wb_dec_bus__cyc
    connect \bus__dat_r \wb_dec_bus__dat_r
    connect \bus__dat_w \wb_dec_bus__dat_w
    connect \bus__sel \wb_dec_bus__sel
    connect \bus__stb \wb_dec_bus__stb
    connect \bus__we \wb_dec_bus__we
    connect \bus__cti$1 \rom_bus__cti
    connect \bus__bte$2 \rom_bus__bte
    connect \bus__dat_r$3 \rom_bus__dat_r
    connect \bus__adr$4 \rom_bus__adr
    connect \bus__cyc$5 \rom_bus__cyc
    connect \bus__stb$6 \rom_bus__stb
    connect \bus__ack$7 \rom_bus__ack
    connect \wb_bus__adr \wb_dec_wb_bus__adr
    connect \wb_bus__dat_w \wb_dec_wb_bus__dat_w
    connect \wb_bus__sel \wb_dec_wb_bus__sel
    connect \wb_bus__we \wb_dec_wb_bus__we
    connect \wb_bus__stb \wb_dec_wb_bus__stb
    connect \wb_bus__cyc \wb_dec_wb_bus__cyc
    connect \wb_bus__dat_r \wb_dec_wb_bus__dat_r
    connect \wb_bus__ack \wb_dec_wb_bus__ack
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 31 \wb_csr_bus__addr
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_csr_bus__r_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \wb_csr_bus__w_data
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 1 \wb_csr_bus__w_stb
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647"
  wire width 8 \wb_csr_bus__r_data
  cell \top.wb_csr \wb_csr
    connect \rst \cpu_rst
    connect \clk \cpu_clk
    connect \wb_bus__adr \wb_dec_wb_bus__adr
    connect \wb_bus__dat_w \wb_dec_wb_bus__dat_w
    connect \wb_bus__sel \wb_dec_wb_bus__sel
    connect \wb_bus__we \wb_dec_wb_bus__we
    connect \wb_bus__stb \wb_dec_wb_bus__stb
    connect \wb_bus__cyc \wb_dec_wb_bus__cyc
    connect \wb_bus__dat_r \wb_dec_wb_bus__dat_r
    connect \wb_bus__ack \wb_dec_wb_bus__ack
    connect \bus__addr \wb_csr_bus__addr
    connect \bus__r_stb \wb_csr_bus__r_stb
    connect \bus__w_data \wb_csr_bus__w_data
    connect \bus__w_stb \wb_csr_bus__w_stb
    connect \bus__r_data \wb_csr_bus__r_data
  end
  cell \top.csr_dec \csr_dec
    connect \bus__addr \wb_csr_bus__addr
    connect \bus__r_stb \wb_csr_bus__r_stb
    connect \bus__w_data \wb_csr_bus__w_data
    connect \bus__w_stb \wb_csr_bus__w_stb
    connect \bus__r_data \wb_csr_bus__r_data
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \cd_sync_clk16_0__i
  cell \top.cd_sync \cd_sync
    connect \rst \cpu_rst
    connect \clk \cpu_clk
    connect \clk16_0__i \cd_sync_clk16_0__i
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \pin_uart_0__rx_uart_0__rx__i
  cell \top.pin_uart_0__rx \pin_uart_0__rx
    connect \uart_0__rx__i \pin_uart_0__rx_uart_0__rx__i
    connect \uart_0__rx__io \uart_0__rx__io
  end
  attribute \src "/opt/patina/.venv/lib/python3.11/site-packages/amaranth/build/res.py:159"
  wire width 1 \pin_uart_0__tx_uart_0__tx__o
  cell \top.pin_uart_0__tx \pin_uart_0__tx
    connect \uart_0__tx__o \pin_uart_0__tx_uart_0__tx__o
    connect \uart_0__tx__io \uart_0__tx__io
  end
  cell \top.pin_clk16_0 \pin_clk16_0
    connect \clk16_0__i \cd_sync_clk16_0__i
    connect \clk16_0__io \clk16_0__io
  end
  process $group_0
    assign \wb_arb_bus__ack 1'0
    assign \wb_arb_bus__ack \wb_dec_bus__ack
  end
  process $group_1
    assign \wb_dec_bus__adr 30'000000000000000000000000000000
    assign \wb_dec_bus__adr \wb_arb_bus__adr
  end
  process $group_2
    assign \wb_dec_bus__bte 2'00
    assign \wb_dec_bus__bte \wb_arb_bus__bte
  end
  process $group_3
    assign \wb_dec_bus__cti 3'000
    assign \wb_dec_bus__cti \wb_arb_bus__cti
  end
  process $group_4
    assign \wb_dec_bus__cyc 1'0
    assign \wb_dec_bus__cyc \wb_arb_bus__cyc
  end
  process $group_5
    assign \wb_arb_bus__dat_r 32'00000000000000000000000000000000
    assign \wb_arb_bus__dat_r \wb_dec_bus__dat_r
  end
  process $group_6
    assign \wb_dec_bus__dat_w 32'00000000000000000000000000000000
    assign \wb_dec_bus__dat_w \wb_arb_bus__dat_w
  end
  process $group_7
    assign \wb_dec_bus__sel 4'0000
    assign \wb_dec_bus__sel \wb_arb_bus__sel
  end
  process $group_8
    assign \wb_dec_bus__stb 1'0
    assign \wb_dec_bus__stb \wb_arb_bus__stb
  end
  process $group_9
    assign \wb_dec_bus__we 1'0
    assign \wb_dec_bus__we \wb_arb_bus__we
  end
  process $group_10
    assign \wb_arb__cpu_ibus__cyc 1'0
    assign \wb_arb__cpu_ibus__cyc \cpu_ibus__cyc
  end
  process $group_11
    assign \wb_arb__cpu_ibus__stb 1'0
    assign \wb_arb__cpu_ibus__stb \cpu_ibus__stb
  end
  process $group_12
    assign \wb_arb__cpu_ibus__adr 30'000000000000000000000000000000
    assign \wb_arb__cpu_ibus__adr \cpu_ibus__adr
  end
  process $group_13
    assign \wb_arb__cpu_ibus__sel 4'0000
    assign \wb_arb__cpu_ibus__sel \cpu_ibus__sel
  end
  process $group_14
    assign \wb_arb__cpu_ibus__cti 3'000
    assign \wb_arb__cpu_ibus__cti \cpu_ibus__cti
  end
  process $group_15
    assign \wb_arb__cpu_ibus__bte 2'00
    assign \wb_arb__cpu_ibus__bte \cpu_ibus__bte
  end
  process $group_16
    assign \cpu_ibus__ack 1'0
    assign \cpu_ibus__ack \wb_arb__cpu_ibus__ack
  end
  process $group_17
    assign \cpu_ibus__err 1'0
    assign \cpu_ibus__err \wb_arb__cpu_ibus__err
  end
  process $group_18
    assign \cpu_ibus__dat_r 32'00000000000000000000000000000000
    assign \cpu_ibus__dat_r \wb_arb__cpu_ibus__dat_r
  end
  process $group_19
    assign \wb_arb__cpu_dbus__cyc 1'0
    assign \wb_arb__cpu_dbus__cyc \cpu_dbus__cyc
  end
  process $group_20
    assign \wb_arb__cpu_dbus__stb 1'0
    assign \wb_arb__cpu_dbus__stb \cpu_dbus__stb
  end
  process $group_21
    assign \wb_arb__cpu_dbus__adr 30'000000000000000000000000000000
    assign \wb_arb__cpu_dbus__adr \cpu_dbus__adr
  end
  process $group_22
    assign \wb_arb__cpu_dbus__sel 4'0000
    assign \wb_arb__cpu_dbus__sel \cpu_dbus__sel
  end
  process $group_23
    assign \wb_arb__cpu_dbus__we 1'0
    assign \wb_arb__cpu_dbus__we \cpu_dbus__we
  end
  process $group_24
    assign \wb_arb__cpu_dbus__dat_w 32'00000000000000000000000000000000
    assign \wb_arb__cpu_dbus__dat_w \cpu_dbus__dat_w
  end
  process $group_25
    assign \wb_arb__cpu_dbus__cti 3'000
    assign \wb_arb__cpu_dbus__cti \cpu_dbus__cti
  end
  process $group_26
    assign \wb_arb__cpu_dbus__bte 2'00
    assign \wb_arb__cpu_dbus__bte \cpu_dbus__bte
  end
  process $group_27
    assign \cpu_dbus__ack 1'0
    assign \cpu_dbus__ack \wb_arb__cpu_dbus__ack
  end
  process $group_28
    assign \cpu_dbus__err 1'0
    assign \cpu_dbus__err \wb_arb__cpu_dbus__err
  end
  process $group_29
    assign \cpu_dbus__dat_r 32'00000000000000000000000000000000
    assign \cpu_dbus__dat_r \wb_arb__cpu_dbus__dat_r
  end
  process $group_30
    assign \pin_uart_0__tx_uart_0__tx__o 1'0
    assign \pin_uart_0__tx_uart_0__tx__o \serial_tx__o
  end
  process $group_31
    assign \serial_rx__i 1'1
    assign \serial_rx__i \pin_uart_0__rx_uart_0__rx__i
  end
end
