{
  "design": {
    "design_info": {
      "boundary_crc": "0x71BE28B37AC60A01",
      "device": "xcvu9p-flga2104-1-e",
      "gen_directory": "../../../../cl_test_ss.gen/sources_1/bd/AXIcrossbar1",
      "name": "AXIcrossbar1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_crossbar_2": "",
      "axi_uartlite_1": "",
      "axi_crossbar_3": "",
      "axi_dwidth_converter_1": "",
      "axi_protocol_convert_0": "",
      "axi_dwidth_converter_0": ""
    },
    "interface_ports": {
      "test_status": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "AXIcrossbar1_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "test_status"
      },
      "OCL_AXIL_32": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "AXIcrossbar1_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "OCL_AXIL_32",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        }
      },
      "DMA_PCIS_AXI4": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "AXIcrossbar1_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "6"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "DMA_PCIS_AXI4",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        }
      },
      "DDR_ADDR_512_64": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "AXIcrossbar1_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "5"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "DDR_ADDR_512_64",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        }
      },
      "UART_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "M02_AXI_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "AXIcrossbar1_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "M02_AXI_0"
      },
      "M_AXI_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "AXIcrossbar1_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "M_AXI_0"
      },
      "BAR1_AXIL_32": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "AXIcrossbar1_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BAR1_AXIL_32",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        }
      },
      "DDR_AXI4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "AXIcrossbar1_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "16",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "DDR_AXI4"
      }
    },
    "ports": {
      "interrupt_1": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "test_status:OCL_AXIL_32:DMA_PCIS_AXI4:DDR_ADDR_512_64:M02_AXI_0:M_AXI_0:BAR1_AXIL_32:DDR_AXI4"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "AXIcrossbar1_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_crossbar_2": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "AXIcrossbar1_axi_crossbar_0_0",
        "xci_path": "ip/AXIcrossbar1_axi_crossbar_0_0/AXIcrossbar1_axi_crossbar_0_0.xci",
        "inst_hier_path": "axi_crossbar_2",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "1"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "R_REGISTER": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          }
        }
      },
      "axi_uartlite_1": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "AXIcrossbar1_axi_uartlite_0_0",
        "xci_path": "ip/AXIcrossbar1_axi_uartlite_0_0/AXIcrossbar1_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_1"
      },
      "axi_crossbar_3": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "AXIcrossbar1_axi_crossbar_1_0",
        "xci_path": "ip/AXIcrossbar1_axi_crossbar_1_0/AXIcrossbar1_axi_crossbar_1_0.xci",
        "inst_hier_path": "axi_crossbar_3",
        "parameters": {
          "ADDR_RANGES": {
            "value": "1"
          },
          "ADDR_WIDTH": {
            "value": "64"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "ID_WIDTH": {
            "value": "16"
          },
          "M00_A00_ADDR_WIDTH": {
            "value": "24"
          },
          "M00_A00_BASE_ADDR": {
            "value": "0x0000000081000000"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S01_BASE_ID": {
            "value": "0x00008000"
          },
          "S02_BASE_ID": {
            "value": "0x00010000"
          },
          "S03_BASE_ID": {
            "value": "0x00018000"
          },
          "S04_BASE_ID": {
            "value": "0x00020000"
          },
          "S05_BASE_ID": {
            "value": "0x00028000"
          },
          "S06_BASE_ID": {
            "value": "0x00030000"
          },
          "S07_BASE_ID": {
            "value": "0x00038000"
          },
          "S08_BASE_ID": {
            "value": "0x00040000"
          },
          "S09_BASE_ID": {
            "value": "0x00048000"
          },
          "S10_BASE_ID": {
            "value": "0x00050000"
          },
          "S11_BASE_ID": {
            "value": "0x00058000"
          },
          "S12_BASE_ID": {
            "value": "0x00060000"
          },
          "S13_BASE_ID": {
            "value": "0x00068000"
          },
          "S14_BASE_ID": {
            "value": "0x00070000"
          },
          "S15_BASE_ID": {
            "value": "0x00078000"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI"
            ]
          }
        }
      },
      "axi_dwidth_converter_1": {
        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
        "xci_name": "AXIcrossbar1_axi_dwidth_converter_1_0",
        "xci_path": "ip/AXIcrossbar1_axi_dwidth_converter_1_0/AXIcrossbar1_axi_dwidth_converter_1_0.xci",
        "inst_hier_path": "axi_dwidth_converter_1",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "MI_DATA_WIDTH": {
            "value": "64"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SI_DATA_WIDTH": {
            "value": "32"
          },
          "SI_ID_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "AXIcrossbar1_axi_protocol_convert_0_0",
        "xci_path": "ip/AXIcrossbar1_axi_protocol_convert_0_0/AXIcrossbar1_axi_protocol_convert_0_0.xci",
        "inst_hier_path": "axi_protocol_convert_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "MI_PROTOCOL": {
            "value": "AXI4"
          },
          "SI_PROTOCOL": {
            "value": "AXI4LITE"
          },
          "TRANSLATION_MODE": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
        "xci_name": "AXIcrossbar1_axi_dwidth_converter_0_0",
        "xci_path": "ip/AXIcrossbar1_axi_dwidth_converter_0_0/AXIcrossbar1_axi_dwidth_converter_0_0.xci",
        "inst_hier_path": "axi_dwidth_converter_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "MAX_SPLIT_BEATS": {
            "value": "256"
          },
          "MI_DATA_WIDTH": {
            "value": "512"
          },
          "SI_DATA_WIDTH": {
            "value": "64"
          },
          "SI_ID_WIDTH": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "DDR_ADDR_512_64_1": {
        "interface_ports": [
          "DDR_ADDR_512_64",
          "axi_dwidth_converter_0/S_AXI"
        ]
      },
      "OCL_AXIL_32": {
        "interface_ports": [
          "OCL_AXIL_32",
          "axi_crossbar_2/S00_AXI"
        ]
      },
      "S00_AXI_1_1": {
        "interface_ports": [
          "DMA_PCIS_AXI4",
          "axi_crossbar_3/S00_AXI"
        ]
      },
      "S_AXI_0_2": {
        "interface_ports": [
          "BAR1_AXIL_32",
          "axi_dwidth_converter_1/S_AXI"
        ]
      },
      "axi_crossbar_0_M01_AXI": {
        "interface_ports": [
          "test_status",
          "axi_crossbar_2/M01_AXI"
        ]
      },
      "axi_crossbar_2_M00_AXI": {
        "interface_ports": [
          "axi_uartlite_1/S_AXI",
          "axi_crossbar_2/M00_AXI"
        ]
      },
      "axi_crossbar_2_M02_AXI": {
        "interface_ports": [
          "M02_AXI_0",
          "axi_crossbar_2/M02_AXI"
        ]
      },
      "axi_crossbar_3_M00_AXI": {
        "interface_ports": [
          "DDR_AXI4",
          "axi_crossbar_3/M00_AXI"
        ]
      },
      "axi_dwidth_converter_0_M_AXI": {
        "interface_ports": [
          "axi_dwidth_converter_0/M_AXI",
          "axi_crossbar_3/S01_AXI"
        ]
      },
      "axi_dwidth_converter_1_M_AXI": {
        "interface_ports": [
          "axi_protocol_convert_0/S_AXI",
          "axi_dwidth_converter_1/M_AXI"
        ]
      },
      "axi_protocol_convert_0_M_AXI": {
        "interface_ports": [
          "M_AXI_0",
          "axi_protocol_convert_0/M_AXI"
        ]
      },
      "axi_uartlite_1_UART": {
        "interface_ports": [
          "UART_1",
          "axi_uartlite_1/UART"
        ]
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "aclk_0",
          "axi_crossbar_2/aclk",
          "axi_uartlite_1/s_axi_aclk",
          "axi_crossbar_3/aclk",
          "axi_dwidth_converter_1/s_axi_aclk",
          "axi_protocol_convert_0/aclk",
          "axi_dwidth_converter_0/s_axi_aclk"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "aresetn_0",
          "axi_crossbar_2/aresetn",
          "axi_uartlite_1/s_axi_aresetn",
          "axi_crossbar_3/aresetn",
          "axi_dwidth_converter_1/s_axi_aresetn",
          "axi_protocol_convert_0/aresetn",
          "axi_dwidth_converter_0/s_axi_aresetn"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_1/interrupt",
          "interrupt_1"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "OCL_AXIL_32": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_M02_AXI_0_Reg": {
                "address_block": "/M02_AXI_0/Reg",
                "offset": "0x00100000",
                "range": "512K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_1/S_AXI/Reg",
                "offset": "0x00000000",
                "range": "512K"
              },
              "SEG_test_status_Reg": {
                "address_block": "/test_status/Reg",
                "offset": "0x00080000",
                "range": "512K"
              }
            }
          },
          "DMA_PCIS_AXI4": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_M00_AXI_0_Reg": {
                "address_block": "/DDR_AXI4/Reg",
                "offset": "0x0000000081000000",
                "range": "256M"
              }
            }
          },
          "DDR_ADDR_512_64": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_M00_AXI_0_Reg": {
                "address_block": "/DDR_AXI4/Reg",
                "offset": "0x0000000081000000",
                "range": "256M"
              }
            }
          },
          "BAR1_AXIL_32": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_M_AXI_0_Reg": {
                "address_block": "/M_AXI_0/Reg",
                "offset": "0x0000000044A00000",
                "range": "64K"
              }
            }
          }
        },
        "memory_maps": {
          "test_status": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M02_AXI_0": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M_AXI_0": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "DDR_AXI4": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      }
    }
  }
}