cell { name: "MipiDphyRx1_RESET_N" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N" type: "outbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_CLK" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_ESC_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_CONTROL_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_REQUEST_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TURN_REQUEST" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_FORCE_RX_MODE" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_TRIGGER_ESC[0]" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_DIRECTION" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_CONTENTION_LP0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_CONTENTION_LP1" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_CLK_ACTIVE_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_SOT_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_LPDT_ESC" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_ESC[7]" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_ESC[6]" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_ESC[5]" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_ESC[4]" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_ESC[3]" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_ESC[2]" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_ESC[1]" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_ESC[0]" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_ESC" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ERR_SYNC_ESC" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_LPDT_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[7]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[6]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[5]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[4]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_VALID_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_READY_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_EXIT" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_LP_CLK" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_CLK_ESC_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_CLK_ESC" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Vs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Hs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511De" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[15]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[14]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[13]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[12]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[11]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[10]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[9]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[8]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[7]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[6]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[5]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[4]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[3]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[2]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[1]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[0]" type: "output" is_synchronizer: 0 }
cell { name: "iAdv7511Sda" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "iAdv7511Scl" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "oLed[5]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[4]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[3]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[2]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[1]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[0]" type: "output" is_synchronizer: 0 }
cell { name: "iPushSw[0]" type: "input" is_synchronizer: 0 }
cell { name: "iSCLK" type: "input" is_synchronizer: 0 }
cell { name: "iBCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[25]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[24]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[23]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[22]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[21]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[20]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[19]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[18]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[17]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[16]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[15]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[14]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[13]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[12]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[11]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[10]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[9]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[8]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[7]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[6]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[5]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[4]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[3]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[2]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[1]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[0]" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst1_TDO" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst2_CAPTURE" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_RESET" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_SEL" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_SHIFT" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TCK" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TDI" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_UPDATE" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TDO" type: "output" is_synchronizer: 0 }
cell { name: "VCC" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "GND" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rBRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rnVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rSRST_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe9~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe18~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe11~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe22~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe12~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe10~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe21~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe8~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe19[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe14[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe20~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe7~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe17~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe16~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wCddFifoFull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsValid~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wCdcFifoFull_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideoVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wFtiEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe19[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe19[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe19[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe19[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe19[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe19[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe19[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe14[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe14[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe14[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe14[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe14[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe14[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe14[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstSel_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511Hs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511Vs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511De~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/wVgaGenFDe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideofull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "LUT__15090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_run_trig~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_run_trig_imdt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_stop_trig~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_capture_pattern[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_soft_reset_in~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_resetn_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_resetn~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pattern[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pattern[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_capture_pattern[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.enable~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/tu_trigger~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/biu_ready~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[13]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[14]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[16]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[17]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[18]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[19]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[20]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[21]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[22]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[23]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[24]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[25]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[26]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[27]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[28]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[29]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[30]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[31]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[32]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[33]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[34]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[35]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[36]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[37]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[38]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[39]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[40]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[41]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[42]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[43]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[44]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[45]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[46]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[47]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[48]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[49]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[50]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[51]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[52]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[53]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[54]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[55]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[56]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[57]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[58]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[59]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[60]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[61]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[62]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[63]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[64]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[65]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[66]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[67]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[68]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[69]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[70]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[71]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[72]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[73]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[74]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[75]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[76]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[77]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[78]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[79]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[80]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[81]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5456" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5457" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5458" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5459" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5460" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5461" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i28" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i27" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i26" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i25" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i24" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i23" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i22" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i21" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i20" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/CLKBUF_JTAG_TCK" type: "EFX_GBUFCE" is_synchronizer: 0 }
cell { name: "LUT__15091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__15089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "iCfgCLK" type: "input" is_synchronizer: 0 }
cell { name: "iFBCLK" type: "input" is_synchronizer: 0 }
cell { name: "iCfgCLK~CLKOUT~1~37" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" type: "outbuf" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~2~605" type: "output" is_synchronizer: 0 }
cell { name: "iFBCLK~CLKOUT~102~1" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~333~329" type: "output" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~334" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~335" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~336" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~337" type: "outbuf" is_synchronizer: 0 }
cell { name: "pt_input_flop_0" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_1" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_2" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_3" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_4" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_5" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_6" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_7" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_8" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_9" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_10" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_11" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_12" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_13" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_14" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_15" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_16" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_17" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_18" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_19" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_20" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_21" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_22" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_23" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_24" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_25" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_26" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_27" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_28" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_29" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_30" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_31" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "VCC" port: "out" }
	terminal	{ cell: "pll_inst1_RSTN" port: "outpad" }
	terminal	{ cell: "pll_inst2_RSTN" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "CE" }
	terminal	{ cell: "rBRST~FF" port: "CE" }
	terminal	{ cell: "rVRST~FF" port: "CE" }
	terminal	{ cell: "rnVRST~FF" port: "CE" }
	terminal	{ cell: "oLed[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "CE" }
	terminal	{ cell: "rSRST_2~FF" port: "CE" }
	terminal	{ cell: "la0_probe1[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe9~FF" port: "CE" }
	terminal	{ cell: "la0_probe18~FF" port: "CE" }
	terminal	{ cell: "la0_probe11~FF" port: "CE" }
	terminal	{ cell: "la0_probe3~FF" port: "CE" }
	terminal	{ cell: "la0_probe4~FF" port: "CE" }
	terminal	{ cell: "la0_probe0~FF" port: "CE" }
	terminal	{ cell: "la0_probe22~FF" port: "CE" }
	terminal	{ cell: "la0_probe12~FF" port: "CE" }
	terminal	{ cell: "la0_probe10~FF" port: "CE" }
	terminal	{ cell: "la0_probe21~FF" port: "CE" }
	terminal	{ cell: "la0_probe8~FF" port: "CE" }
	terminal	{ cell: "la0_probe19[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15~FF" port: "CE" }
	terminal	{ cell: "la0_probe14[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe2[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe20~FF" port: "CE" }
	terminal	{ cell: "la0_probe7~FF" port: "CE" }
	terminal	{ cell: "la0_probe17~FF" port: "CE" }
	terminal	{ cell: "la0_probe6~FF" port: "CE" }
	terminal	{ cell: "la0_probe5~FF" port: "CE" }
	terminal	{ cell: "la0_probe16~FF" port: "CE" }
	terminal	{ cell: "la0_probe13~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "CE" }
	terminal	{ cell: "wCddFifoFull~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "CE" }
	terminal	{ cell: "wVideoVd~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "la0_probe1[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe19[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe19[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe19[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe19[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe19[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe19[6]~FF" port: "CE" }
	terminal	{ cell: "la0_probe19[7]~FF" port: "CE" }
	terminal	{ cell: "la0_probe14[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe14[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe14[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe14[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe14[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe14[6]~FF" port: "CE" }
	terminal	{ cell: "la0_probe14[7]~FF" port: "CE" }
	terminal	{ cell: "la0_probe2[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe2[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe2[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe2[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe2[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe2[6]~FF" port: "CE" }
	terminal	{ cell: "la0_probe2[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CE" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "CE" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "CE" }
	terminal	{ cell: "oAdv7511De~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "wVideofull~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I1" }
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "CE" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "GND" port: "out" }
	terminal	{ cell: "MipiDphyRx1_TX_REQUEST_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TURN_REQUEST" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_FORCE_RX_MODE" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_LPDT_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[7]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[6]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[5]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[4]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_VALID_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_READY_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_EXIT" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_CLK_ESC" port: "outpad" }
	terminal	{ cell: "oTestPort[23]" port: "outpad" }
	terminal	{ cell: "oTestPort[22]" port: "outpad" }
	terminal	{ cell: "oTestPort[21]" port: "outpad" }
	terminal	{ cell: "oTestPort[20]" port: "outpad" }
	terminal	{ cell: "oTestPort[19]" port: "outpad" }
	terminal	{ cell: "oTestPort[18]" port: "outpad" }
	terminal	{ cell: "oTestPort[16]" port: "outpad" }
	terminal	{ cell: "oTestPort[15]" port: "outpad" }
	terminal	{ cell: "oTestPort[14]" port: "outpad" }
	terminal	{ cell: "oTestPort[13]" port: "outpad" }
	terminal	{ cell: "oTestPort[12]" port: "outpad" }
	terminal	{ cell: "oTestPort[11]" port: "outpad" }
	terminal	{ cell: "oTestPort[9]" port: "outpad" }
	terminal	{ cell: "oTestPort[8]" port: "outpad" }
	terminal	{ cell: "oTestPort[6]" port: "outpad" }
	terminal	{ cell: "oTestPort[5]" port: "outpad" }
	terminal	{ cell: "jtag_inst1_TDO" port: "outpad" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i14" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i14" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i28" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "I1" }
 }
net {
	name: "jtag_inst2_TCK"
	terminal	{ cell: "jtag_inst2_TCK" port: "inpad" }
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "I" }
 }
net {
	name: "MipiDphyRx1_RST0_N"
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RESET_N" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "SR" }
	terminal	{ cell: "wCddFifoFull~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "SR" }
	terminal	{ cell: "wVideoVd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "wVideofull~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
 }
net {
	name: "rBRST"
	terminal	{ cell: "rBRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "SR" }
	terminal	{ cell: "LUT__15288" port: "in[0]" }
	terminal	{ cell: "LUT__15289" port: "in[2]" }
	terminal	{ cell: "LUT__15294" port: "in[0]" }
	terminal	{ cell: "LUT__15485" port: "in[0]" }
 }
net {
	name: "rVRST"
	terminal	{ cell: "rVRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "SR" }
 }
net {
	name: "rnVRST"
	terminal	{ cell: "rnVRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
 }
net {
	name: "oLed[3]"
	terminal	{ cell: "oLed[3]~FF" port: "Q" }
	terminal	{ cell: "oLed[3]" port: "outpad" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15090" port: "in[3]" }
	terminal	{ cell: "LUT__15141" port: "in[2]" }
	terminal	{ cell: "LUT__15142" port: "in[0]" }
	terminal	{ cell: "LUT__15179" port: "in[3]" }
	terminal	{ cell: "LUT__15180" port: "in[0]" }
	terminal	{ cell: "LUT__15181" port: "in[2]" }
	terminal	{ cell: "LUT__15192" port: "in[2]" }
	terminal	{ cell: "LUT__15193" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WE[0]" }
 }
net {
	name: "la0_probe1[0]"
	terminal	{ cell: "la0_probe1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe9"
	terminal	{ cell: "la0_probe9~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe18"
	terminal	{ cell: "la0_probe18~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe11"
	terminal	{ cell: "la0_probe11~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe3"
	terminal	{ cell: "la0_probe3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe4"
	terminal	{ cell: "la0_probe4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe0"
	terminal	{ cell: "la0_probe0~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe22"
	terminal	{ cell: "la0_probe22~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe12"
	terminal	{ cell: "la0_probe12~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe10"
	terminal	{ cell: "la0_probe10~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe21"
	terminal	{ cell: "la0_probe21~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe8"
	terminal	{ cell: "la0_probe8~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe19[0]"
	terminal	{ cell: "la0_probe19[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe15"
	terminal	{ cell: "la0_probe15~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe14[0]"
	terminal	{ cell: "la0_probe14[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe2[0]"
	terminal	{ cell: "la0_probe2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe20"
	terminal	{ cell: "la0_probe20~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe7"
	terminal	{ cell: "la0_probe7~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe17"
	terminal	{ cell: "la0_probe17~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe6"
	terminal	{ cell: "la0_probe6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe5"
	terminal	{ cell: "la0_probe5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe16"
	terminal	{ cell: "la0_probe16~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe13"
	terminal	{ cell: "la0_probe13~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "n128"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "n129"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/wHsPixel[0]"
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[10]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15090" port: "in[2]" }
	terminal	{ cell: "LUT__15141" port: "in[1]" }
	terminal	{ cell: "LUT__15142" port: "in[3]" }
	terminal	{ cell: "LUT__15169" port: "in[1]" }
	terminal	{ cell: "LUT__15181" port: "in[0]" }
 }
net {
	name: "wCddFifoFull"
	terminal	{ cell: "wCddFifoFull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "D" }
 }
net {
	name: "n133"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "D" }
 }
net {
	name: "n134"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/wHsValid"
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i2" port: "I1" }
	terminal	{ cell: "LUT__15163" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15098" port: "in[0]" }
	terminal	{ cell: "LUT__15112" port: "in[0]" }
	terminal	{ cell: "LUT__15132" port: "in[0]" }
	terminal	{ cell: "LUT__15172" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[12]" }
	terminal	{ cell: "LUT__15098" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15091" port: "in[1]" }
	terminal	{ cell: "LUT__15141" port: "in[0]" }
	terminal	{ cell: "LUT__15142" port: "in[2]" }
	terminal	{ cell: "LUT__15179" port: "in[1]" }
	terminal	{ cell: "LUT__15192" port: "in[0]" }
	terminal	{ cell: "LUT__15193" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15090" port: "in[1]" }
	terminal	{ cell: "LUT__15141" port: "in[3]" }
	terminal	{ cell: "LUT__15142" port: "in[1]" }
	terminal	{ cell: "LUT__15179" port: "in[2]" }
	terminal	{ cell: "LUT__15181" port: "in[1]" }
	terminal	{ cell: "LUT__15192" port: "in[1]" }
	terminal	{ cell: "LUT__15193" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[12]" }
	terminal	{ cell: "LUT__15101" port: "in[0]" }
	terminal	{ cell: "LUT__15112" port: "in[3]" }
	terminal	{ cell: "LUT__15132" port: "in[1]" }
	terminal	{ cell: "LUT__15172" port: "in[1]" }
	terminal	{ cell: "LUT__15182" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15178" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[8]" }
	terminal	{ cell: "LUT__15099" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[9]" }
	terminal	{ cell: "LUT__15098" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[0]" }
	terminal	{ cell: "LUT__15094" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[1]" }
	terminal	{ cell: "LUT__15094" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[2]" }
	terminal	{ cell: "LUT__15096" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[3]" }
	terminal	{ cell: "LUT__15096" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[4]" }
	terminal	{ cell: "LUT__15095" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[5]" }
	terminal	{ cell: "LUT__15095" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[6]" }
	terminal	{ cell: "LUT__15093" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[7]" }
	terminal	{ cell: "LUT__15093" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[16]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RDATA[1]" }
	terminal	{ cell: "LUT__15090" port: "in[0]" }
 }
net {
	name: "n188"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "D" }
 }
net {
	name: "n189"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[8]" }
	terminal	{ cell: "LUT__15101" port: "in[1]" }
	terminal	{ cell: "LUT__15112" port: "in[2]" }
	terminal	{ cell: "LUT__15121" port: "in[1]" }
	terminal	{ cell: "LUT__15123" port: "in[0]" }
	terminal	{ cell: "LUT__15126" port: "in[0]" }
	terminal	{ cell: "LUT__15131" port: "in[2]" }
	terminal	{ cell: "LUT__15132" port: "in[3]" }
	terminal	{ cell: "LUT__15133" port: "in[0]" }
	terminal	{ cell: "LUT__15135" port: "in[2]" }
	terminal	{ cell: "LUT__15176" port: "in[1]" }
	terminal	{ cell: "LUT__15182" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[9]" }
	terminal	{ cell: "LUT__15100" port: "in[0]" }
	terminal	{ cell: "LUT__15109" port: "in[1]" }
	terminal	{ cell: "LUT__15113" port: "in[1]" }
	terminal	{ cell: "LUT__15123" port: "in[1]" }
	terminal	{ cell: "LUT__15126" port: "in[1]" }
	terminal	{ cell: "LUT__15133" port: "in[1]" }
	terminal	{ cell: "LUT__15183" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[0]" }
	terminal	{ cell: "LUT__15100" port: "in[1]" }
	terminal	{ cell: "LUT__15110" port: "in[1]" }
	terminal	{ cell: "LUT__15123" port: "in[2]" }
	terminal	{ cell: "LUT__15126" port: "in[2]" }
	terminal	{ cell: "LUT__15184" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[1]" }
	terminal	{ cell: "LUT__15103" port: "in[0]" }
	terminal	{ cell: "LUT__15108" port: "in[1]" }
	terminal	{ cell: "LUT__15118" port: "in[1]" }
	terminal	{ cell: "LUT__15123" port: "in[3]" }
	terminal	{ cell: "LUT__15131" port: "in[3]" }
	terminal	{ cell: "LUT__15185" port: "in[1]" }
	terminal	{ cell: "LUT__15186" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[2]" }
	terminal	{ cell: "LUT__15103" port: "in[1]" }
	terminal	{ cell: "LUT__15118" port: "in[3]" }
	terminal	{ cell: "LUT__15124" port: "in[1]" }
	terminal	{ cell: "LUT__15130" port: "in[0]" }
	terminal	{ cell: "LUT__15136" port: "in[2]" }
	terminal	{ cell: "LUT__15174" port: "in[1]" }
	terminal	{ cell: "LUT__15186" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[3]" }
	terminal	{ cell: "LUT__15104" port: "in[2]" }
	terminal	{ cell: "LUT__15116" port: "in[3]" }
	terminal	{ cell: "LUT__15119" port: "in[2]" }
	terminal	{ cell: "LUT__15121" port: "in[2]" }
	terminal	{ cell: "LUT__15124" port: "in[2]" }
	terminal	{ cell: "LUT__15127" port: "in[3]" }
	terminal	{ cell: "LUT__15130" port: "in[1]" }
	terminal	{ cell: "LUT__15176" port: "in[3]" }
	terminal	{ cell: "LUT__15187" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[4]" }
	terminal	{ cell: "LUT__15104" port: "in[3]" }
	terminal	{ cell: "LUT__15120" port: "in[2]" }
	terminal	{ cell: "LUT__15122" port: "in[3]" }
	terminal	{ cell: "LUT__15124" port: "in[3]" }
	terminal	{ cell: "LUT__15128" port: "in[1]" }
	terminal	{ cell: "LUT__15130" port: "in[2]" }
	terminal	{ cell: "LUT__15173" port: "in[1]" }
	terminal	{ cell: "LUT__15188" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[5]" }
	terminal	{ cell: "LUT__15106" port: "in[1]" }
	terminal	{ cell: "LUT__15107" port: "in[1]" }
	terminal	{ cell: "LUT__15117" port: "in[2]" }
	terminal	{ cell: "LUT__15125" port: "in[2]" }
	terminal	{ cell: "LUT__15128" port: "in[2]" }
	terminal	{ cell: "LUT__15130" port: "in[3]" }
	terminal	{ cell: "LUT__15175" port: "in[1]" }
	terminal	{ cell: "LUT__15189" port: "in[1]" }
	terminal	{ cell: "LUT__15190" port: "in[1]" }
	terminal	{ cell: "LUT__15191" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[6]" }
	terminal	{ cell: "LUT__15106" port: "in[2]" }
	terminal	{ cell: "LUT__15107" port: "in[3]" }
	terminal	{ cell: "LUT__15128" port: "in[3]" }
	terminal	{ cell: "LUT__15134" port: "in[2]" }
	terminal	{ cell: "LUT__15175" port: "in[3]" }
	terminal	{ cell: "LUT__15190" port: "in[2]" }
	terminal	{ cell: "LUT__15191" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[7]" }
	terminal	{ cell: "LUT__15105" port: "in[1]" }
	terminal	{ cell: "LUT__15191" port: "in[3]" }
 }
net {
	name: "MCsiRxController/wHsPixel[1]"
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[11]" }
 }
net {
	name: "MCsiRxController/wHsPixel[2]"
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[12]" }
 }
net {
	name: "MCsiRxController/wHsPixel[3]"
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[13]" }
 }
net {
	name: "MCsiRxController/wHsPixel[4]"
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[15]" }
 }
net {
	name: "MCsiRxController/wHsPixel[5]"
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[16]" }
 }
net {
	name: "MCsiRxController/wHsPixel[6]"
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[17]" }
 }
net {
	name: "MCsiRxController/wHsPixel[7]"
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[18]" }
 }
net {
	name: "MCsiRxController/wHsPixel[8]"
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wHsPixel[9]"
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wHsPixel[10]"
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wHsPixel[11]"
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/wHsPixel[12]"
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[5]" }
 }
net {
	name: "MCsiRxController/wHsPixel[13]"
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[6]" }
 }
net {
	name: "MCsiRxController/wHsPixel[14]"
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[7]" }
 }
net {
	name: "MCsiRxController/wHsPixel[15]"
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[8]" }
 }
net {
	name: "wHsWordCnt[1]"
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15145" port: "in[0]" }
	terminal	{ cell: "LUT__15152" port: "in[0]" }
	terminal	{ cell: "LUT__15163" port: "in[3]" }
 }
net {
	name: "wHsWordCnt[2]"
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15145" port: "in[1]" }
	terminal	{ cell: "LUT__15152" port: "in[1]" }
	terminal	{ cell: "LUT__15163" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[3]"
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15145" port: "in[2]" }
	terminal	{ cell: "LUT__15153" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[4]"
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15145" port: "in[3]" }
	terminal	{ cell: "LUT__15151" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[5]"
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15146" port: "in[0]" }
	terminal	{ cell: "LUT__15154" port: "in[2]" }
	terminal	{ cell: "LUT__15166" port: "in[0]" }
	terminal	{ cell: "LUT__15168" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[6]"
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15146" port: "in[1]" }
	terminal	{ cell: "LUT__15166" port: "in[1]" }
	terminal	{ cell: "LUT__15168" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[7]"
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15146" port: "in[2]" }
	terminal	{ cell: "LUT__15165" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[8]"
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15147" port: "in[0]" }
	terminal	{ cell: "LUT__15150" port: "in[0]" }
	terminal	{ cell: "LUT__15164" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[9]"
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__15149" port: "in[1]" }
	terminal	{ cell: "LUT__15150" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[10]"
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__15148" port: "in[0]" }
	terminal	{ cell: "LUT__15150" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[11]"
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__15155" port: "in[0]" }
	terminal	{ cell: "LUT__15158" port: "in[0]" }
	terminal	{ cell: "LUT__15159" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[12]"
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__15158" port: "in[2]" }
	terminal	{ cell: "LUT__15159" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[13]"
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__15160" port: "in[2]" }
	terminal	{ cell: "LUT__15161" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[14]"
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__15162" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[15]"
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__15156" port: "in[0]" }
 }
net {
	name: "wHsDatatype[2]"
	terminal	{ cell: "wHsDatatype[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15140" port: "in[0]" }
 }
net {
	name: "wHsDatatype[3]"
	terminal	{ cell: "wHsDatatype[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15140" port: "in[1]" }
 }
net {
	name: "wHsDatatype[4]"
	terminal	{ cell: "wHsDatatype[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15140" port: "in[2]" }
 }
net {
	name: "wHsDatatype[5]"
	terminal	{ cell: "wHsDatatype[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15140" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i2" port: "I0" }
	terminal	{ cell: "LUT__15163" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i3" port: "I0" }
	terminal	{ cell: "LUT__15153" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i4" port: "I0" }
	terminal	{ cell: "LUT__15151" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i5" port: "I0" }
	terminal	{ cell: "LUT__15154" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i6" port: "I0" }
	terminal	{ cell: "LUT__15168" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i7" port: "I0" }
	terminal	{ cell: "LUT__15165" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i8" port: "I0" }
	terminal	{ cell: "LUT__15164" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i9" port: "I0" }
	terminal	{ cell: "LUT__15149" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i10" port: "I0" }
	terminal	{ cell: "LUT__15148" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i11" port: "I0" }
	terminal	{ cell: "LUT__15155" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i12" port: "I0" }
	terminal	{ cell: "LUT__15158" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i13" port: "I0" }
	terminal	{ cell: "LUT__15160" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__15198" port: "in[0]" }
	terminal	{ cell: "LUT__15250" port: "in[0]" }
	terminal	{ cell: "LUT__15254" port: "in[1]" }
	terminal	{ cell: "LUT__15261" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15261" port: "in[1]" }
 }
net {
	name: "wVideoVd"
	terminal	{ cell: "wVideoVd~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "LUT__15274" port: "in[0]" }
 }
net {
	name: "n274"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "D" }
 }
net {
	name: "n275"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__15198" port: "in[1]" }
	terminal	{ cell: "LUT__15207" port: "in[0]" }
	terminal	{ cell: "LUT__15208" port: "in[0]" }
	terminal	{ cell: "LUT__15210" port: "in[0]" }
	terminal	{ cell: "LUT__15211" port: "in[0]" }
	terminal	{ cell: "LUT__15212" port: "in[0]" }
	terminal	{ cell: "LUT__15213" port: "in[0]" }
	terminal	{ cell: "LUT__15218" port: "in[0]" }
	terminal	{ cell: "LUT__15234" port: "in[0]" }
	terminal	{ cell: "LUT__15239" port: "in[0]" }
	terminal	{ cell: "LUT__15254" port: "in[2]" }
	terminal	{ cell: "LUT__15265" port: "in[0]" }
	terminal	{ cell: "LUT__15266" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wFtiEmp[0]"
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15205" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__15198" port: "in[2]" }
	terminal	{ cell: "LUT__15212" port: "in[2]" }
	terminal	{ cell: "LUT__15246" port: "in[2]" }
	terminal	{ cell: "LUT__15250" port: "in[1]" }
	terminal	{ cell: "LUT__15259" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__15196" port: "in[0]" }
	terminal	{ cell: "LUT__15259" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__15197" port: "in[0]" }
	terminal	{ cell: "LUT__15242" port: "in[0]" }
	terminal	{ cell: "LUT__15249" port: "in[0]" }
	terminal	{ cell: "LUT__15260" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__15194" port: "in[0]" }
	terminal	{ cell: "LUT__15260" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__15195" port: "in[0]" }
	terminal	{ cell: "LUT__15206" port: "in[0]" }
	terminal	{ cell: "LUT__15264" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__15201" port: "in[0]" }
	terminal	{ cell: "LUT__15263" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__15202" port: "in[0]" }
	terminal	{ cell: "LUT__15263" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__15200" port: "in[0]" }
	terminal	{ cell: "LUT__15261" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15259" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15259" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15260" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15260" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15264" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15263" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15263" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15261" port: "in[3]" }
 }
net {
	name: "wVideoPixel[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[11]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[13]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[12]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[15]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[13]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[16]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[14]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[17]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[15]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[18]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "n310"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "D" }
 }
net {
	name: "n311"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__15198" port: "in[3]" }
	terminal	{ cell: "LUT__15207" port: "in[1]" }
	terminal	{ cell: "LUT__15208" port: "in[1]" }
	terminal	{ cell: "LUT__15210" port: "in[1]" }
	terminal	{ cell: "LUT__15211" port: "in[1]" }
	terminal	{ cell: "LUT__15212" port: "in[1]" }
	terminal	{ cell: "LUT__15213" port: "in[1]" }
	terminal	{ cell: "LUT__15218" port: "in[1]" }
	terminal	{ cell: "LUT__15234" port: "in[1]" }
	terminal	{ cell: "LUT__15239" port: "in[1]" }
	terminal	{ cell: "LUT__15241" port: "in[0]" }
	terminal	{ cell: "LUT__15246" port: "in[0]" }
	terminal	{ cell: "LUT__15250" port: "in[3]" }
	terminal	{ cell: "LUT__15265" port: "in[1]" }
	terminal	{ cell: "LUT__15266" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__15196" port: "in[1]" }
	terminal	{ cell: "LUT__15208" port: "in[2]" }
	terminal	{ cell: "LUT__15210" port: "in[2]" }
	terminal	{ cell: "LUT__15211" port: "in[2]" }
	terminal	{ cell: "LUT__15218" port: "in[2]" }
	terminal	{ cell: "LUT__15223" port: "in[0]" }
	terminal	{ cell: "LUT__15234" port: "in[2]" }
	terminal	{ cell: "LUT__15241" port: "in[1]" }
	terminal	{ cell: "LUT__15266" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__15197" port: "in[1]" }
	terminal	{ cell: "LUT__15210" port: "in[3]" }
	terminal	{ cell: "LUT__15219" port: "in[0]" }
	terminal	{ cell: "LUT__15223" port: "in[1]" }
	terminal	{ cell: "LUT__15227" port: "in[1]" }
	terminal	{ cell: "LUT__15228" port: "in[0]" }
	terminal	{ cell: "LUT__15235" port: "in[0]" }
	terminal	{ cell: "LUT__15242" port: "in[1]" }
	terminal	{ cell: "LUT__15249" port: "in[1]" }
	terminal	{ cell: "LUT__15267" port: "in[1]" }
	terminal	{ cell: "LUT__15268" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__15194" port: "in[1]" }
	terminal	{ cell: "LUT__15206" port: "in[2]" }
	terminal	{ cell: "LUT__15217" port: "in[0]" }
	terminal	{ cell: "LUT__15220" port: "in[1]" }
	terminal	{ cell: "LUT__15225" port: "in[1]" }
	terminal	{ cell: "LUT__15228" port: "in[1]" }
	terminal	{ cell: "LUT__15235" port: "in[1]" }
	terminal	{ cell: "LUT__15256" port: "in[3]" }
	terminal	{ cell: "LUT__15268" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__15195" port: "in[1]" }
	terminal	{ cell: "LUT__15206" port: "in[3]" }
	terminal	{ cell: "LUT__15217" port: "in[1]" }
	terminal	{ cell: "LUT__15228" port: "in[2]" }
	terminal	{ cell: "LUT__15236" port: "in[2]" }
	terminal	{ cell: "LUT__15251" port: "in[2]" }
	terminal	{ cell: "LUT__15256" port: "in[1]" }
	terminal	{ cell: "LUT__15269" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__15201" port: "in[1]" }
	terminal	{ cell: "LUT__15228" port: "in[3]" }
	terminal	{ cell: "LUT__15256" port: "in[2]" }
	terminal	{ cell: "LUT__15270" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__15202" port: "in[1]" }
	terminal	{ cell: "LUT__15230" port: "in[0]" }
	terminal	{ cell: "LUT__15238" port: "in[1]" }
	terminal	{ cell: "LUT__15257" port: "in[0]" }
	terminal	{ cell: "LUT__15272" port: "in[1]" }
	terminal	{ cell: "LUT__15273" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__15200" port: "in[1]" }
	terminal	{ cell: "LUT__15273" port: "in[2]" }
 }
net {
	name: "la0_probe1[1]"
	terminal	{ cell: "la0_probe1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "D" }
 }
net {
	name: "la0_probe19[1]"
	terminal	{ cell: "la0_probe19[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[1]~FF" port: "D" }
 }
net {
	name: "la0_probe19[2]"
	terminal	{ cell: "la0_probe19[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[2]~FF" port: "D" }
 }
net {
	name: "la0_probe19[3]"
	terminal	{ cell: "la0_probe19[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[3]~FF" port: "D" }
 }
net {
	name: "la0_probe19[4]"
	terminal	{ cell: "la0_probe19[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[4]~FF" port: "D" }
 }
net {
	name: "la0_probe19[5]"
	terminal	{ cell: "la0_probe19[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[5]~FF" port: "D" }
 }
net {
	name: "la0_probe19[6]"
	terminal	{ cell: "la0_probe19[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[6]~FF" port: "D" }
 }
net {
	name: "la0_probe19[7]"
	terminal	{ cell: "la0_probe19[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[7]~FF" port: "D" }
 }
net {
	name: "la0_probe14[1]"
	terminal	{ cell: "la0_probe14[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[1]~FF" port: "D" }
 }
net {
	name: "la0_probe14[2]"
	terminal	{ cell: "la0_probe14[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[2]~FF" port: "D" }
 }
net {
	name: "la0_probe14[3]"
	terminal	{ cell: "la0_probe14[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[3]~FF" port: "D" }
 }
net {
	name: "la0_probe14[4]"
	terminal	{ cell: "la0_probe14[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[4]~FF" port: "D" }
 }
net {
	name: "la0_probe14[5]"
	terminal	{ cell: "la0_probe14[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[5]~FF" port: "D" }
 }
net {
	name: "la0_probe14[6]"
	terminal	{ cell: "la0_probe14[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[6]~FF" port: "D" }
 }
net {
	name: "la0_probe14[7]"
	terminal	{ cell: "la0_probe14[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[7]~FF" port: "D" }
 }
net {
	name: "la0_probe2[1]"
	terminal	{ cell: "la0_probe2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "D" }
 }
net {
	name: "la0_probe2[2]"
	terminal	{ cell: "la0_probe2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "D" }
 }
net {
	name: "la0_probe2[3]"
	terminal	{ cell: "la0_probe2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "D" }
 }
net {
	name: "la0_probe2[4]"
	terminal	{ cell: "la0_probe2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "D" }
 }
net {
	name: "la0_probe2[5]"
	terminal	{ cell: "la0_probe2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "D" }
 }
net {
	name: "la0_probe2[6]"
	terminal	{ cell: "la0_probe2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "D" }
 }
net {
	name: "la0_probe2[7]"
	terminal	{ cell: "la0_probe2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__15277" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "D" }
	terminal	{ cell: "LUT__15299" port: "in[3]" }
	terminal	{ cell: "LUT__15307" port: "in[0]" }
	terminal	{ cell: "LUT__15319" port: "in[1]" }
	terminal	{ cell: "LUT__15320" port: "in[1]" }
	terminal	{ cell: "LUT__15326" port: "in[2]" }
	terminal	{ cell: "LUT__15369" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_last_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__15308" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15500" port: "in[0]" }
	terminal	{ cell: "LUT__15501" port: "in[0]" }
	terminal	{ cell: "LUT__15502" port: "in[0]" }
	terminal	{ cell: "LUT__15503" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15284" port: "in[0]" }
	terminal	{ cell: "LUT__15524" port: "in[0]" }
	terminal	{ cell: "LUT__15525" port: "in[0]" }
	terminal	{ cell: "LUT__15526" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15338" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15282" port: "in[0]" }
	terminal	{ cell: "LUT__15287" port: "in[0]" }
	terminal	{ cell: "LUT__15289" port: "in[1]" }
	terminal	{ cell: "LUT__15291" port: "in[1]" }
	terminal	{ cell: "LUT__15294" port: "in[1]" }
	terminal	{ cell: "LUT__15295" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "D" }
	terminal	{ cell: "LUT__15286" port: "in[0]" }
	terminal	{ cell: "LUT__15293" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "Q" }
	terminal	{ cell: "LUT__15286" port: "in[2]" }
	terminal	{ cell: "LUT__15293" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15303" port: "in[0]" }
	terminal	{ cell: "LUT__15373" port: "in[0]" }
	terminal	{ cell: "LUT__15374" port: "in[0]" }
	terminal	{ cell: "LUT__15375" port: "in[0]" }
	terminal	{ cell: "LUT__15377" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15304" port: "in[3]" }
	terminal	{ cell: "LUT__15309" port: "in[0]" }
	terminal	{ cell: "LUT__15401" port: "in[1]" }
	terminal	{ cell: "LUT__15403" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15346" port: "in[0]" }
	terminal	{ cell: "LUT__15348" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15346" port: "in[2]" }
	terminal	{ cell: "LUT__15349" port: "in[1]" }
	terminal	{ cell: "LUT__15413" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__15301" port: "in[0]" }
	terminal	{ cell: "LUT__15306" port: "in[3]" }
	terminal	{ cell: "LUT__15308" port: "in[2]" }
	terminal	{ cell: "LUT__15310" port: "in[1]" }
	terminal	{ cell: "LUT__15312" port: "in[1]" }
	terminal	{ cell: "LUT__15317" port: "in[3]" }
	terminal	{ cell: "LUT__15318" port: "in[1]" }
	terminal	{ cell: "LUT__15321" port: "in[2]" }
	terminal	{ cell: "LUT__15328" port: "in[1]" }
	terminal	{ cell: "LUT__15334" port: "in[0]" }
	terminal	{ cell: "LUT__15339" port: "in[0]" }
	terminal	{ cell: "LUT__15341" port: "in[1]" }
	terminal	{ cell: "LUT__15342" port: "in[0]" }
	terminal	{ cell: "LUT__15345" port: "in[3]" }
	terminal	{ cell: "LUT__15347" port: "in[0]" }
	terminal	{ cell: "LUT__15351" port: "in[2]" }
	terminal	{ cell: "LUT__15352" port: "in[2]" }
	terminal	{ cell: "LUT__15353" port: "in[1]" }
	terminal	{ cell: "LUT__15358" port: "in[1]" }
	terminal	{ cell: "LUT__15361" port: "in[3]" }
	terminal	{ cell: "LUT__15362" port: "in[2]" }
	terminal	{ cell: "LUT__15363" port: "in[1]" }
	terminal	{ cell: "LUT__15364" port: "in[1]" }
	terminal	{ cell: "LUT__15366" port: "in[0]" }
	terminal	{ cell: "LUT__15368" port: "in[1]" }
	terminal	{ cell: "LUT__15369" port: "in[1]" }
	terminal	{ cell: "LUT__15371" port: "in[1]" }
	terminal	{ cell: "LUT__15463" port: "in[1]" }
	terminal	{ cell: "LUT__15464" port: "in[1]" }
	terminal	{ cell: "LUT__15468" port: "in[2]" }
	terminal	{ cell: "LUT__15470" port: "in[1]" }
	terminal	{ cell: "LUT__15473" port: "in[1]" }
	terminal	{ cell: "LUT__15474" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_ack"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "Q" }
	terminal	{ cell: "LUT__15282" port: "in[1]" }
	terminal	{ cell: "LUT__15291" port: "in[2]" }
	terminal	{ cell: "LUT__15296" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__15369" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__15307" port: "in[1]" }
	terminal	{ cell: "LUT__15319" port: "in[2]" }
	terminal	{ cell: "LUT__15345" port: "in[0]" }
	terminal	{ cell: "LUT__15369" port: "in[3]" }
	terminal	{ cell: "LUT__15467" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "Q" }
	terminal	{ cell: "LUT__15298" port: "in[1]" }
	terminal	{ cell: "LUT__15330" port: "in[0]" }
	terminal	{ cell: "LUT__15334" port: "in[1]" }
	terminal	{ cell: "LUT__15368" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15373" port: "in[1]" }
	terminal	{ cell: "LUT__15374" port: "in[1]" }
	terminal	{ cell: "LUT__15375" port: "in[1]" }
	terminal	{ cell: "LUT__15377" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15374" port: "in[2]" }
	terminal	{ cell: "LUT__15375" port: "in[2]" }
	terminal	{ cell: "LUT__15377" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15375" port: "in[3]" }
	terminal	{ cell: "LUT__15377" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15378" port: "in[1]" }
	terminal	{ cell: "LUT__15379" port: "in[1]" }
	terminal	{ cell: "LUT__15380" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15379" port: "in[2]" }
	terminal	{ cell: "LUT__15380" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15381" port: "in[2]" }
	terminal	{ cell: "LUT__15382" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15309" port: "in[1]" }
	terminal	{ cell: "LUT__15402" port: "in[3]" }
	terminal	{ cell: "LUT__15403" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15309" port: "in[2]" }
	terminal	{ cell: "LUT__15404" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15414" port: "in[0]" }
	terminal	{ cell: "LUT__15435" port: "in[1]" }
	terminal	{ cell: "LUT__15441" port: "in[1]" }
	terminal	{ cell: "LUT__15447" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15414" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15420" port: "in[0]" }
	terminal	{ cell: "LUT__15422" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15426" port: "in[0]" }
	terminal	{ cell: "LUT__15428" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15432" port: "in[0]" }
	terminal	{ cell: "LUT__15434" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15438" port: "in[0]" }
	terminal	{ cell: "LUT__15440" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15444" port: "in[0]" }
	terminal	{ cell: "LUT__15446" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15450" port: "in[0]" }
	terminal	{ cell: "LUT__15452" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15413" port: "in[0]" }
	terminal	{ cell: "LUT__15419" port: "in[0]" }
	terminal	{ cell: "LUT__15420" port: "in[1]" }
	terminal	{ cell: "LUT__15421" port: "in[1]" }
	terminal	{ cell: "LUT__15422" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15423" port: "in[0]" }
	terminal	{ cell: "LUT__15425" port: "in[0]" }
	terminal	{ cell: "LUT__15426" port: "in[1]" }
	terminal	{ cell: "LUT__15427" port: "in[1]" }
	terminal	{ cell: "LUT__15428" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15429" port: "in[0]" }
	terminal	{ cell: "LUT__15431" port: "in[0]" }
	terminal	{ cell: "LUT__15432" port: "in[1]" }
	terminal	{ cell: "LUT__15434" port: "in[1]" }
	terminal	{ cell: "LUT__15435" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15433" port: "in[1]" }
	terminal	{ cell: "LUT__15438" port: "in[1]" }
	terminal	{ cell: "LUT__15440" port: "in[1]" }
	terminal	{ cell: "LUT__15441" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15439" port: "in[1]" }
	terminal	{ cell: "LUT__15444" port: "in[1]" }
	terminal	{ cell: "LUT__15446" port: "in[1]" }
	terminal	{ cell: "LUT__15447" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15445" port: "in[1]" }
	terminal	{ cell: "LUT__15450" port: "in[1]" }
	terminal	{ cell: "LUT__15451" port: "in[1]" }
	terminal	{ cell: "LUT__15452" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15313" port: "in[0]" }
	terminal	{ cell: "LUT__15316" port: "in[1]" }
	terminal	{ cell: "LUT__15319" port: "in[0]" }
	terminal	{ cell: "LUT__15321" port: "in[0]" }
	terminal	{ cell: "LUT__15453" port: "in[0]" }
	terminal	{ cell: "LUT__15455" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15297" port: "in[0]" }
	terminal	{ cell: "LUT__15301" port: "in[1]" }
	terminal	{ cell: "LUT__15312" port: "in[0]" }
	terminal	{ cell: "LUT__15314" port: "in[1]" }
	terminal	{ cell: "LUT__15321" port: "in[3]" }
	terminal	{ cell: "LUT__15329" port: "in[2]" }
	terminal	{ cell: "LUT__15335" port: "in[2]" }
	terminal	{ cell: "LUT__15341" port: "in[0]" }
	terminal	{ cell: "LUT__15342" port: "in[1]" }
	terminal	{ cell: "LUT__15344" port: "in[0]" }
	terminal	{ cell: "LUT__15348" port: "in[3]" }
	terminal	{ cell: "LUT__15349" port: "in[0]" }
	terminal	{ cell: "LUT__15352" port: "in[1]" }
	terminal	{ cell: "LUT__15353" port: "in[2]" }
	terminal	{ cell: "LUT__15358" port: "in[2]" }
	terminal	{ cell: "LUT__15359" port: "in[0]" }
	terminal	{ cell: "LUT__15361" port: "in[2]" }
	terminal	{ cell: "LUT__15366" port: "in[2]" }
	terminal	{ cell: "LUT__15370" port: "in[1]" }
	terminal	{ cell: "LUT__15372" port: "in[0]" }
	terminal	{ cell: "LUT__15412" port: "in[1]" }
	terminal	{ cell: "LUT__15414" port: "in[2]" }
	terminal	{ cell: "LUT__15415" port: "in[2]" }
	terminal	{ cell: "LUT__15416" port: "in[0]" }
	terminal	{ cell: "LUT__15417" port: "in[0]" }
	terminal	{ cell: "LUT__15420" port: "in[3]" }
	terminal	{ cell: "LUT__15421" port: "in[2]" }
	terminal	{ cell: "LUT__15422" port: "in[2]" }
	terminal	{ cell: "LUT__15423" port: "in[1]" }
	terminal	{ cell: "LUT__15426" port: "in[3]" }
	terminal	{ cell: "LUT__15427" port: "in[2]" }
	terminal	{ cell: "LUT__15428" port: "in[2]" }
	terminal	{ cell: "LUT__15429" port: "in[1]" }
	terminal	{ cell: "LUT__15434" port: "in[3]" }
	terminal	{ cell: "LUT__15435" port: "in[2]" }
	terminal	{ cell: "LUT__15440" port: "in[3]" }
	terminal	{ cell: "LUT__15441" port: "in[2]" }
	terminal	{ cell: "LUT__15446" port: "in[3]" }
	terminal	{ cell: "LUT__15447" port: "in[2]" }
	terminal	{ cell: "LUT__15450" port: "in[3]" }
	terminal	{ cell: "LUT__15451" port: "in[2]" }
	terminal	{ cell: "LUT__15452" port: "in[2]" }
	terminal	{ cell: "LUT__15453" port: "in[1]" }
	terminal	{ cell: "LUT__15463" port: "in[3]" }
	terminal	{ cell: "LUT__15464" port: "in[2]" }
	terminal	{ cell: "LUT__15469" port: "in[1]" }
	terminal	{ cell: "LUT__15470" port: "in[2]" }
	terminal	{ cell: "LUT__15473" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15297" port: "in[1]" }
	terminal	{ cell: "LUT__15300" port: "in[0]" }
	terminal	{ cell: "LUT__15314" port: "in[2]" }
	terminal	{ cell: "LUT__15322" port: "in[3]" }
	terminal	{ cell: "LUT__15323" port: "in[2]" }
	terminal	{ cell: "LUT__15331" port: "in[1]" }
	terminal	{ cell: "LUT__15335" port: "in[3]" }
	terminal	{ cell: "LUT__15342" port: "in[3]" }
	terminal	{ cell: "LUT__15344" port: "in[1]" }
	terminal	{ cell: "LUT__15349" port: "in[2]" }
	terminal	{ cell: "LUT__15352" port: "in[0]" }
	terminal	{ cell: "LUT__15359" port: "in[3]" }
	terminal	{ cell: "LUT__15362" port: "in[3]" }
	terminal	{ cell: "LUT__15372" port: "in[2]" }
	terminal	{ cell: "LUT__15412" port: "in[2]" }
	terminal	{ cell: "LUT__15416" port: "in[1]" }
	terminal	{ cell: "LUT__15423" port: "in[3]" }
	terminal	{ cell: "LUT__15424" port: "in[1]" }
	terminal	{ cell: "LUT__15429" port: "in[3]" }
	terminal	{ cell: "LUT__15430" port: "in[1]" }
	terminal	{ cell: "LUT__15453" port: "in[3]" }
	terminal	{ cell: "LUT__15454" port: "in[1]" }
	terminal	{ cell: "LUT__15464" port: "in[3]" }
	terminal	{ cell: "LUT__15465" port: "in[0]" }
	terminal	{ cell: "LUT__15471" port: "in[2]" }
	terminal	{ cell: "LUT__15472" port: "in[1]" }
	terminal	{ cell: "LUT__15473" port: "in[2]" }
	terminal	{ cell: "LUT__15475" port: "in[3]" }
 }
net {
	name: "n414"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "D" }
 }
net {
	name: "n415"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "Q" }
	terminal	{ cell: "LUT__15557" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__15283" port: "in[0]" }
	terminal	{ cell: "LUT__15292" port: "in[1]" }
	terminal	{ cell: "LUT__15484" port: "in[0]" }
	terminal	{ cell: "LUT__15486" port: "in[0]" }
	terminal	{ cell: "LUT__15487" port: "in[0]" }
	terminal	{ cell: "LUT__15488" port: "in[0]" }
	terminal	{ cell: "LUT__15490" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__15281" port: "in[2]" }
	terminal	{ cell: "LUT__15486" port: "in[1]" }
	terminal	{ cell: "LUT__15487" port: "in[1]" }
	terminal	{ cell: "LUT__15488" port: "in[1]" }
	terminal	{ cell: "LUT__15490" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__15281" port: "in[0]" }
	terminal	{ cell: "LUT__15487" port: "in[2]" }
	terminal	{ cell: "LUT__15488" port: "in[2]" }
	terminal	{ cell: "LUT__15490" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__15279" port: "in[1]" }
	terminal	{ cell: "LUT__15488" port: "in[3]" }
	terminal	{ cell: "LUT__15490" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[2]" }
	terminal	{ cell: "LUT__15279" port: "in[0]" }
	terminal	{ cell: "LUT__15491" port: "in[1]" }
	terminal	{ cell: "LUT__15492" port: "in[1]" }
	terminal	{ cell: "LUT__15493" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[3]" }
	terminal	{ cell: "LUT__15279" port: "in[2]" }
	terminal	{ cell: "LUT__15492" port: "in[2]" }
	terminal	{ cell: "LUT__15493" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[4]" }
	terminal	{ cell: "LUT__15279" port: "in[3]" }
	terminal	{ cell: "LUT__15494" port: "in[2]" }
	terminal	{ cell: "LUT__15495" port: "in[2]" }
	terminal	{ cell: "LUT__15497" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[5]" }
	terminal	{ cell: "LUT__15280" port: "in[0]" }
	terminal	{ cell: "LUT__15496" port: "in[1]" }
	terminal	{ cell: "LUT__15497" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[6]" }
	terminal	{ cell: "LUT__15280" port: "in[1]" }
	terminal	{ cell: "LUT__15498" port: "in[1]" }
	terminal	{ cell: "LUT__15499" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[7]" }
	terminal	{ cell: "LUT__15280" port: "in[2]" }
	terminal	{ cell: "LUT__15499" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15500" port: "in[1]" }
	terminal	{ cell: "LUT__15501" port: "in[1]" }
	terminal	{ cell: "LUT__15502" port: "in[1]" }
	terminal	{ cell: "LUT__15503" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15501" port: "in[2]" }
	terminal	{ cell: "LUT__15502" port: "in[2]" }
	terminal	{ cell: "LUT__15503" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15502" port: "in[3]" }
	terminal	{ cell: "LUT__15503" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15504" port: "in[1]" }
	terminal	{ cell: "LUT__15505" port: "in[1]" }
	terminal	{ cell: "LUT__15506" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15505" port: "in[2]" }
	terminal	{ cell: "LUT__15506" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15507" port: "in[2]" }
	terminal	{ cell: "LUT__15508" port: "in[2]" }
	terminal	{ cell: "LUT__15509" port: "in[2]" }
	terminal	{ cell: "LUT__15514" port: "in[1]" }
	terminal	{ cell: "LUT__15516" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15508" port: "in[3]" }
	terminal	{ cell: "LUT__15509" port: "in[3]" }
	terminal	{ cell: "LUT__15514" port: "in[2]" }
	terminal	{ cell: "LUT__15516" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__15510" port: "in[1]" }
	terminal	{ cell: "LUT__15511" port: "in[1]" }
	terminal	{ cell: "LUT__15512" port: "in[1]" }
	terminal	{ cell: "LUT__15513" port: "in[2]" }
	terminal	{ cell: "LUT__15519" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__15511" port: "in[2]" }
	terminal	{ cell: "LUT__15512" port: "in[2]" }
	terminal	{ cell: "LUT__15513" port: "in[3]" }
	terminal	{ cell: "LUT__15519" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__15512" port: "in[3]" }
	terminal	{ cell: "LUT__15514" port: "in[3]" }
	terminal	{ cell: "LUT__15516" port: "in[2]" }
	terminal	{ cell: "LUT__15519" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__15515" port: "in[1]" }
	terminal	{ cell: "LUT__15516" port: "in[3]" }
	terminal	{ cell: "LUT__15519" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__15517" port: "in[2]" }
	terminal	{ cell: "LUT__15518" port: "in[2]" }
	terminal	{ cell: "LUT__15520" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__15518" port: "in[3]" }
	terminal	{ cell: "LUT__15520" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__15521" port: "in[3]" }
	terminal	{ cell: "LUT__15522" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15284" port: "in[1]" }
	terminal	{ cell: "LUT__15524" port: "in[1]" }
	terminal	{ cell: "LUT__15525" port: "in[1]" }
	terminal	{ cell: "LUT__15526" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15284" port: "in[2]" }
	terminal	{ cell: "LUT__15525" port: "in[2]" }
	terminal	{ cell: "LUT__15526" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15284" port: "in[3]" }
	terminal	{ cell: "LUT__15526" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15285" port: "in[0]" }
	terminal	{ cell: "LUT__15527" port: "in[1]" }
	terminal	{ cell: "LUT__15528" port: "in[1]" }
	terminal	{ cell: "LUT__15529" port: "in[1]" }
	terminal	{ cell: "LUT__15530" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15285" port: "in[1]" }
	terminal	{ cell: "LUT__15528" port: "in[2]" }
	terminal	{ cell: "LUT__15529" port: "in[2]" }
	terminal	{ cell: "LUT__15530" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15285" port: "in[2]" }
	terminal	{ cell: "LUT__15529" port: "in[3]" }
	terminal	{ cell: "LUT__15530" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15285" port: "in[3]" }
	terminal	{ cell: "LUT__15531" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15405" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15406" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__15407" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__15408" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__15409" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__15410" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__15411" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__15282" port: "in[2]" }
	terminal	{ cell: "LUT__15287" port: "in[1]" }
	terminal	{ cell: "LUT__15289" port: "in[3]" }
	terminal	{ cell: "LUT__15292" port: "in[2]" }
	terminal	{ cell: "LUT__15294" port: "in[2]" }
	terminal	{ cell: "LUT__15295" port: "in[1]" }
	terminal	{ cell: "LUT__15484" port: "in[1]" }
	terminal	{ cell: "LUT__15485" port: "in[2]" }
	terminal	{ cell: "LUT__15486" port: "in[2]" }
	terminal	{ cell: "LUT__15487" port: "in[3]" }
	terminal	{ cell: "LUT__15489" port: "in[1]" }
	terminal	{ cell: "LUT__15491" port: "in[2]" }
	terminal	{ cell: "LUT__15492" port: "in[3]" }
	terminal	{ cell: "LUT__15494" port: "in[3]" }
	terminal	{ cell: "LUT__15496" port: "in[2]" }
	terminal	{ cell: "LUT__15498" port: "in[2]" }
	terminal	{ cell: "LUT__15499" port: "in[3]" }
 }
net {
	name: "n469"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "O" }
	terminal	{ cell: "LUT__15548" port: "in[1]" }
 }
net {
	name: "n470"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I1" }
	terminal	{ cell: "LUT__15478" port: "in[0]" }
	terminal	{ cell: "LUT__15535" port: "in[1]" }
 }
net {
	name: "n472"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n473"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rFvde[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I1" }
	terminal	{ cell: "LUT__15538" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "Q" }
	terminal	{ cell: "LUT__15558" port: "in[0]" }
 }
net {
	name: "oAdv7511Hs"
	terminal	{ cell: "oAdv7511Hs~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Hs" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I0" }
	terminal	{ cell: "LUT__15478" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I0" }
	terminal	{ cell: "LUT__15477" port: "in[0]" }
	terminal	{ cell: "LUT__15479" port: "in[2]" }
	terminal	{ cell: "LUT__15534" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I0" }
	terminal	{ cell: "LUT__15479" port: "in[1]" }
	terminal	{ cell: "LUT__15533" port: "in[0]" }
	terminal	{ cell: "LUT__15541" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I0" }
	terminal	{ cell: "LUT__15477" port: "in[1]" }
	terminal	{ cell: "LUT__15533" port: "in[1]" }
	terminal	{ cell: "LUT__15541" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I0" }
	terminal	{ cell: "LUT__15477" port: "in[2]" }
	terminal	{ cell: "LUT__15532" port: "in[3]" }
	terminal	{ cell: "LUT__15541" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I0" }
	terminal	{ cell: "LUT__15477" port: "in[3]" }
	terminal	{ cell: "LUT__15532" port: "in[1]" }
	terminal	{ cell: "LUT__15542" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I0" }
	terminal	{ cell: "LUT__15480" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I0" }
	terminal	{ cell: "LUT__15481" port: "in[0]" }
	terminal	{ cell: "LUT__15534" port: "in[0]" }
	terminal	{ cell: "LUT__15542" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I0" }
	terminal	{ cell: "LUT__15480" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I0" }
	terminal	{ cell: "LUT__15482" port: "in[1]" }
	terminal	{ cell: "LUT__15532" port: "in[2]" }
	terminal	{ cell: "LUT__15545" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I0" }
	terminal	{ cell: "LUT__15482" port: "in[0]" }
	terminal	{ cell: "LUT__15532" port: "in[0]" }
	terminal	{ cell: "LUT__15544" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "Q" }
	terminal	{ cell: "LUT__15547" port: "in[0]" }
 }
net {
	name: "oAdv7511Vs"
	terminal	{ cell: "oAdv7511Vs~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Vs" port: "outpad" }
 }
net {
	name: "oAdv7511De"
	terminal	{ cell: "oAdv7511De~FF" port: "Q" }
	terminal	{ cell: "oAdv7511De" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rFvde[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/wVgaGenFDe"
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "Q" }
	terminal	{ cell: "LUT__15575" port: "in[3]" }
	terminal	{ cell: "LUT__15706" port: "in[1]" }
	terminal	{ cell: "LUT__15716" port: "in[1]" }
	terminal	{ cell: "LUT__15726" port: "in[1]" }
	terminal	{ cell: "LUT__15736" port: "in[1]" }
	terminal	{ cell: "LUT__15746" port: "in[1]" }
	terminal	{ cell: "LUT__15756" port: "in[1]" }
	terminal	{ cell: "LUT__15766" port: "in[1]" }
	terminal	{ cell: "LUT__15776" port: "in[1]" }
	terminal	{ cell: "LUT__15786" port: "in[1]" }
	terminal	{ cell: "LUT__15796" port: "in[1]" }
	terminal	{ cell: "LUT__15806" port: "in[1]" }
	terminal	{ cell: "LUT__15816" port: "in[1]" }
	terminal	{ cell: "LUT__15826" port: "in[1]" }
	terminal	{ cell: "LUT__15836" port: "in[1]" }
	terminal	{ cell: "LUT__15846" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I0" }
	terminal	{ cell: "LUT__15538" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I0" }
	terminal	{ cell: "LUT__15538" port: "in[2]" }
	terminal	{ cell: "LUT__15553" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__15537" port: "in[0]" }
	terminal	{ cell: "LUT__15555" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I0" }
	terminal	{ cell: "LUT__15537" port: "in[2]" }
	terminal	{ cell: "LUT__15555" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I0" }
	terminal	{ cell: "LUT__15539" port: "in[0]" }
	terminal	{ cell: "LUT__15555" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I0" }
	terminal	{ cell: "LUT__15539" port: "in[1]" }
	terminal	{ cell: "LUT__15554" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I0" }
	terminal	{ cell: "LUT__15536" port: "in[1]" }
	terminal	{ cell: "LUT__15543" port: "in[0]" }
	terminal	{ cell: "LUT__15553" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I0" }
	terminal	{ cell: "LUT__15536" port: "in[0]" }
	terminal	{ cell: "LUT__15543" port: "in[1]" }
	terminal	{ cell: "LUT__15553" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I0" }
	terminal	{ cell: "LUT__15539" port: "in[2]" }
	terminal	{ cell: "LUT__15543" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I0" }
	terminal	{ cell: "LUT__15539" port: "in[3]" }
	terminal	{ cell: "LUT__15543" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I0" }
	terminal	{ cell: "LUT__15536" port: "in[2]" }
	terminal	{ cell: "LUT__15544" port: "in[2]" }
	terminal	{ cell: "LUT__15554" port: "in[3]" }
	terminal	{ cell: "LUT__15555" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[8]" port: "outpad" }
 }
net {
	name: "wVideofull"
	terminal	{ cell: "wVideofull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15205" port: "in[1]" }
 }
net {
	name: "n509"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n510"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15560" port: "in[1]" }
	terminal	{ cell: "LUT__15577" port: "in[0]" }
	terminal	{ cell: "LUT__15578" port: "in[3]" }
	terminal	{ cell: "LUT__15579" port: "in[0]" }
	terminal	{ cell: "LUT__15587" port: "in[0]" }
	terminal	{ cell: "LUT__15590" port: "in[0]" }
	terminal	{ cell: "LUT__15607" port: "in[0]" }
	terminal	{ cell: "LUT__15608" port: "in[0]" }
	terminal	{ cell: "LUT__15613" port: "in[0]" }
	terminal	{ cell: "LUT__15625" port: "in[0]" }
	terminal	{ cell: "LUT__15628" port: "in[1]" }
	terminal	{ cell: "LUT__15648" port: "in[0]" }
	terminal	{ cell: "LUT__15678" port: "in[0]" }
	terminal	{ cell: "LUT__15679" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n536"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n537"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__15560" port: "in[3]" }
	terminal	{ cell: "LUT__15577" port: "in[1]" }
	terminal	{ cell: "LUT__15578" port: "in[2]" }
	terminal	{ cell: "LUT__15579" port: "in[1]" }
	terminal	{ cell: "LUT__15582" port: "in[0]" }
	terminal	{ cell: "LUT__15590" port: "in[1]" }
	terminal	{ cell: "LUT__15607" port: "in[1]" }
	terminal	{ cell: "LUT__15608" port: "in[1]" }
	terminal	{ cell: "LUT__15613" port: "in[1]" }
	terminal	{ cell: "LUT__15618" port: "in[0]" }
	terminal	{ cell: "LUT__15620" port: "in[0]" }
	terminal	{ cell: "LUT__15625" port: "in[1]" }
	terminal	{ cell: "LUT__15628" port: "in[2]" }
	terminal	{ cell: "LUT__15648" port: "in[1]" }
	terminal	{ cell: "LUT__15678" port: "in[1]" }
	terminal	{ cell: "LUT__15679" port: "in[1]" }
	terminal	{ cell: "LUT__15704" port: "in[1]" }
	terminal	{ cell: "LUT__15714" port: "in[1]" }
	terminal	{ cell: "LUT__15724" port: "in[1]" }
	terminal	{ cell: "LUT__15734" port: "in[1]" }
	terminal	{ cell: "LUT__15744" port: "in[1]" }
	terminal	{ cell: "LUT__15754" port: "in[1]" }
	terminal	{ cell: "LUT__15764" port: "in[1]" }
	terminal	{ cell: "LUT__15774" port: "in[1]" }
	terminal	{ cell: "LUT__15784" port: "in[1]" }
	terminal	{ cell: "LUT__15794" port: "in[1]" }
	terminal	{ cell: "LUT__15804" port: "in[1]" }
	terminal	{ cell: "LUT__15814" port: "in[1]" }
	terminal	{ cell: "LUT__15824" port: "in[1]" }
	terminal	{ cell: "LUT__15834" port: "in[1]" }
	terminal	{ cell: "LUT__15844" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "LUT__15559" port: "in[1]" }
	terminal	{ cell: "LUT__15577" port: "in[2]" }
	terminal	{ cell: "LUT__15581" port: "in[1]" }
	terminal	{ cell: "LUT__15587" port: "in[1]" }
	terminal	{ cell: "LUT__15590" port: "in[2]" }
	terminal	{ cell: "LUT__15613" port: "in[2]" }
	terminal	{ cell: "LUT__15620" port: "in[1]" }
	terminal	{ cell: "LUT__15623" port: "in[0]" }
	terminal	{ cell: "LUT__15628" port: "in[0]" }
	terminal	{ cell: "LUT__15648" port: "in[2]" }
	terminal	{ cell: "LUT__15669" port: "in[3]" }
	terminal	{ cell: "LUT__15679" port: "in[2]" }
	terminal	{ cell: "LUT__15703" port: "in[3]" }
	terminal	{ cell: "LUT__15713" port: "in[3]" }
	terminal	{ cell: "LUT__15723" port: "in[3]" }
	terminal	{ cell: "LUT__15733" port: "in[3]" }
	terminal	{ cell: "LUT__15743" port: "in[3]" }
	terminal	{ cell: "LUT__15753" port: "in[3]" }
	terminal	{ cell: "LUT__15763" port: "in[3]" }
	terminal	{ cell: "LUT__15773" port: "in[3]" }
	terminal	{ cell: "LUT__15783" port: "in[3]" }
	terminal	{ cell: "LUT__15793" port: "in[3]" }
	terminal	{ cell: "LUT__15803" port: "in[3]" }
	terminal	{ cell: "LUT__15813" port: "in[3]" }
	terminal	{ cell: "LUT__15823" port: "in[3]" }
	terminal	{ cell: "LUT__15833" port: "in[3]" }
	terminal	{ cell: "LUT__15843" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__15571" port: "in[1]" }
	terminal	{ cell: "LUT__15576" port: "in[1]" }
	terminal	{ cell: "LUT__15591" port: "in[0]" }
	terminal	{ cell: "LUT__15593" port: "in[0]" }
	terminal	{ cell: "LUT__15595" port: "in[0]" }
	terminal	{ cell: "LUT__15596" port: "in[0]" }
	terminal	{ cell: "LUT__15600" port: "in[0]" }
	terminal	{ cell: "LUT__15614" port: "in[3]" }
	terminal	{ cell: "LUT__15617" port: "in[1]" }
	terminal	{ cell: "LUT__15618" port: "in[1]" }
	terminal	{ cell: "LUT__15620" port: "in[2]" }
	terminal	{ cell: "LUT__15628" port: "in[3]" }
	terminal	{ cell: "LUT__15648" port: "in[3]" }
	terminal	{ cell: "LUT__15680" port: "in[1]" }
	terminal	{ cell: "LUT__15681" port: "in[1]" }
	terminal	{ cell: "LUT__15701" port: "in[1]" }
	terminal	{ cell: "LUT__15711" port: "in[1]" }
	terminal	{ cell: "LUT__15721" port: "in[1]" }
	terminal	{ cell: "LUT__15731" port: "in[1]" }
	terminal	{ cell: "LUT__15741" port: "in[1]" }
	terminal	{ cell: "LUT__15751" port: "in[1]" }
	terminal	{ cell: "LUT__15761" port: "in[1]" }
	terminal	{ cell: "LUT__15771" port: "in[1]" }
	terminal	{ cell: "LUT__15781" port: "in[1]" }
	terminal	{ cell: "LUT__15791" port: "in[1]" }
	terminal	{ cell: "LUT__15801" port: "in[1]" }
	terminal	{ cell: "LUT__15811" port: "in[1]" }
	terminal	{ cell: "LUT__15821" port: "in[1]" }
	terminal	{ cell: "LUT__15831" port: "in[1]" }
	terminal	{ cell: "LUT__15841" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__15572" port: "in[1]" }
	terminal	{ cell: "LUT__15591" port: "in[1]" }
	terminal	{ cell: "LUT__15593" port: "in[1]" }
	terminal	{ cell: "LUT__15596" port: "in[1]" }
	terminal	{ cell: "LUT__15600" port: "in[1]" }
	terminal	{ cell: "LUT__15612" port: "in[0]" }
	terminal	{ cell: "LUT__15618" port: "in[2]" }
	terminal	{ cell: "LUT__15629" port: "in[0]" }
	terminal	{ cell: "LUT__15631" port: "in[1]" }
	terminal	{ cell: "LUT__15632" port: "in[0]" }
	terminal	{ cell: "LUT__15634" port: "in[0]" }
	terminal	{ cell: "LUT__15639" port: "in[0]" }
	terminal	{ cell: "LUT__15645" port: "in[2]" }
	terminal	{ cell: "LUT__15649" port: "in[0]" }
	terminal	{ cell: "LUT__15651" port: "in[0]" }
	terminal	{ cell: "LUT__15659" port: "in[0]" }
	terminal	{ cell: "LUT__15668" port: "in[2]" }
	terminal	{ cell: "LUT__15670" port: "in[2]" }
	terminal	{ cell: "LUT__15673" port: "in[0]" }
	terminal	{ cell: "LUT__15681" port: "in[2]" }
	terminal	{ cell: "LUT__15704" port: "in[3]" }
	terminal	{ cell: "LUT__15714" port: "in[3]" }
	terminal	{ cell: "LUT__15724" port: "in[3]" }
	terminal	{ cell: "LUT__15734" port: "in[3]" }
	terminal	{ cell: "LUT__15744" port: "in[3]" }
	terminal	{ cell: "LUT__15754" port: "in[3]" }
	terminal	{ cell: "LUT__15764" port: "in[3]" }
	terminal	{ cell: "LUT__15774" port: "in[3]" }
	terminal	{ cell: "LUT__15784" port: "in[3]" }
	terminal	{ cell: "LUT__15794" port: "in[3]" }
	terminal	{ cell: "LUT__15804" port: "in[3]" }
	terminal	{ cell: "LUT__15814" port: "in[3]" }
	terminal	{ cell: "LUT__15824" port: "in[3]" }
	terminal	{ cell: "LUT__15834" port: "in[3]" }
	terminal	{ cell: "LUT__15844" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__15567" port: "in[1]" }
	terminal	{ cell: "LUT__15591" port: "in[2]" }
	terminal	{ cell: "LUT__15596" port: "in[2]" }
	terminal	{ cell: "LUT__15599" port: "in[0]" }
	terminal	{ cell: "LUT__15612" port: "in[1]" }
	terminal	{ cell: "LUT__15619" port: "in[1]" }
	terminal	{ cell: "LUT__15629" port: "in[1]" }
	terminal	{ cell: "LUT__15632" port: "in[1]" }
	terminal	{ cell: "LUT__15634" port: "in[1]" }
	terminal	{ cell: "LUT__15640" port: "in[0]" }
	terminal	{ cell: "LUT__15651" port: "in[1]" }
	terminal	{ cell: "LUT__15670" port: "in[3]" }
	terminal	{ cell: "LUT__15673" port: "in[1]" }
	terminal	{ cell: "LUT__15682" port: "in[2]" }
	terminal	{ cell: "LUT__15699" port: "in[1]" }
	terminal	{ cell: "LUT__15709" port: "in[1]" }
	terminal	{ cell: "LUT__15719" port: "in[1]" }
	terminal	{ cell: "LUT__15729" port: "in[1]" }
	terminal	{ cell: "LUT__15739" port: "in[1]" }
	terminal	{ cell: "LUT__15749" port: "in[1]" }
	terminal	{ cell: "LUT__15759" port: "in[1]" }
	terminal	{ cell: "LUT__15769" port: "in[1]" }
	terminal	{ cell: "LUT__15779" port: "in[1]" }
	terminal	{ cell: "LUT__15789" port: "in[1]" }
	terminal	{ cell: "LUT__15799" port: "in[1]" }
	terminal	{ cell: "LUT__15809" port: "in[1]" }
	terminal	{ cell: "LUT__15819" port: "in[1]" }
	terminal	{ cell: "LUT__15829" port: "in[1]" }
	terminal	{ cell: "LUT__15839" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__15568" port: "in[1]" }
	terminal	{ cell: "LUT__15596" port: "in[3]" }
	terminal	{ cell: "LUT__15599" port: "in[1]" }
	terminal	{ cell: "LUT__15614" port: "in[1]" }
	terminal	{ cell: "LUT__15632" port: "in[2]" }
	terminal	{ cell: "LUT__15634" port: "in[2]" }
	terminal	{ cell: "LUT__15640" port: "in[1]" }
	terminal	{ cell: "LUT__15643" port: "in[0]" }
	terminal	{ cell: "LUT__15652" port: "in[0]" }
	terminal	{ cell: "LUT__15654" port: "in[2]" }
	terminal	{ cell: "LUT__15664" port: "in[0]" }
	terminal	{ cell: "LUT__15672" port: "in[0]" }
	terminal	{ cell: "LUT__15683" port: "in[2]" }
	terminal	{ cell: "LUT__15702" port: "in[1]" }
	terminal	{ cell: "LUT__15712" port: "in[1]" }
	terminal	{ cell: "LUT__15722" port: "in[1]" }
	terminal	{ cell: "LUT__15732" port: "in[1]" }
	terminal	{ cell: "LUT__15742" port: "in[1]" }
	terminal	{ cell: "LUT__15752" port: "in[1]" }
	terminal	{ cell: "LUT__15762" port: "in[1]" }
	terminal	{ cell: "LUT__15772" port: "in[1]" }
	terminal	{ cell: "LUT__15782" port: "in[1]" }
	terminal	{ cell: "LUT__15792" port: "in[1]" }
	terminal	{ cell: "LUT__15802" port: "in[1]" }
	terminal	{ cell: "LUT__15812" port: "in[1]" }
	terminal	{ cell: "LUT__15822" port: "in[1]" }
	terminal	{ cell: "LUT__15832" port: "in[1]" }
	terminal	{ cell: "LUT__15842" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__15569" port: "in[1]" }
	terminal	{ cell: "LUT__15598" port: "in[2]" }
	terminal	{ cell: "LUT__15599" port: "in[2]" }
	terminal	{ cell: "LUT__15605" port: "in[0]" }
	terminal	{ cell: "LUT__15612" port: "in[2]" }
	terminal	{ cell: "LUT__15634" port: "in[3]" }
	terminal	{ cell: "LUT__15639" port: "in[1]" }
	terminal	{ cell: "LUT__15652" port: "in[1]" }
	terminal	{ cell: "LUT__15659" port: "in[1]" }
	terminal	{ cell: "LUT__15672" port: "in[1]" }
	terminal	{ cell: "LUT__15684" port: "in[2]" }
	terminal	{ cell: "LUT__15685" port: "in[2]" }
	terminal	{ cell: "LUT__15687" port: "in[0]" }
	terminal	{ cell: "LUT__15690" port: "in[0]" }
	terminal	{ cell: "LUT__15698" port: "in[1]" }
	terminal	{ cell: "LUT__15708" port: "in[1]" }
	terminal	{ cell: "LUT__15718" port: "in[1]" }
	terminal	{ cell: "LUT__15728" port: "in[1]" }
	terminal	{ cell: "LUT__15738" port: "in[1]" }
	terminal	{ cell: "LUT__15748" port: "in[1]" }
	terminal	{ cell: "LUT__15758" port: "in[1]" }
	terminal	{ cell: "LUT__15768" port: "in[1]" }
	terminal	{ cell: "LUT__15778" port: "in[1]" }
	terminal	{ cell: "LUT__15788" port: "in[1]" }
	terminal	{ cell: "LUT__15798" port: "in[1]" }
	terminal	{ cell: "LUT__15808" port: "in[1]" }
	terminal	{ cell: "LUT__15818" port: "in[1]" }
	terminal	{ cell: "LUT__15828" port: "in[1]" }
	terminal	{ cell: "LUT__15838" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__15570" port: "in[1]" }
	terminal	{ cell: "LUT__15599" port: "in[3]" }
	terminal	{ cell: "LUT__15605" port: "in[1]" }
	terminal	{ cell: "LUT__15612" port: "in[3]" }
	terminal	{ cell: "LUT__15636" port: "in[3]" }
	terminal	{ cell: "LUT__15640" port: "in[2]" }
	terminal	{ cell: "LUT__15652" port: "in[2]" }
	terminal	{ cell: "LUT__15656" port: "in[0]" }
	terminal	{ cell: "LUT__15672" port: "in[2]" }
	terminal	{ cell: "LUT__15686" port: "in[1]" }
	terminal	{ cell: "LUT__15687" port: "in[1]" }
	terminal	{ cell: "LUT__15690" port: "in[1]" }
	terminal	{ cell: "LUT__15698" port: "in[3]" }
	terminal	{ cell: "LUT__15708" port: "in[3]" }
	terminal	{ cell: "LUT__15718" port: "in[3]" }
	terminal	{ cell: "LUT__15728" port: "in[3]" }
	terminal	{ cell: "LUT__15738" port: "in[3]" }
	terminal	{ cell: "LUT__15748" port: "in[3]" }
	terminal	{ cell: "LUT__15758" port: "in[3]" }
	terminal	{ cell: "LUT__15768" port: "in[3]" }
	terminal	{ cell: "LUT__15778" port: "in[3]" }
	terminal	{ cell: "LUT__15788" port: "in[3]" }
	terminal	{ cell: "LUT__15798" port: "in[3]" }
	terminal	{ cell: "LUT__15808" port: "in[3]" }
	terminal	{ cell: "LUT__15818" port: "in[3]" }
	terminal	{ cell: "LUT__15828" port: "in[3]" }
	terminal	{ cell: "LUT__15838" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__15562" port: "in[1]" }
	terminal	{ cell: "LUT__15600" port: "in[2]" }
	terminal	{ cell: "LUT__15604" port: "in[0]" }
	terminal	{ cell: "LUT__15605" port: "in[2]" }
	terminal	{ cell: "LUT__15615" port: "in[0]" }
	terminal	{ cell: "LUT__15635" port: "in[0]" }
	terminal	{ cell: "LUT__15640" port: "in[3]" }
	terminal	{ cell: "LUT__15643" port: "in[1]" }
	terminal	{ cell: "LUT__15652" port: "in[3]" }
	terminal	{ cell: "LUT__15656" port: "in[1]" }
	terminal	{ cell: "LUT__15673" port: "in[2]" }
	terminal	{ cell: "LUT__15689" port: "in[1]" }
	terminal	{ cell: "LUT__15690" port: "in[2]" }
	terminal	{ cell: "LUT__15697" port: "in[1]" }
	terminal	{ cell: "LUT__15707" port: "in[1]" }
	terminal	{ cell: "LUT__15717" port: "in[1]" }
	terminal	{ cell: "LUT__15727" port: "in[1]" }
	terminal	{ cell: "LUT__15737" port: "in[1]" }
	terminal	{ cell: "LUT__15747" port: "in[1]" }
	terminal	{ cell: "LUT__15757" port: "in[1]" }
	terminal	{ cell: "LUT__15767" port: "in[1]" }
	terminal	{ cell: "LUT__15777" port: "in[1]" }
	terminal	{ cell: "LUT__15787" port: "in[1]" }
	terminal	{ cell: "LUT__15797" port: "in[1]" }
	terminal	{ cell: "LUT__15807" port: "in[1]" }
	terminal	{ cell: "LUT__15817" port: "in[1]" }
	terminal	{ cell: "LUT__15827" port: "in[1]" }
	terminal	{ cell: "LUT__15837" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__15563" port: "in[1]" }
	terminal	{ cell: "LUT__15600" port: "in[3]" }
	terminal	{ cell: "LUT__15605" port: "in[3]" }
	terminal	{ cell: "LUT__15635" port: "in[1]" }
	terminal	{ cell: "LUT__15643" port: "in[2]" }
	terminal	{ cell: "LUT__15651" port: "in[2]" }
	terminal	{ cell: "LUT__15659" port: "in[2]" }
	terminal	{ cell: "LUT__15665" port: "in[0]" }
	terminal	{ cell: "LUT__15673" port: "in[3]" }
	terminal	{ cell: "LUT__15692" port: "in[1]" }
	terminal	{ cell: "LUT__15697" port: "in[3]" }
	terminal	{ cell: "LUT__15707" port: "in[3]" }
	terminal	{ cell: "LUT__15717" port: "in[3]" }
	terminal	{ cell: "LUT__15727" port: "in[3]" }
	terminal	{ cell: "LUT__15737" port: "in[3]" }
	terminal	{ cell: "LUT__15747" port: "in[3]" }
	terminal	{ cell: "LUT__15757" port: "in[3]" }
	terminal	{ cell: "LUT__15767" port: "in[3]" }
	terminal	{ cell: "LUT__15777" port: "in[3]" }
	terminal	{ cell: "LUT__15787" port: "in[3]" }
	terminal	{ cell: "LUT__15797" port: "in[3]" }
	terminal	{ cell: "LUT__15807" port: "in[3]" }
	terminal	{ cell: "LUT__15817" port: "in[3]" }
	terminal	{ cell: "LUT__15827" port: "in[3]" }
	terminal	{ cell: "LUT__15837" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__15564" port: "in[1]" }
	terminal	{ cell: "LUT__15601" port: "in[3]" }
	terminal	{ cell: "LUT__15643" port: "in[3]" }
	terminal	{ cell: "LUT__15651" port: "in[3]" }
	terminal	{ cell: "LUT__15672" port: "in[3]" }
	terminal	{ cell: "LUT__15694" port: "in[1]" }
	terminal	{ cell: "LUT__15695" port: "in[3]" }
	terminal	{ cell: "LUT__15699" port: "in[3]" }
	terminal	{ cell: "LUT__15709" port: "in[3]" }
	terminal	{ cell: "LUT__15719" port: "in[3]" }
	terminal	{ cell: "LUT__15729" port: "in[3]" }
	terminal	{ cell: "LUT__15739" port: "in[3]" }
	terminal	{ cell: "LUT__15749" port: "in[3]" }
	terminal	{ cell: "LUT__15759" port: "in[3]" }
	terminal	{ cell: "LUT__15769" port: "in[3]" }
	terminal	{ cell: "LUT__15779" port: "in[3]" }
	terminal	{ cell: "LUT__15789" port: "in[3]" }
	terminal	{ cell: "LUT__15799" port: "in[3]" }
	terminal	{ cell: "LUT__15809" port: "in[3]" }
	terminal	{ cell: "LUT__15819" port: "in[3]" }
	terminal	{ cell: "LUT__15829" port: "in[3]" }
	terminal	{ cell: "LUT__15839" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__15565" port: "in[1]" }
	terminal	{ cell: "LUT__15696" port: "in[1]" }
	terminal	{ cell: "LUT__15701" port: "in[3]" }
	terminal	{ cell: "LUT__15711" port: "in[3]" }
	terminal	{ cell: "LUT__15721" port: "in[3]" }
	terminal	{ cell: "LUT__15731" port: "in[3]" }
	terminal	{ cell: "LUT__15741" port: "in[3]" }
	terminal	{ cell: "LUT__15751" port: "in[3]" }
	terminal	{ cell: "LUT__15761" port: "in[3]" }
	terminal	{ cell: "LUT__15771" port: "in[3]" }
	terminal	{ cell: "LUT__15781" port: "in[3]" }
	terminal	{ cell: "LUT__15791" port: "in[3]" }
	terminal	{ cell: "LUT__15801" port: "in[3]" }
	terminal	{ cell: "LUT__15811" port: "in[3]" }
	terminal	{ cell: "LUT__15821" port: "in[3]" }
	terminal	{ cell: "LUT__15831" port: "in[3]" }
	terminal	{ cell: "LUT__15841" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[9]" port: "outpad" }
 }
net {
	name: "n553"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n554"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15703" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n580"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n581"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[10]" port: "outpad" }
 }
net {
	name: "n597"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n598"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15713" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n624"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n625"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[11]" port: "outpad" }
 }
net {
	name: "n641"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n642"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15723" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n668"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n669"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[12]" port: "outpad" }
 }
net {
	name: "n685"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n686"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15733" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n712"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n713"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[13]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[13]" port: "outpad" }
 }
net {
	name: "n729"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n730"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15743" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n756"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n757"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[14]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[14]" port: "outpad" }
 }
net {
	name: "n773"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n774"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15753" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n800"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n801"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[15]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[15]" port: "outpad" }
 }
net {
	name: "n817"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n818"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15763" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n844"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n845"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[0]" port: "outpad" }
 }
net {
	name: "n861"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n862"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15773" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n888"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n889"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[1]" port: "outpad" }
 }
net {
	name: "n905"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n906"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15783" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n932"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n933"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[2]" port: "outpad" }
 }
net {
	name: "n949"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n950"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15793" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n976"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n977"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[3]" port: "outpad" }
 }
net {
	name: "n993"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n994"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15803" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n1020"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n1021"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[4]" port: "outpad" }
 }
net {
	name: "n1037"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n1038"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15813" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n1064"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n1065"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[5]" port: "outpad" }
 }
net {
	name: "n1081"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n1082"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15823" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n1108"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n1109"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[6]" port: "outpad" }
 }
net {
	name: "n1125"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n1126"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15833" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n1152"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n1153"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[7]" port: "outpad" }
 }
net {
	name: "n1169"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__15843" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n1195"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "n1196"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__15277" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__15277" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[3]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__15277" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[4]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__15276" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[5]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__15276" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[6]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__15276" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[7]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__15276" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[8]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__15275" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[9]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__15275" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[10]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__15275" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__15848" port: "in[0]" }
 }
net {
	name: "oLed[5]"
	terminal	{ cell: "oLed[5]~FF" port: "Q" }
	terminal	{ cell: "oLed[5]~FF" port: "D" }
	terminal	{ cell: "oLed[5]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15847" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__15848" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__15848" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__15851" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__15851" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__15850" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__15850" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__15850" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__15850" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__15849" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__15849" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I0" }
	terminal	{ cell: "LUT__15849" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__15847" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15847" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15853" port: "in[0]" }
 }
net {
	name: "oLed[4]"
	terminal	{ cell: "oLed[4]~FF" port: "Q" }
	terminal	{ cell: "oLed[4]~FF" port: "D" }
	terminal	{ cell: "oLed[4]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15852" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "CE" }
	terminal	{ cell: "LUT__15853" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__15852" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15852" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15855" port: "in[0]" }
 }
net {
	name: "oLed[2]"
	terminal	{ cell: "oLed[2]~FF" port: "Q" }
	terminal	{ cell: "oLed[2]~FF" port: "D" }
	terminal	{ cell: "oLed[2]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15854" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "Q" }
	terminal	{ cell: "LUT__15547" port: "in[1]" }
	terminal	{ cell: "LUT__15557" port: "in[1]" }
	terminal	{ cell: "LUT__15558" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[2]~FF" port: "CE" }
	terminal	{ cell: "LUT__15855" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__15854" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15854" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15857" port: "in[0]" }
 }
net {
	name: "oLed[1]"
	terminal	{ cell: "oLed[1]~FF" port: "Q" }
	terminal	{ cell: "oLed[1]~FF" port: "D" }
	terminal	{ cell: "oLed[1]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__15856" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[1]~FF" port: "CE" }
	terminal	{ cell: "LUT__15857" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__15856" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__15856" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3631"
	terminal	{ cell: "edb_top_inst/LUT__4955" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4958" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_run_trig"
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5274" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_run_trig_imdt"
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5277" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_stop_trig"
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5280" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5880" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5902" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_capture_pattern[0]"
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5340" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5077" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5716" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5730" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[0]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5839" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5854" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5862" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[0]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5768" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5770" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5772" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5788" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5790" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5792" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5796" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5799" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5805" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5807" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5829" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5832" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5875" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5876" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5945" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5950" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5953" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5957" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5964" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5967" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5969" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5974" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5978" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5984" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5989" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5995" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6000" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_soft_reset_in"
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__4996" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5005" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5006" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5007" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/address_counter[0]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5017" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/opcode[0]"
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5022" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5023" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5025" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5027" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5061" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6020" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/bit_count[0]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4976" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5026" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5065" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/word_count[0]"
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4984" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5049" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5069" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5183" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4981" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5399" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/module_state[0]"
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4977" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4978" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4982" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4992" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4993" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4998" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5029" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5031" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5032" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5033" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5042" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5044" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5051" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5055" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5067" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5070" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5389" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6017" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_resetn_p1"
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_resetn"
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__5893" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5898" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5923" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5429" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5430" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5431" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5438" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5439" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5440" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5442" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5444" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5437" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5439" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5440" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5437" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5438" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5449" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5451" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5460" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5468" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5469" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5448" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5451" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5460" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5448" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5449" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5485" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5486" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5487" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5489" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5490" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5491" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5493" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5494" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5495" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5497" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5498" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5499" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5501" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5502" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5503" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5505" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5506" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5507" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5509" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5510" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5511" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5513" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5514" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5515" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5517" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5518" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5519" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5521" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5522" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5523" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5525" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5526" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5527" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5529" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5530" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5531" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5533" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5534" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5535" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5537" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5538" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5539" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5541" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5542" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5543" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5545" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5546" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5547" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5549" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5550" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5551" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5553" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5554" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5555" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5557" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5558" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5559" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5561" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5562" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5563" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5565" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5566" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5567" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5569" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5570" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5571" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5574" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5576" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5585" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5593" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5594" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5573" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5576" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5585" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5573" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5574" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5610" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5611" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5612" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5614" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5615" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5616" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5618" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5619" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5620" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5622" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5623" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5624" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5626" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5627" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5628" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5630" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5631" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5632" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5634" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5635" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5636" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5638" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5639" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5640" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5644" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5646" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5655" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5643" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5646" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5655" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5643" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5644" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5680" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5681" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5682" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5684" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5685" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5686" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5688" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5689" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5690" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5692" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5693" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5694" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5696" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5697" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5698" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5700" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5701" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5702" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[0]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5076" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5079" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5081" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5209" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5218" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5224" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5227" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5230" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5233" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5239" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5243" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5249" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5255" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5258" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5264" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5271" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5274" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5277" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5289" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5307" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5313" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5316" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5319" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5325" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5337" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5340" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5343" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5346" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5371" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5381" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5283" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5738" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5752" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5758" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5800" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5877" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pattern[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5334" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5735" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pattern[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5337" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5736" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_capture_pattern[1]"
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5343" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5209" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5717" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5730" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[2]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5219" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5712" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5723" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[3]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5222" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5710" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5721" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[4]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5224" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5709" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5728" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[5]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5227" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5711" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5731" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[6]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5230" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5712" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5722" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[7]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5233" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5714" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5728" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[8]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5237" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5706" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5732" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[9]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5239" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5715" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5733" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[10]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5244" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5704" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5722" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[11]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5247" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5709" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5726" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[12]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5249" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5708" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5725" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[13]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5253" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5707" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5723" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[14]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5255" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5711" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5720" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[15]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5258" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5714" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5727" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[16]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5262" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5705" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5727" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[17]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5264" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5707" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5725" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[18]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5269" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5705" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5732" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[19]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5271" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5715" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5721" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[20]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5274" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5710" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5720" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[21]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5277" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5716" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5733" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[22]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5281" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5717" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5726" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[23]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5284" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[24]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5287" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[25]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5289" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[26]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5293" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[27]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5296" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[28]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5299" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[29]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5302" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[30]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5305" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[31]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5307" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[32]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5311" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[33]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5313" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[34]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5316" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[35]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5319" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[36]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5323" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[37]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5325" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[38]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5329" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[39]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5332" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[40]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5335" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[41]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5337" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[42]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5340" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[43]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5343" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[44]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5346" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[45]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5349" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[46]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5351" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[47]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5353" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[48]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5356" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[49]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5358" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[50]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5361" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[51]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5362" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[52]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5363" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[53]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5365" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[54]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5367" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[55]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5369" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[56]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5371" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[57]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5373" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[58]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5374" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[59]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5375" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[60]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5376" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[61]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5378" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[62]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5380" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[63]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5381" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[1]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5839" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5854" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5860" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[2]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5839" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5855" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[3]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5839" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5853" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[4]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5840" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5847" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5850" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[5]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5840" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5847" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5849" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[6]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5840" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5848" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[7]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5841" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5846" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5852" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5859" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[8]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5841" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5851" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5859" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[9]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5841" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5857" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5858" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[10]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5841" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5857" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5858" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[11]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5843" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5845" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[12]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5844" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[13]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5844" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[14]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5861" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[15]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5861" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[16]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5861" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[1]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5768" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5770" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5772" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5777" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5780" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5784" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5785" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5788" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5790" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5792" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5796" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5798" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5807" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5811" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5823" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5827" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5829" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5868" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5874" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5875" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5944" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5945" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5949" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5950" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5952" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5956" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5961" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5963" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5968" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5973" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5977" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5983" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5988" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5994" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5999" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[2]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5768" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5770" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5772" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5777" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5779" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5780" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5783" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5787" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5788" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5790" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5792" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5793" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5797" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5798" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5799" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5800" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5803" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5807" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5811" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5827" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5874" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5875" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5943" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5958" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5961" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5965" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5970" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5975" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5979" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5985" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5986" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5991" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5996" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5997" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6001" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[3]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5767" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5774" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5776" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5777" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5779" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5780" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5784" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5786" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5788" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5790" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5792" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5793" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5798" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5799" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5803" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5811" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5817" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5825" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5874" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5943" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5948" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5962" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5967" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5972" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5981" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5985" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5989" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5991" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5992" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5996" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6002" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[4]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5767" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5768" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5774" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5776" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5777" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5779" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5780" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5783" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5785" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5789" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5791" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5793" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5797" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5798" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5800" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5804" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5811" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5817" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5818" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5824" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5825" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5871" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5874" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5876" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5940" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5962" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5967" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5972" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5981" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5986" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5991" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5997" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6002" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/address_counter[1]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5017" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[2]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5017" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[3]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5019" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[4]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5016" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[5]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5016" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[6]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5016" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[7]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5016" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[8]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5018" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[9]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5018" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[10]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5018" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[11]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5018" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[12]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5019" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[13]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5019" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[14]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5019" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[15]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5144" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/address_counter[16]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[17]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[18]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[19]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[20]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[21]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[22]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[23]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[24]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[25]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[26]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[27]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i28" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/opcode[1]"
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5022" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5023" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5025" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5027" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5061" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6020" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/opcode[2]"
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5022" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5023" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5025" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5027" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5061" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6020" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/opcode[3]"
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5022" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5023" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5025" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5027" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5061" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6020" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/bit_count[1]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4976" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5026" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[2]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4976" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5026" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[3]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4975" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5028" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[4]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4975" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5024" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[5]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4975" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5024" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/word_count[1]"
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4984" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5049" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5183" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/word_count[2]"
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4985" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5184" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5185" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[3]"
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4985" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5186" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5187" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[4]"
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4985" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5188" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5189" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[5]"
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4985" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5189" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/word_count[6]"
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4989" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5047" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5191" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5192" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[7]"
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4988" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5193" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5194" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[8]"
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4988" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5195" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5196" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[9]"
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4988" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5197" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5198" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[10]"
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4988" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5199" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/word_count[11]"
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4987" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5048" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5200" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5201" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[12]"
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4987" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5048" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5202" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5204" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[13]"
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4990" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5048" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5204" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[14]"
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4987" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5205" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5206" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[15]"
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4987" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5206" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5088" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5212" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[3]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5220" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[4]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5223" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[5]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5226" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[6]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5229" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[7]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5232" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[8]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5235" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[9]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5238" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[10]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5241" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[11]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5245" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[12]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5248" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[13]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5251" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[14]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5254" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[15]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5257" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[16]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5260" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[17]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5263" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[18]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5266" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[19]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5270" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[20]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5273" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[21]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5276" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[22]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5279" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[23]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5282" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[24]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5285" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[25]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5288" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[26]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5291" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[27]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5294" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[28]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5297" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[29]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5300" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[30]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5303" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[31]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5306" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[32]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5309" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[33]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5312" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[34]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5315" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[35]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5318" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[36]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5321" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[37]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5324" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[38]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5327" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[39]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5330" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[40]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5333" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[41]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5336" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[42]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5339" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[43]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5342" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[44]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5345" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[45]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5347" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[46]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5350" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[47]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5352" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[48]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5354" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[49]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5357" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[50]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5359" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[51]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5361" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[52]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5362" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[53]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5364" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[54]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5366" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[55]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5368" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[56]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5370" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[57]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5372" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[58]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5373" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[59]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5374" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[60]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5375" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[61]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5377" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[62]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5379" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[63]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5380" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/module_state[1]"
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4975" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4977" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4978" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4982" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4998" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5031" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5034" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5039" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5043" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5051" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5055" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5383" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5385" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5389" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6017" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/module_state[2]"
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4978" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4983" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4998" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5036" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5043" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5055" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5058" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5086" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5089" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5265" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5383" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6017" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/module_state[3]"
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4978" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4983" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4998" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5036" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5043" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5056" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5085" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5386" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5889" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6017" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[0]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4967" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4980" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5399" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[1]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4967" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5392" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[2]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4966" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5395" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[3]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4966" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5396" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[4]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4965" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5397" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[5]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4965" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5398" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[6]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4964" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5401" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[7]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4969" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5402" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[8]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4971" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5403" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[9]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4971" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5404" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[10]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4972" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5405" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[11]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4972" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5406" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[12]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4970" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5407" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[13]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4970" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5408" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[14]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4969" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5409" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[15]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4964" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5410" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[16]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4956" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5411" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[17]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4955" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5412" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[18]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4955" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5413" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[19]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4957" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5414" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[20]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4957" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5415" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[21]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5416" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4954" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[22]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5417" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4954" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[23]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4956" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5418" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[24]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4961" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5419" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[25]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4962" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5420" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[26]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4962" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5421" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[27]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4959" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5422" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[28]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4959" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5423" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[29]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4960" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5424" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[30]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4960" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5425" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[31]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4961" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5426" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5433" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5434" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5435" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5433" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5434" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5435" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5436" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5439" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5440" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5447" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5435" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5434" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5433" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5434" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5433" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5716" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5730" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5429" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5430" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5431" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5435" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5441" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5442" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5444" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5445" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5439" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5440" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5446" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5446" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5447" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5451" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5460" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5478" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5450" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5452" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5479" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5450" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5452" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5480" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5454" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5458" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5481" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5455" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5459" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5482" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5456" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5459" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5483" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5457" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5458" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5484" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5443" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5443" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5441" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5441" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5717" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5730" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5443" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5443" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5468" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5469" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5470" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5451" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5460" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5471" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5450" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5452" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5472" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5450" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5452" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5473" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5454" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5458" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5474" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5455" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5459" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5475" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5456" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5459" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5476" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5457" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5458" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5477" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5471" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5478" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5472" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5479" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5473" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5480" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5474" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5481" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5475" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5482" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5476" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5483" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5477" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5484" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5464" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5464" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5462" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5469" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5462" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5469" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5712" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5723" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5464" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5463" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5463" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5465" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5465" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5466" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5466" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5464" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5463" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5463" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5465" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5465" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5466" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5466" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5489" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5490" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5491" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5492" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5491" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5490" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5489" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5490" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5489" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5710" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5721" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5485" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5486" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5487" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5491" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5497" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5498" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5499" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5500" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5499" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5498" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5497" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5498" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5497" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5709" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5728" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5493" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5494" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5495" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5499" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5505" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5506" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5507" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5508" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5507" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5506" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5505" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5506" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5505" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5711" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5731" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5501" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5502" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5503" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5507" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5513" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5514" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5515" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5516" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5515" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5514" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5513" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5514" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5513" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5712" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5722" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5509" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5510" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5511" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5515" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5521" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5522" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5523" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5524" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5523" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5522" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5521" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5522" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5521" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5714" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5728" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5517" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5518" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5519" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5523" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5529" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5530" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5531" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5532" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5531" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5530" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5529" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5530" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5529" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5706" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5732" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5525" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5526" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5527" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5531" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5537" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5538" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5539" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5540" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5539" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5538" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5537" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5538" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5537" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5715" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5733" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5533" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5534" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5535" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5539" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5545" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5546" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5547" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5548" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5547" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5546" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5545" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5546" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5545" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5704" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5722" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5541" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5542" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5543" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5547" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5553" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5554" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5555" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5556" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5555" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5554" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5553" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5554" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5553" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5709" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5726" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5549" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5550" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5551" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5555" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5561" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5562" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5563" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5564" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5563" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5562" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5561" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5562" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5561" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5708" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5725" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5557" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5558" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5559" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5563" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5569" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5570" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5571" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5572" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5576" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5585" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5603" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5575" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5577" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5604" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5575" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5577" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5605" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5579" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5583" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5606" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5580" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5584" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5607" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5581" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5584" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5608" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5582" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5583" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5609" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5571" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5570" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5569" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5570" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5569" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5707" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5723" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5565" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5566" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5567" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5571" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5593" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5594" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5595" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5576" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5585" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5596" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5575" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5577" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5597" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5575" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5577" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5598" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5579" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5583" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5599" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5580" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5584" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5600" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5581" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5584" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5601" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5582" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5583" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5602" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5596" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5603" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5597" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5604" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5598" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5605" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5599" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5606" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5600" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5607" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5601" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5608" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5602" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5609" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5589" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5589" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5587" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5594" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5587" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5594" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5711" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5720" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5589" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5588" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5588" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5590" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5590" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5591" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5591" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5589" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5588" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5588" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5590" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5590" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5591" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5591" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5614" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5615" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5616" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5617" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5616" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5615" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5614" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5615" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5614" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5714" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5727" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5610" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5611" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5612" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5616" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5622" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5623" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5624" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5625" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5624" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5623" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5622" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5623" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5622" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5705" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5727" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5618" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5619" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5620" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5624" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5630" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5631" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5632" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5633" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5632" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5631" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5630" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5631" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5630" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5707" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5725" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5626" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5627" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5628" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5632" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5638" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5639" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5640" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5641" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5646" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5655" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5673" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5645" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5647" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5674" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5645" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5647" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5675" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5649" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5653" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5676" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5650" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5654" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5677" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5651" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5654" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5678" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5652" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5653" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5679" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5640" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5639" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5638" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5639" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5638" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5705" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5732" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5634" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5635" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5636" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5640" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5663" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5664" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5663" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5664" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5665" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5646" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5655" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5666" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5645" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5647" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5667" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5645" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5647" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5668" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5649" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5653" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5669" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5650" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5654" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5670" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5651" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5654" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5671" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5652" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5653" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5672" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5666" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5673" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5667" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5674" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5668" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5675" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5669" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5676" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5670" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5677" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5671" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5678" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5672" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5679" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5659" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5659" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5657" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5664" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5657" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5664" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5715" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5721" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5659" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5658" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5658" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5660" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5660" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5661" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5661" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5659" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5658" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5658" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5660" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5660" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5661" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5661" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5684" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5685" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5686" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5687" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5686" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5685" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5684" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5685" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5684" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5710" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5720" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5680" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5681" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5682" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5686" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5692" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5693" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5694" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5695" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5694" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5693" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5692" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5693" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5692" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5716" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5733" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5688" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5689" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5690" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5694" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5700" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5701" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5702" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5703" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.enable"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5432" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5488" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5496" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5504" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5512" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5520" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5528" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5536" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5544" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5552" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5560" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5568" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5613" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5621" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5629" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5637" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5683" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5691" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5699" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5702" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5701" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5700" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5701" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5700" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5717" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5726" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5696" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5697" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5698" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5702" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/tu_trigger"
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5866" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5080" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5208" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5213" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5764" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5766" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5880" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5883" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5885" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5887" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5894" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5896" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5899" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5901" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5903" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5904" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5908" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5909" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5911" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5913" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5764" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5911" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5764" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5866" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5911" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5892" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5892" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5917" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5917" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[0]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5084" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5891" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5892" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5893" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5919" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5080" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5208" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5213" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5765" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5887" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5898" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5901" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5904" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5912" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5913" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5914" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5921" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5080" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5208" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5214" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5766" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5881" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5885" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5886" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5894" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5897" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5904" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5906" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5912" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5914" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5923" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5080" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5208" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5213" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5765" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5881" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5884" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5886" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5895" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5899" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5904" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5908" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5910" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5911" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5914" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/biu_ready"
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4981" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5042" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5057" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5890" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5918" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[15]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5927" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[16]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5928" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[17]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5929" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[18]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5930" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[19]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5931" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[20]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5932" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[21]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5933" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[22]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5934" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[23]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5935" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[24]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5936" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[25]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5937" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[26]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5938" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[27]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5939" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[1]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5211" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[2]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5217" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[3]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5221" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[4]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5225" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[5]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5228" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[6]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5231" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[7]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5234" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[8]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5236" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[9]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5240" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[10]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5242" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[11]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5246" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[12]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5250" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[13]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5252" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[14]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5256" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[15]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5259" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[16]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5261" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[17]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5267" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[18]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5269" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[19]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5272" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[20]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5275" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[21]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5278" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[22]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5280" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[23]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5283" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[24]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5286" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[25]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5290" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[26]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5292" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[27]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5295" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[28]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5298" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[29]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5301" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[30]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5304" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[31]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5308" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[32]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5310" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[33]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5314" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[34]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5317" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[35]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5320" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[36]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5322" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[37]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5326" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[38]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5328" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[39]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5331" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[40]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5334" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[41]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5338" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[42]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5341" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[43]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5344" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[44]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5348" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[45]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5349" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5891" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5892" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5893" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5919" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5862" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5942" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5945" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5949" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5958" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5980" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6004" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6004" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5942" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[0]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "D" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/LUT__5221" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5926" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "D" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/LUT__5758" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5808" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5832" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5860" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5945" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5950" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5952" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5855" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5949" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5956" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5853" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5952" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5963" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5850" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5956" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5968" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5849" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5963" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5973" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5848" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5968" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5977" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5846" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5973" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5983" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5851" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5977" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5988" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5857" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5858" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5983" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5994" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5857" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5858" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5988" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5999" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5843" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5845" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5994" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5844" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5999" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6005" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6006" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6007" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6008" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6009" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6010" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6011" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6012" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6013" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6014" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6015" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6016" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5947" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5951" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5955" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5960" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5966" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5971" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5976" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5982" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5987" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5993" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5998" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6003" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[1]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5224" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[2]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5227" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[3]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5230" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[4]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5233" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[5]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5236" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[6]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5239" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[7]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5242" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[8]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5246" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[9]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5249" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[10]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5252" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[11]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5255" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[12]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5258" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[13]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5261" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i14" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[45]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[10]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[11]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[12]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[8]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[9]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[4]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[5]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[6]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[7]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5927" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5928" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5929" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5930" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5931" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5932" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5933" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5934" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5935" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5936" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5937" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5938" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5939" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5758" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5812" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5832" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5753" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5815" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5831" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5751" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5810" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5830" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5750" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5818" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5749" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5812" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5827" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5754" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5755" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5814" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5835" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5754" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5755" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5808" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5827" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5828" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5745" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5819" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5825" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5743" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5816" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5834" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5742" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5817" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5823" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5824" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5737" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5809" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5823" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5824" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5748" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5806" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5822" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5806" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5833" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i14" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[1]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5073" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[2]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5073" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[3]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5076" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5078" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5081" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5210" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5243" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5264" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5271" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5346" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5371" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5381" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[4]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5073" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[5]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5073" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[6]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5074" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[7]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5074" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[8]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5074" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[9]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5074" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[10]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5072" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[11]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5072" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[12]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5072" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5286" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5738" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5752" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5758" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5786" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5787" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5868" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[2]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5289" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5738" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5753" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5771" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5873" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[3]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5292" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5738" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5751" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5781" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5868" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[4]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5295" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5739" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5750" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5756" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5794" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5795" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[5]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5298" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5739" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5749" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5756" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5781" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[6]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5301" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5739" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5754" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5755" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5773" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[7]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5304" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5739" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5754" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5755" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5769" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5771" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5873" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5875" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[8]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5307" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5740" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5745" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5769" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5869" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[9]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5310" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5740" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5743" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5778" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5872" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[10]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5313" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5742" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5746" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5776" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[11]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5316" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5737" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5746" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5793" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5794" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5795" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5871" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[12]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5319" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5748" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5763" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5784" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5797" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5799" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5867" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[13]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5322" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5748" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5763" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5801" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5867" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[14]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5325" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5759" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5774" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[15]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5328" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5759" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5789" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5871" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[16]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5331" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5759" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5789" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5876" port: "in[2]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[0]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4994" port: "in[3]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[1]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4994" port: "in[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[2]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4994" port: "in[1]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[3]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4994" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n70"
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "CI" }
 }
net {
	name: "edb_top_inst/n72"
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n764"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n766"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n767"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n768"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6068" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6044" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6034" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6029" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6053" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6054" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6055" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6056" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6057" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6072" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6059" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6060" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6061" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6062" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6063" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6064" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6065" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6066" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6067" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6025" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6069" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6070" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6071" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6050" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6049" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6048" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6047" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6046" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6045" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6051" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6043" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6042" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6041" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6040" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6039" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6038" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6037" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6036" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6035" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6052" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6033" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6032" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6031" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6030" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6058" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3632"
	terminal	{ cell: "edb_top_inst/LUT__4956" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4958" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3633"
	terminal	{ cell: "edb_top_inst/LUT__4957" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4958" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3634"
	terminal	{ cell: "edb_top_inst/LUT__4958" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4974" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3635"
	terminal	{ cell: "edb_top_inst/LUT__4959" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4963" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3636"
	terminal	{ cell: "edb_top_inst/LUT__4960" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4963" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3637"
	terminal	{ cell: "edb_top_inst/LUT__4961" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4963" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3638"
	terminal	{ cell: "edb_top_inst/LUT__4962" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4963" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3639"
	terminal	{ cell: "edb_top_inst/LUT__4963" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4974" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3640"
	terminal	{ cell: "edb_top_inst/LUT__4964" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4968" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3641"
	terminal	{ cell: "edb_top_inst/LUT__4965" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4968" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3642"
	terminal	{ cell: "edb_top_inst/LUT__4966" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4968" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3643"
	terminal	{ cell: "edb_top_inst/LUT__4967" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4968" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3644"
	terminal	{ cell: "edb_top_inst/LUT__4968" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4974" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3645"
	terminal	{ cell: "edb_top_inst/LUT__4969" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4973" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3646"
	terminal	{ cell: "edb_top_inst/LUT__4970" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4973" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3647"
	terminal	{ cell: "edb_top_inst/LUT__4971" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4973" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3648"
	terminal	{ cell: "edb_top_inst/LUT__4972" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4973" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3649"
	terminal	{ cell: "edb_top_inst/LUT__4973" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4974" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3650"
	terminal	{ cell: "edb_top_inst/LUT__4974" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4980" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3651"
	terminal	{ cell: "edb_top_inst/LUT__4975" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4976" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3652"
	terminal	{ cell: "edb_top_inst/LUT__4976" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4979" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4992" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3653"
	terminal	{ cell: "edb_top_inst/LUT__4977" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4979" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5053" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5066" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3654"
	terminal	{ cell: "edb_top_inst/LUT__4978" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4979" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3655"
	terminal	{ cell: "edb_top_inst/LUT__4979" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4980" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4981" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3656"
	terminal	{ cell: "edb_top_inst/LUT__4980" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4995" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3657"
	terminal	{ cell: "edb_top_inst/LUT__4981" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4995" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3658"
	terminal	{ cell: "edb_top_inst/LUT__4982" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4991" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5060" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5062" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5063" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5071" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5083" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5085" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5388" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5399" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3659"
	terminal	{ cell: "edb_top_inst/LUT__4983" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4991" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4993" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5038" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5063" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5067" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5391" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5393" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3660"
	terminal	{ cell: "edb_top_inst/LUT__4984" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4986" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5047" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5184" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5185" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3661"
	terminal	{ cell: "edb_top_inst/LUT__4985" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4986" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5047" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5049" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3662"
	terminal	{ cell: "edb_top_inst/LUT__4986" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4990" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5191" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5192" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3663"
	terminal	{ cell: "edb_top_inst/LUT__4987" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4989" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3664"
	terminal	{ cell: "edb_top_inst/LUT__4988" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4989" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5047" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3665"
	terminal	{ cell: "edb_top_inst/LUT__4989" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4990" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5049" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3666"
	terminal	{ cell: "edb_top_inst/LUT__4990" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4991" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5029" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5031" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5035" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5039" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5054" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5058" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5059" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5384" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5388" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5389" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3667"
	terminal	{ cell: "edb_top_inst/LUT__4991" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4993" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5391" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3668"
	terminal	{ cell: "edb_top_inst/LUT__4992" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4993" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5039" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3669"
	terminal	{ cell: "edb_top_inst/LUT__4993" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4995" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3670"
	terminal	{ cell: "edb_top_inst/LUT__4994" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4995" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4999" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5030" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5033" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5089" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3671"
	terminal	{ cell: "edb_top_inst/LUT__4997" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5001" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5015" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3672"
	terminal	{ cell: "edb_top_inst/LUT__4998" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4999" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5021" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5069" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5130" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5131" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5132" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5133" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5134" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5135" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5136" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5137" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5138" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5139" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5140" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5141" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5142" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5143" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5145" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5147" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5149" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5151" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5153" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5155" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5157" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5159" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5161" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5163" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5165" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5167" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5169" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5183" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5184" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5186" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5188" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5190" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5191" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5193" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5195" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5197" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5199" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5200" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5202" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5203" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5205" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5207" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5210" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5360" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3673"
	terminal	{ cell: "edb_top_inst/LUT__4999" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5000" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5041" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3674"
	terminal	{ cell: "edb_top_inst/LUT__5001" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5002" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5009" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5013" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5094" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3675"
	terminal	{ cell: "edb_top_inst/LUT__5002" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5003" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5091" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5096" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5103" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3676"
	terminal	{ cell: "edb_top_inst/LUT__5003" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5005" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5008" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5102" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5108" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5113" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5120" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5642" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3677"
	terminal	{ cell: "edb_top_inst/LUT__5004" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5005" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5008" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5011" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5092" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5093" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5095" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5097" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5099" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5100" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5428" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3678"
	terminal	{ cell: "edb_top_inst/LUT__5009" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5012" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5093" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5099" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5117" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5125" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3679"
	terminal	{ cell: "edb_top_inst/LUT__5010" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5011" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5093" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5095" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5125" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5126" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3680"
	terminal	{ cell: "edb_top_inst/LUT__5011" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5012" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5013" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5015" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3681"
	terminal	{ cell: "edb_top_inst/LUT__5014" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5015" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3682"
	terminal	{ cell: "edb_top_inst/LUT__5016" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5017" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3683"
	terminal	{ cell: "edb_top_inst/LUT__5017" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5020" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3684"
	terminal	{ cell: "edb_top_inst/LUT__5018" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5020" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3685"
	terminal	{ cell: "edb_top_inst/LUT__5019" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5020" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3686"
	terminal	{ cell: "edb_top_inst/LUT__5020" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5021" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5130" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5131" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5132" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5144" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5146" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5148" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5150" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5152" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5154" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5156" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5158" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5160" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5162" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5164" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5166" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5168" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3608"
	terminal	{ cell: "edb_top_inst/LUT__5022" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5024" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "I1" }
 }
net {
	name: "edb_top_inst/n3605"
	terminal	{ cell: "edb_top_inst/LUT__5023" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5024" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "I1" }
 }
net {
	name: "edb_top_inst/n3687"
	terminal	{ cell: "edb_top_inst/LUT__5024" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5028" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3688"
	terminal	{ cell: "edb_top_inst/LUT__5025" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5026" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3689"
	terminal	{ cell: "edb_top_inst/LUT__5026" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5028" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3690"
	terminal	{ cell: "edb_top_inst/LUT__5027" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5028" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3691"
	terminal	{ cell: "edb_top_inst/LUT__5028" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5029" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5035" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5053" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5055" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5083" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5087" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5389" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3692"
	terminal	{ cell: "edb_top_inst/LUT__5029" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5037" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3693"
	terminal	{ cell: "edb_top_inst/LUT__5030" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5031" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5044" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5086" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5210" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5265" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5360" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5384" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3694"
	terminal	{ cell: "edb_top_inst/LUT__5031" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5037" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3695"
	terminal	{ cell: "edb_top_inst/LUT__5032" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5035" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5057" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3696"
	terminal	{ cell: "edb_top_inst/LUT__5033" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5034" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3697"
	terminal	{ cell: "edb_top_inst/LUT__5034" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5035" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3698"
	terminal	{ cell: "edb_top_inst/LUT__5035" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5037" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3699"
	terminal	{ cell: "edb_top_inst/LUT__5036" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5037" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5052" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5070" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5083" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5087" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5215" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5387" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3700"
	terminal	{ cell: "edb_top_inst/LUT__5037" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5046" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5066" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3701"
	terminal	{ cell: "edb_top_inst/LUT__5038" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5039" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5386" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5388" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3702"
	terminal	{ cell: "edb_top_inst/LUT__5039" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5045" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3703"
	terminal	{ cell: "edb_top_inst/LUT__5040" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5041" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3704"
	terminal	{ cell: "edb_top_inst/LUT__5042" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5044" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5385" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3705"
	terminal	{ cell: "edb_top_inst/LUT__5043" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5044" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5057" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3706"
	terminal	{ cell: "edb_top_inst/LUT__5044" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5045" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3707"
	terminal	{ cell: "edb_top_inst/LUT__5045" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5046" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5062" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3708"
	terminal	{ cell: "edb_top_inst/LUT__5047" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5048" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5200" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5201" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3709"
	terminal	{ cell: "edb_top_inst/LUT__5048" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5050" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5203" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3710"
	terminal	{ cell: "edb_top_inst/LUT__5049" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5050" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3711"
	terminal	{ cell: "edb_top_inst/LUT__5050" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5054" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5059" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3712"
	terminal	{ cell: "edb_top_inst/LUT__5051" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5052" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5058" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5384" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5386" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5387" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5393" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3713"
	terminal	{ cell: "edb_top_inst/LUT__5052" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5053" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5068" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5394" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5400" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3714"
	terminal	{ cell: "edb_top_inst/LUT__5053" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5054" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5064" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5391" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3715"
	terminal	{ cell: "edb_top_inst/LUT__5054" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5056" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5889" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3716"
	terminal	{ cell: "edb_top_inst/LUT__5055" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5056" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5889" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3717"
	terminal	{ cell: "edb_top_inst/LUT__5056" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5060" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3718"
	terminal	{ cell: "edb_top_inst/LUT__5057" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5059" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5064" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5083" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5086" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5090" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5215" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5390" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3719"
	terminal	{ cell: "edb_top_inst/LUT__5058" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5059" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5385" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3720"
	terminal	{ cell: "edb_top_inst/LUT__5059" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5060" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5889" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n1346"
	terminal	{ cell: "edb_top_inst/LUT__5061" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "I1" }
 }
net {
	name: "edb_top_inst/n3721"
	terminal	{ cell: "edb_top_inst/LUT__5062" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5065" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5068" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5178" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5179" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5180" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5181" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5182" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3722"
	terminal	{ cell: "edb_top_inst/LUT__5063" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5064" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5890" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5918" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3723"
	terminal	{ cell: "edb_top_inst/LUT__5064" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5065" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5067" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5071" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5178" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5179" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5180" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5181" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5182" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3724"
	terminal	{ cell: "edb_top_inst/LUT__5066" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5068" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5394" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5401" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5404" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5405" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5411" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5415" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5416" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5417" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5419" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5420" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5422" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5423" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5425" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5426" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5427" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3725"
	terminal	{ cell: "edb_top_inst/LUT__5067" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5068" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3726"
	terminal	{ cell: "edb_top_inst/LUT__5070" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5071" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3727"
	terminal	{ cell: "edb_top_inst/LUT__5072" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5075" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5078" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3728"
	terminal	{ cell: "edb_top_inst/LUT__5073" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5075" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5078" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3729"
	terminal	{ cell: "edb_top_inst/LUT__5074" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5075" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5078" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3730"
	terminal	{ cell: "edb_top_inst/LUT__5075" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5076" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5081" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5210" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5218" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5243" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5264" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5271" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5346" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5355" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5382" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3731"
	terminal	{ cell: "edb_top_inst/LUT__5076" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5077" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5216" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5219" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5222" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5269" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5349" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5351" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5353" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5356" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5358" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5360" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5363" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5365" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5367" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5369" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5376" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5378" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3732"
	terminal	{ cell: "edb_top_inst/LUT__5077" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5084" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3733"
	terminal	{ cell: "edb_top_inst/LUT__5078" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5079" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5209" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5224" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5227" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5230" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5233" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5239" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5249" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5255" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5258" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5274" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5277" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5289" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5307" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5313" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5316" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5319" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5325" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5337" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5340" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5343" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3734"
	terminal	{ cell: "edb_top_inst/LUT__5079" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5082" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5215" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3735"
	terminal	{ cell: "edb_top_inst/LUT__5080" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5082" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3736"
	terminal	{ cell: "edb_top_inst/LUT__5081" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5082" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5222" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5351" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5353" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5358" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5367" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5378" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3737"
	terminal	{ cell: "edb_top_inst/LUT__5082" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5084" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3738"
	terminal	{ cell: "edb_top_inst/LUT__5083" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5084" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5211" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5216" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5218" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5225" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5228" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5231" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5234" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5240" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5243" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5250" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5256" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5259" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5267" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5269" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5272" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5275" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5278" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5290" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5308" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5314" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5317" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5320" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5326" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5338" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5341" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5344" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5348" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5349" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3739"
	terminal	{ cell: "edb_top_inst/LUT__5084" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5088" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3740"
	terminal	{ cell: "edb_top_inst/LUT__5085" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5086" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5090" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5265" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3741"
	terminal	{ cell: "edb_top_inst/LUT__5086" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5087" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3742"
	terminal	{ cell: "edb_top_inst/LUT__5087" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5088" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5212" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5220" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5223" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5226" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5229" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5232" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5235" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5238" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5241" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5245" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5248" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5251" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5254" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5257" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5260" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5263" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5266" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5270" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5273" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5276" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5279" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5282" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5285" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5288" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5291" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5294" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5297" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5300" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5303" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5306" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5309" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5312" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5315" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5318" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5321" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5324" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5327" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5330" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5333" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5336" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5339" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5342" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5345" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5347" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5350" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5352" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5354" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5357" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5359" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5361" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5362" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5364" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5366" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5368" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5370" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5372" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5373" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5374" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5375" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5377" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5379" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5380" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3743"
	terminal	{ cell: "edb_top_inst/LUT__5089" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5090" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3744"
	terminal	{ cell: "edb_top_inst/LUT__5091" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5092" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5105" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5110" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5115" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5122" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5128" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3745"
	terminal	{ cell: "edb_top_inst/LUT__5094" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5095" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5100" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5118" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5126" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3746"
	terminal	{ cell: "edb_top_inst/LUT__5096" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5097" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5106" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5111" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5116" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5123" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5129" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3747"
	terminal	{ cell: "edb_top_inst/LUT__5098" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5099" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5100" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5117" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5118" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3748"
	terminal	{ cell: "edb_top_inst/LUT__5101" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5102" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5104" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5105" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5106" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3749"
	terminal	{ cell: "edb_top_inst/LUT__5103" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5104" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5109" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5114" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5121" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5127" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5428" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3750"
	terminal	{ cell: "edb_top_inst/LUT__5107" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5108" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5109" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5110" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5111" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3751"
	terminal	{ cell: "edb_top_inst/LUT__5112" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5113" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5114" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5115" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5116" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5117" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5118" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3752"
	terminal	{ cell: "edb_top_inst/LUT__5119" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5120" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5121" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5122" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5123" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3753"
	terminal	{ cell: "edb_top_inst/LUT__5124" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5125" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5126" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5127" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5128" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5129" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5642" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3754"
	terminal	{ cell: "edb_top_inst/LUT__5144" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5145" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3755"
	terminal	{ cell: "edb_top_inst/LUT__5146" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5147" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3756"
	terminal	{ cell: "edb_top_inst/LUT__5148" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5149" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3757"
	terminal	{ cell: "edb_top_inst/LUT__5150" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5151" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3758"
	terminal	{ cell: "edb_top_inst/LUT__5152" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5153" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3759"
	terminal	{ cell: "edb_top_inst/LUT__5154" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5155" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3760"
	terminal	{ cell: "edb_top_inst/LUT__5156" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5157" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3761"
	terminal	{ cell: "edb_top_inst/LUT__5158" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5159" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3762"
	terminal	{ cell: "edb_top_inst/LUT__5160" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5161" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3763"
	terminal	{ cell: "edb_top_inst/LUT__5162" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5163" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3764"
	terminal	{ cell: "edb_top_inst/LUT__5164" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5165" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3765"
	terminal	{ cell: "edb_top_inst/LUT__5166" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5167" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3766"
	terminal	{ cell: "edb_top_inst/LUT__5168" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5169" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3771"
	terminal	{ cell: "edb_top_inst/LUT__5185" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5186" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5187" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3772"
	terminal	{ cell: "edb_top_inst/LUT__5187" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5188" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5189" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3773"
	terminal	{ cell: "edb_top_inst/LUT__5189" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5190" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3774"
	terminal	{ cell: "edb_top_inst/LUT__5192" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5193" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5194" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3775"
	terminal	{ cell: "edb_top_inst/LUT__5194" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5195" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5196" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3776"
	terminal	{ cell: "edb_top_inst/LUT__5196" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5197" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5198" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3777"
	terminal	{ cell: "edb_top_inst/LUT__5198" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5199" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3778"
	terminal	{ cell: "edb_top_inst/LUT__5201" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5202" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5204" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3779"
	terminal	{ cell: "edb_top_inst/LUT__5204" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5205" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5206" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3780"
	terminal	{ cell: "edb_top_inst/LUT__5206" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5207" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3781"
	terminal	{ cell: "edb_top_inst/LUT__5208" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5209" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5903" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3782"
	terminal	{ cell: "edb_top_inst/LUT__5209" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5211" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3783"
	terminal	{ cell: "edb_top_inst/LUT__5210" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5211" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5228" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5234" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5240" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5256" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5275" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5314" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5317" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5326" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5341" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5344" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3784"
	terminal	{ cell: "edb_top_inst/LUT__5211" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5212" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3785"
	terminal	{ cell: "edb_top_inst/LUT__5213" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5214" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5921" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5923" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3786"
	terminal	{ cell: "edb_top_inst/LUT__5214" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5217" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5926" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5927" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5928" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5929" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5930" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5931" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5932" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5933" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5934" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5935" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5936" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5937" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5938" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5939" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3787"
	terminal	{ cell: "edb_top_inst/LUT__5215" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5217" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5221" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5222" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5236" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5242" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5246" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5252" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5261" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5280" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5283" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5286" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5292" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5295" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5298" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5301" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5304" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5310" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5322" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5328" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5331" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5334" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5351" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5353" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5355" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5358" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5367" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5378" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3788"
	terminal	{ cell: "edb_top_inst/LUT__5216" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5217" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5221" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5236" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5237" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5242" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5244" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5246" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5247" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5252" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5253" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5261" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5262" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5280" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5281" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5283" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5284" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5286" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5287" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5292" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5293" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5295" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5296" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5298" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5299" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5301" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5302" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5304" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5305" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5310" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5311" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5322" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5323" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5328" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5329" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5331" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5332" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5334" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5335" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3789"
	terminal	{ cell: "edb_top_inst/LUT__5217" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5220" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3790"
	terminal	{ cell: "edb_top_inst/LUT__5218" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5219" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5237" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5253" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5262" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5284" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5293" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5323" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5332" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5335" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3791"
	terminal	{ cell: "edb_top_inst/LUT__5219" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5220" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3792"
	terminal	{ cell: "edb_top_inst/LUT__5221" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5223" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3793"
	terminal	{ cell: "edb_top_inst/LUT__5222" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5223" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3794"
	terminal	{ cell: "edb_top_inst/LUT__5224" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5225" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3795"
	terminal	{ cell: "edb_top_inst/LUT__5225" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5226" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3796"
	terminal	{ cell: "edb_top_inst/LUT__5227" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5228" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3797"
	terminal	{ cell: "edb_top_inst/LUT__5228" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5229" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3798"
	terminal	{ cell: "edb_top_inst/LUT__5230" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5231" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3799"
	terminal	{ cell: "edb_top_inst/LUT__5231" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5232" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3800"
	terminal	{ cell: "edb_top_inst/LUT__5233" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5234" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3801"
	terminal	{ cell: "edb_top_inst/LUT__5234" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5235" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3802"
	terminal	{ cell: "edb_top_inst/LUT__5236" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5238" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3803"
	terminal	{ cell: "edb_top_inst/LUT__5237" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5238" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3804"
	terminal	{ cell: "edb_top_inst/LUT__5239" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5240" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3805"
	terminal	{ cell: "edb_top_inst/LUT__5240" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5241" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3806"
	terminal	{ cell: "edb_top_inst/LUT__5242" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5245" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3807"
	terminal	{ cell: "edb_top_inst/LUT__5243" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5244" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5247" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5281" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5287" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5296" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5299" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5302" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5305" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5311" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5329" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3808"
	terminal	{ cell: "edb_top_inst/LUT__5244" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5245" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3809"
	terminal	{ cell: "edb_top_inst/LUT__5246" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5248" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3810"
	terminal	{ cell: "edb_top_inst/LUT__5247" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5248" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3811"
	terminal	{ cell: "edb_top_inst/LUT__5249" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5250" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3812"
	terminal	{ cell: "edb_top_inst/LUT__5250" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5251" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3813"
	terminal	{ cell: "edb_top_inst/LUT__5252" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5254" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3814"
	terminal	{ cell: "edb_top_inst/LUT__5253" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5254" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3815"
	terminal	{ cell: "edb_top_inst/LUT__5255" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5256" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3816"
	terminal	{ cell: "edb_top_inst/LUT__5256" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5257" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3817"
	terminal	{ cell: "edb_top_inst/LUT__5258" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5259" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3818"
	terminal	{ cell: "edb_top_inst/LUT__5259" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5260" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3819"
	terminal	{ cell: "edb_top_inst/LUT__5261" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5263" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3820"
	terminal	{ cell: "edb_top_inst/LUT__5262" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5263" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3821"
	terminal	{ cell: "edb_top_inst/LUT__5264" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5266" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3822"
	terminal	{ cell: "edb_top_inst/LUT__5265" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5266" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5347" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5382" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3823"
	terminal	{ cell: "edb_top_inst/LUT__5266" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5267" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3825"
	terminal	{ cell: "edb_top_inst/LUT__5269" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5270" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3826"
	terminal	{ cell: "edb_top_inst/LUT__5271" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5272" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3827"
	terminal	{ cell: "edb_top_inst/LUT__5272" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5273" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3828"
	terminal	{ cell: "edb_top_inst/LUT__5274" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5275" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3829"
	terminal	{ cell: "edb_top_inst/LUT__5275" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5276" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3830"
	terminal	{ cell: "edb_top_inst/LUT__5277" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5278" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3831"
	terminal	{ cell: "edb_top_inst/LUT__5278" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5279" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3832"
	terminal	{ cell: "edb_top_inst/LUT__5280" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5282" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3833"
	terminal	{ cell: "edb_top_inst/LUT__5281" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5282" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3834"
	terminal	{ cell: "edb_top_inst/LUT__5283" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5285" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3835"
	terminal	{ cell: "edb_top_inst/LUT__5284" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5285" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3836"
	terminal	{ cell: "edb_top_inst/LUT__5286" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5288" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3837"
	terminal	{ cell: "edb_top_inst/LUT__5287" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5288" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3838"
	terminal	{ cell: "edb_top_inst/LUT__5289" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5290" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3839"
	terminal	{ cell: "edb_top_inst/LUT__5290" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5291" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3840"
	terminal	{ cell: "edb_top_inst/LUT__5292" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5294" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3841"
	terminal	{ cell: "edb_top_inst/LUT__5293" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5294" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3842"
	terminal	{ cell: "edb_top_inst/LUT__5295" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5297" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3843"
	terminal	{ cell: "edb_top_inst/LUT__5296" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5297" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3844"
	terminal	{ cell: "edb_top_inst/LUT__5298" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5300" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3845"
	terminal	{ cell: "edb_top_inst/LUT__5299" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5300" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3846"
	terminal	{ cell: "edb_top_inst/LUT__5301" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5303" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3847"
	terminal	{ cell: "edb_top_inst/LUT__5302" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5303" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3848"
	terminal	{ cell: "edb_top_inst/LUT__5304" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5306" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3849"
	terminal	{ cell: "edb_top_inst/LUT__5305" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5306" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3850"
	terminal	{ cell: "edb_top_inst/LUT__5307" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5308" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3851"
	terminal	{ cell: "edb_top_inst/LUT__5308" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5309" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3852"
	terminal	{ cell: "edb_top_inst/LUT__5310" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5312" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3853"
	terminal	{ cell: "edb_top_inst/LUT__5311" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5312" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3854"
	terminal	{ cell: "edb_top_inst/LUT__5313" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5314" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3855"
	terminal	{ cell: "edb_top_inst/LUT__5314" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5315" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3856"
	terminal	{ cell: "edb_top_inst/LUT__5316" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5317" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3857"
	terminal	{ cell: "edb_top_inst/LUT__5317" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5318" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3858"
	terminal	{ cell: "edb_top_inst/LUT__5319" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5320" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3859"
	terminal	{ cell: "edb_top_inst/LUT__5320" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5321" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3860"
	terminal	{ cell: "edb_top_inst/LUT__5322" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5324" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3861"
	terminal	{ cell: "edb_top_inst/LUT__5323" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5324" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3862"
	terminal	{ cell: "edb_top_inst/LUT__5325" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5326" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3863"
	terminal	{ cell: "edb_top_inst/LUT__5326" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5327" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3864"
	terminal	{ cell: "edb_top_inst/LUT__5328" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5330" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3865"
	terminal	{ cell: "edb_top_inst/LUT__5329" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5330" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3866"
	terminal	{ cell: "edb_top_inst/LUT__5331" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5333" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3867"
	terminal	{ cell: "edb_top_inst/LUT__5332" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5333" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3868"
	terminal	{ cell: "edb_top_inst/LUT__5334" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5336" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3869"
	terminal	{ cell: "edb_top_inst/LUT__5335" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5336" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3870"
	terminal	{ cell: "edb_top_inst/LUT__5337" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5338" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3871"
	terminal	{ cell: "edb_top_inst/LUT__5338" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5339" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3872"
	terminal	{ cell: "edb_top_inst/LUT__5340" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5341" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3873"
	terminal	{ cell: "edb_top_inst/LUT__5341" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5342" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3874"
	terminal	{ cell: "edb_top_inst/LUT__5343" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5344" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3875"
	terminal	{ cell: "edb_top_inst/LUT__5344" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5345" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3876"
	terminal	{ cell: "edb_top_inst/LUT__5346" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5347" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3877"
	terminal	{ cell: "edb_top_inst/LUT__5347" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5348" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3878"
	terminal	{ cell: "edb_top_inst/LUT__5349" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5350" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3879"
	terminal	{ cell: "edb_top_inst/LUT__5351" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5352" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3880"
	terminal	{ cell: "edb_top_inst/LUT__5353" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5354" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3881"
	terminal	{ cell: "edb_top_inst/LUT__5355" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5356" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5363" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5365" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5369" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5371" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5376" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3882"
	terminal	{ cell: "edb_top_inst/LUT__5356" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5357" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3883"
	terminal	{ cell: "edb_top_inst/LUT__5358" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5359" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3884"
	terminal	{ cell: "edb_top_inst/LUT__5360" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5361" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5362" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5373" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5374" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5375" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5380" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3885"
	terminal	{ cell: "edb_top_inst/LUT__5363" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5364" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3886"
	terminal	{ cell: "edb_top_inst/LUT__5365" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5366" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3887"
	terminal	{ cell: "edb_top_inst/LUT__5367" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5368" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3888"
	terminal	{ cell: "edb_top_inst/LUT__5369" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5370" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3889"
	terminal	{ cell: "edb_top_inst/LUT__5371" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5372" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3890"
	terminal	{ cell: "edb_top_inst/LUT__5376" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5377" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3891"
	terminal	{ cell: "edb_top_inst/LUT__5378" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5379" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3892"
	terminal	{ cell: "edb_top_inst/LUT__5381" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5382" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3893"
	terminal	{ cell: "edb_top_inst/LUT__5383" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5384" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3894"
	terminal	{ cell: "edb_top_inst/LUT__5384" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5385" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3895"
	terminal	{ cell: "edb_top_inst/LUT__5385" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5386" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3896"
	terminal	{ cell: "edb_top_inst/LUT__5387" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5390" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3897"
	terminal	{ cell: "edb_top_inst/LUT__5388" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5390" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3898"
	terminal	{ cell: "edb_top_inst/LUT__5389" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5390" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3899"
	terminal	{ cell: "edb_top_inst/LUT__5393" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5394" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3900"
	terminal	{ cell: "edb_top_inst/LUT__5399" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5400" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3901"
	terminal	{ cell: "edb_top_inst/LUT__5400" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5401" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5404" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5405" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5411" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5415" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5416" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5417" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5419" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5420" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5422" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5423" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5425" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5426" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5427" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3902"
	terminal	{ cell: "edb_top_inst/LUT__5433" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5436" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3903"
	terminal	{ cell: "edb_top_inst/LUT__5434" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5436" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3904"
	terminal	{ cell: "edb_top_inst/LUT__5435" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5436" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3905"
	terminal	{ cell: "edb_top_inst/LUT__5441" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5442" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5444" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3906"
	terminal	{ cell: "edb_top_inst/LUT__5442" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5445" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3907"
	terminal	{ cell: "edb_top_inst/LUT__5443" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5444" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3908"
	terminal	{ cell: "edb_top_inst/LUT__5444" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5445" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3909"
	terminal	{ cell: "edb_top_inst/LUT__5450" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5453" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5461" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3910"
	terminal	{ cell: "edb_top_inst/LUT__5451" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5453" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3911"
	terminal	{ cell: "edb_top_inst/LUT__5452" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5453" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3912"
	terminal	{ cell: "edb_top_inst/LUT__5453" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5454" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3913"
	terminal	{ cell: "edb_top_inst/LUT__5454" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5455" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3914"
	terminal	{ cell: "edb_top_inst/LUT__5455" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5456" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3915"
	terminal	{ cell: "edb_top_inst/LUT__5456" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5457" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3916"
	terminal	{ cell: "edb_top_inst/LUT__5458" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5461" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3917"
	terminal	{ cell: "edb_top_inst/LUT__5459" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5461" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3918"
	terminal	{ cell: "edb_top_inst/LUT__5460" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5461" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3919"
	terminal	{ cell: "edb_top_inst/LUT__5462" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5468" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3920"
	terminal	{ cell: "edb_top_inst/LUT__5463" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5467" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3921"
	terminal	{ cell: "edb_top_inst/LUT__5464" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5467" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3922"
	terminal	{ cell: "edb_top_inst/LUT__5465" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5467" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3923"
	terminal	{ cell: "edb_top_inst/LUT__5466" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5467" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3924"
	terminal	{ cell: "edb_top_inst/LUT__5467" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5468" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3925"
	terminal	{ cell: "edb_top_inst/LUT__5468" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5470" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3926"
	terminal	{ cell: "edb_top_inst/LUT__5469" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5470" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3927"
	terminal	{ cell: "edb_top_inst/LUT__5489" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5492" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3928"
	terminal	{ cell: "edb_top_inst/LUT__5490" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5492" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3929"
	terminal	{ cell: "edb_top_inst/LUT__5491" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5492" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3930"
	terminal	{ cell: "edb_top_inst/LUT__5497" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5500" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3931"
	terminal	{ cell: "edb_top_inst/LUT__5498" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5500" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3932"
	terminal	{ cell: "edb_top_inst/LUT__5499" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5500" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3933"
	terminal	{ cell: "edb_top_inst/LUT__5505" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5508" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3934"
	terminal	{ cell: "edb_top_inst/LUT__5506" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5508" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3935"
	terminal	{ cell: "edb_top_inst/LUT__5507" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5508" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3936"
	terminal	{ cell: "edb_top_inst/LUT__5513" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5516" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3937"
	terminal	{ cell: "edb_top_inst/LUT__5514" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5516" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3938"
	terminal	{ cell: "edb_top_inst/LUT__5515" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5516" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3939"
	terminal	{ cell: "edb_top_inst/LUT__5521" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5524" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3940"
	terminal	{ cell: "edb_top_inst/LUT__5522" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5524" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3941"
	terminal	{ cell: "edb_top_inst/LUT__5523" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5524" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3942"
	terminal	{ cell: "edb_top_inst/LUT__5529" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5532" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3943"
	terminal	{ cell: "edb_top_inst/LUT__5530" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5532" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3944"
	terminal	{ cell: "edb_top_inst/LUT__5531" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5532" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3945"
	terminal	{ cell: "edb_top_inst/LUT__5537" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5540" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3946"
	terminal	{ cell: "edb_top_inst/LUT__5538" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5540" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3947"
	terminal	{ cell: "edb_top_inst/LUT__5539" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5540" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3948"
	terminal	{ cell: "edb_top_inst/LUT__5545" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5548" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3949"
	terminal	{ cell: "edb_top_inst/LUT__5546" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5548" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3950"
	terminal	{ cell: "edb_top_inst/LUT__5547" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5548" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3951"
	terminal	{ cell: "edb_top_inst/LUT__5553" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5556" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3952"
	terminal	{ cell: "edb_top_inst/LUT__5554" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5556" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3953"
	terminal	{ cell: "edb_top_inst/LUT__5555" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5556" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3954"
	terminal	{ cell: "edb_top_inst/LUT__5561" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5564" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3955"
	terminal	{ cell: "edb_top_inst/LUT__5562" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5564" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3956"
	terminal	{ cell: "edb_top_inst/LUT__5563" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5564" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3957"
	terminal	{ cell: "edb_top_inst/LUT__5569" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5572" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3958"
	terminal	{ cell: "edb_top_inst/LUT__5570" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5572" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3959"
	terminal	{ cell: "edb_top_inst/LUT__5571" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5572" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3960"
	terminal	{ cell: "edb_top_inst/LUT__5575" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5578" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5586" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3961"
	terminal	{ cell: "edb_top_inst/LUT__5576" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5578" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3962"
	terminal	{ cell: "edb_top_inst/LUT__5577" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5578" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3963"
	terminal	{ cell: "edb_top_inst/LUT__5578" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5579" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3964"
	terminal	{ cell: "edb_top_inst/LUT__5579" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5580" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3965"
	terminal	{ cell: "edb_top_inst/LUT__5580" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5581" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3966"
	terminal	{ cell: "edb_top_inst/LUT__5581" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5582" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3967"
	terminal	{ cell: "edb_top_inst/LUT__5583" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5586" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3968"
	terminal	{ cell: "edb_top_inst/LUT__5584" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5586" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3969"
	terminal	{ cell: "edb_top_inst/LUT__5585" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5586" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3970"
	terminal	{ cell: "edb_top_inst/LUT__5587" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5593" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3971"
	terminal	{ cell: "edb_top_inst/LUT__5588" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5592" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3972"
	terminal	{ cell: "edb_top_inst/LUT__5589" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5592" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3973"
	terminal	{ cell: "edb_top_inst/LUT__5590" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5592" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3974"
	terminal	{ cell: "edb_top_inst/LUT__5591" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5592" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3975"
	terminal	{ cell: "edb_top_inst/LUT__5592" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5593" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3976"
	terminal	{ cell: "edb_top_inst/LUT__5593" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5595" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3977"
	terminal	{ cell: "edb_top_inst/LUT__5594" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5595" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3978"
	terminal	{ cell: "edb_top_inst/LUT__5614" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5617" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3979"
	terminal	{ cell: "edb_top_inst/LUT__5615" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5617" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3980"
	terminal	{ cell: "edb_top_inst/LUT__5616" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5617" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3981"
	terminal	{ cell: "edb_top_inst/LUT__5622" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5625" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3982"
	terminal	{ cell: "edb_top_inst/LUT__5623" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5625" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3983"
	terminal	{ cell: "edb_top_inst/LUT__5624" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5625" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3984"
	terminal	{ cell: "edb_top_inst/LUT__5630" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5633" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3985"
	terminal	{ cell: "edb_top_inst/LUT__5631" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5633" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3986"
	terminal	{ cell: "edb_top_inst/LUT__5632" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5633" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3987"
	terminal	{ cell: "edb_top_inst/LUT__5638" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5641" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3988"
	terminal	{ cell: "edb_top_inst/LUT__5639" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5641" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3989"
	terminal	{ cell: "edb_top_inst/LUT__5640" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5641" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3990"
	terminal	{ cell: "edb_top_inst/LUT__5645" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5648" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5656" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3991"
	terminal	{ cell: "edb_top_inst/LUT__5646" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5648" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3992"
	terminal	{ cell: "edb_top_inst/LUT__5647" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5648" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3993"
	terminal	{ cell: "edb_top_inst/LUT__5648" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5649" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3994"
	terminal	{ cell: "edb_top_inst/LUT__5649" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5650" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3995"
	terminal	{ cell: "edb_top_inst/LUT__5650" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5651" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3996"
	terminal	{ cell: "edb_top_inst/LUT__5651" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5652" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3997"
	terminal	{ cell: "edb_top_inst/LUT__5653" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5656" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3998"
	terminal	{ cell: "edb_top_inst/LUT__5654" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5656" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3999"
	terminal	{ cell: "edb_top_inst/LUT__5655" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5656" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4000"
	terminal	{ cell: "edb_top_inst/LUT__5657" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5663" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4001"
	terminal	{ cell: "edb_top_inst/LUT__5658" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5662" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4002"
	terminal	{ cell: "edb_top_inst/LUT__5659" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5662" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4003"
	terminal	{ cell: "edb_top_inst/LUT__5660" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5662" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4004"
	terminal	{ cell: "edb_top_inst/LUT__5661" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5662" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4005"
	terminal	{ cell: "edb_top_inst/LUT__5662" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5663" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4006"
	terminal	{ cell: "edb_top_inst/LUT__5663" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5665" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4007"
	terminal	{ cell: "edb_top_inst/LUT__5664" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5665" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4008"
	terminal	{ cell: "edb_top_inst/LUT__5684" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5687" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4009"
	terminal	{ cell: "edb_top_inst/LUT__5685" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5687" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4010"
	terminal	{ cell: "edb_top_inst/LUT__5686" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5687" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4011"
	terminal	{ cell: "edb_top_inst/LUT__5692" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5695" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4012"
	terminal	{ cell: "edb_top_inst/LUT__5693" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5695" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4013"
	terminal	{ cell: "edb_top_inst/LUT__5694" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5695" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4014"
	terminal	{ cell: "edb_top_inst/LUT__5700" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5703" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4015"
	terminal	{ cell: "edb_top_inst/LUT__5701" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5703" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4016"
	terminal	{ cell: "edb_top_inst/LUT__5702" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5703" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4017"
	terminal	{ cell: "edb_top_inst/LUT__5704" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5706" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4018"
	terminal	{ cell: "edb_top_inst/LUT__5705" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5706" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4019"
	terminal	{ cell: "edb_top_inst/LUT__5706" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5708" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4020"
	terminal	{ cell: "edb_top_inst/LUT__5707" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5708" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4021"
	terminal	{ cell: "edb_top_inst/LUT__5708" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5719" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4022"
	terminal	{ cell: "edb_top_inst/LUT__5709" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5713" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4023"
	terminal	{ cell: "edb_top_inst/LUT__5710" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5713" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4024"
	terminal	{ cell: "edb_top_inst/LUT__5711" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5713" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4025"
	terminal	{ cell: "edb_top_inst/LUT__5712" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5713" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4026"
	terminal	{ cell: "edb_top_inst/LUT__5713" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5719" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4027"
	terminal	{ cell: "edb_top_inst/LUT__5714" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5718" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4028"
	terminal	{ cell: "edb_top_inst/LUT__5715" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5718" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4029"
	terminal	{ cell: "edb_top_inst/LUT__5716" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5718" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4030"
	terminal	{ cell: "edb_top_inst/LUT__5717" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5718" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4031"
	terminal	{ cell: "edb_top_inst/LUT__5718" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5719" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4032"
	terminal	{ cell: "edb_top_inst/LUT__5719" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5735" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5736" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4033"
	terminal	{ cell: "edb_top_inst/LUT__5720" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5724" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4034"
	terminal	{ cell: "edb_top_inst/LUT__5721" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5724" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4035"
	terminal	{ cell: "edb_top_inst/LUT__5722" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5724" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4036"
	terminal	{ cell: "edb_top_inst/LUT__5723" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5724" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4037"
	terminal	{ cell: "edb_top_inst/LUT__5724" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5735" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4038"
	terminal	{ cell: "edb_top_inst/LUT__5725" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5729" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4039"
	terminal	{ cell: "edb_top_inst/LUT__5726" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5729" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4040"
	terminal	{ cell: "edb_top_inst/LUT__5727" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5729" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4041"
	terminal	{ cell: "edb_top_inst/LUT__5728" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5729" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4042"
	terminal	{ cell: "edb_top_inst/LUT__5729" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5734" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4043"
	terminal	{ cell: "edb_top_inst/LUT__5730" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5731" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4044"
	terminal	{ cell: "edb_top_inst/LUT__5731" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5734" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4045"
	terminal	{ cell: "edb_top_inst/LUT__5732" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5734" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4046"
	terminal	{ cell: "edb_top_inst/LUT__5733" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5734" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4047"
	terminal	{ cell: "edb_top_inst/LUT__5734" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5735" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4048"
	terminal	{ cell: "edb_top_inst/LUT__5735" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5736" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4049"
	terminal	{ cell: "edb_top_inst/LUT__5737" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5742" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4050"
	terminal	{ cell: "edb_top_inst/LUT__5738" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5741" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5744" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5747" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5750" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5757" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4051"
	terminal	{ cell: "edb_top_inst/LUT__5739" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5741" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5744" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5747" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4052"
	terminal	{ cell: "edb_top_inst/LUT__5740" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5741" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5747" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4053"
	terminal	{ cell: "edb_top_inst/LUT__5741" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5742" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4054"
	terminal	{ cell: "edb_top_inst/LUT__5742" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5762" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4055"
	terminal	{ cell: "edb_top_inst/LUT__5743" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5745" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4056"
	terminal	{ cell: "edb_top_inst/LUT__5744" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5745" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4057"
	terminal	{ cell: "edb_top_inst/LUT__5745" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5762" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4058"
	terminal	{ cell: "edb_top_inst/LUT__5746" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5747" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4059"
	terminal	{ cell: "edb_top_inst/LUT__5747" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5748" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5763" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4060"
	terminal	{ cell: "edb_top_inst/LUT__5748" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5762" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4061"
	terminal	{ cell: "edb_top_inst/LUT__5749" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5750" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4062"
	terminal	{ cell: "edb_top_inst/LUT__5750" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5761" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4063"
	terminal	{ cell: "edb_top_inst/LUT__5751" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5753" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4064"
	terminal	{ cell: "edb_top_inst/LUT__5752" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5753" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4065"
	terminal	{ cell: "edb_top_inst/LUT__5753" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5761" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4066"
	terminal	{ cell: "edb_top_inst/LUT__5754" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5757" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4067"
	terminal	{ cell: "edb_top_inst/LUT__5755" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5757" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4068"
	terminal	{ cell: "edb_top_inst/LUT__5756" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5757" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4069"
	terminal	{ cell: "edb_top_inst/LUT__5757" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5761" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4070"
	terminal	{ cell: "edb_top_inst/LUT__5758" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5760" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4071"
	terminal	{ cell: "edb_top_inst/LUT__5759" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5760" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5763" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4072"
	terminal	{ cell: "edb_top_inst/LUT__5760" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5761" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4073"
	terminal	{ cell: "edb_top_inst/LUT__5761" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5762" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4074"
	terminal	{ cell: "edb_top_inst/LUT__5762" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5766" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5887" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5910" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5914" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4075"
	terminal	{ cell: "edb_top_inst/LUT__5763" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5764" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5865" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5909" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5912" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4076"
	terminal	{ cell: "edb_top_inst/LUT__5764" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5765" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4077"
	terminal	{ cell: "edb_top_inst/LUT__5765" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5766" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4078"
	terminal	{ cell: "edb_top_inst/LUT__5766" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5888" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4079"
	terminal	{ cell: "edb_top_inst/LUT__5767" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5769" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5773" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5808" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5809" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5814" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5815" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5819" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5828" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5835" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5869" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5873" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5959" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5965" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5970" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5975" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4080"
	terminal	{ cell: "edb_top_inst/LUT__5768" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5769" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5819" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5869" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4081"
	terminal	{ cell: "edb_top_inst/LUT__5769" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5771" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4082"
	terminal	{ cell: "edb_top_inst/LUT__5770" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5771" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5776" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5815" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5817" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5873" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5948" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5993" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6014" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4083"
	terminal	{ cell: "edb_top_inst/LUT__5771" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5782" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4084"
	terminal	{ cell: "edb_top_inst/LUT__5772" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5773" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5774" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5814" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5835" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4085"
	terminal	{ cell: "edb_top_inst/LUT__5773" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5775" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5878" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4086"
	terminal	{ cell: "edb_top_inst/LUT__5774" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5775" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5878" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4087"
	terminal	{ cell: "edb_top_inst/LUT__5775" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5782" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4088"
	terminal	{ cell: "edb_top_inst/LUT__5776" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5778" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5870" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4089"
	terminal	{ cell: "edb_top_inst/LUT__5777" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5778" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5816" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5834" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5872" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5987" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6013" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4090"
	terminal	{ cell: "edb_top_inst/LUT__5778" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5782" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4091"
	terminal	{ cell: "edb_top_inst/LUT__5779" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5781" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5810" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5829" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5830" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5946" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5951" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5954" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6006" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4092"
	terminal	{ cell: "edb_top_inst/LUT__5780" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5781" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5812" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4093"
	terminal	{ cell: "edb_top_inst/LUT__5781" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5782" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5870" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4094"
	terminal	{ cell: "edb_top_inst/LUT__5782" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5838" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4095"
	terminal	{ cell: "edb_top_inst/LUT__5783" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5784" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5809" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5823" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5990" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4096"
	terminal	{ cell: "edb_top_inst/LUT__5784" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5787" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4097"
	terminal	{ cell: "edb_top_inst/LUT__5785" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5786" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5805" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5998" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6015" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4098"
	terminal	{ cell: "edb_top_inst/LUT__5786" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5787" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4099"
	terminal	{ cell: "edb_top_inst/LUT__5787" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5802" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4100"
	terminal	{ cell: "edb_top_inst/LUT__5788" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5789" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5822" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5833" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5834" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5940" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5941" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4101"
	terminal	{ cell: "edb_top_inst/LUT__5789" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5802" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4102"
	terminal	{ cell: "edb_top_inst/LUT__5790" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5791" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5824" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4103"
	terminal	{ cell: "edb_top_inst/LUT__5791" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5795" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5826" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4104"
	terminal	{ cell: "edb_top_inst/LUT__5792" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5794" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5818" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5960" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6008" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4105"
	terminal	{ cell: "edb_top_inst/LUT__5793" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5794" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4106"
	terminal	{ cell: "edb_top_inst/LUT__5794" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5795" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5872" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4107"
	terminal	{ cell: "edb_top_inst/LUT__5795" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5802" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4108"
	terminal	{ cell: "edb_top_inst/LUT__5796" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5797" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5804" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5830" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5958" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4109"
	terminal	{ cell: "edb_top_inst/LUT__5797" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5801" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4110"
	terminal	{ cell: "edb_top_inst/LUT__5798" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5801" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5833" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5941" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5947" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5948" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5955" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5960" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5987" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6005" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6007" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6008" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6013" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4111"
	terminal	{ cell: "edb_top_inst/LUT__5799" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5800" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4112"
	terminal	{ cell: "edb_top_inst/LUT__5800" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5801" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4113"
	terminal	{ cell: "edb_top_inst/LUT__5801" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5802" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4114"
	terminal	{ cell: "edb_top_inst/LUT__5802" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5838" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4115"
	terminal	{ cell: "edb_top_inst/LUT__5803" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5804" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5805" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5871" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5998" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6015" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4116"
	terminal	{ cell: "edb_top_inst/LUT__5804" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5806" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5822" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5867" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4117"
	terminal	{ cell: "edb_top_inst/LUT__5805" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5806" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5867" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6003" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6016" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4118"
	terminal	{ cell: "edb_top_inst/LUT__5806" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5821" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4119"
	terminal	{ cell: "edb_top_inst/LUT__5807" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5808" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5825" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5828" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5835" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5980" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5982" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6012" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4120"
	terminal	{ cell: "edb_top_inst/LUT__5808" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5813" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4121"
	terminal	{ cell: "edb_top_inst/LUT__5809" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5813" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4122"
	terminal	{ cell: "edb_top_inst/LUT__5810" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5813" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4123"
	terminal	{ cell: "edb_top_inst/LUT__5811" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5812" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5832" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4124"
	terminal	{ cell: "edb_top_inst/LUT__5812" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5813" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4125"
	terminal	{ cell: "edb_top_inst/LUT__5813" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5821" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4126"
	terminal	{ cell: "edb_top_inst/LUT__5814" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5816" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4127"
	terminal	{ cell: "edb_top_inst/LUT__5815" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5816" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4128"
	terminal	{ cell: "edb_top_inst/LUT__5816" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5821" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4129"
	terminal	{ cell: "edb_top_inst/LUT__5817" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5820" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4130"
	terminal	{ cell: "edb_top_inst/LUT__5818" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5820" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5822" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4131"
	terminal	{ cell: "edb_top_inst/LUT__5819" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5820" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4132"
	terminal	{ cell: "edb_top_inst/LUT__5820" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5821" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4133"
	terminal	{ cell: "edb_top_inst/LUT__5821" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5838" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5884" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5895" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5922" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4134"
	terminal	{ cell: "edb_top_inst/LUT__5822" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5837" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4135"
	terminal	{ cell: "edb_top_inst/LUT__5823" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5826" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4136"
	terminal	{ cell: "edb_top_inst/LUT__5824" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5826" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4137"
	terminal	{ cell: "edb_top_inst/LUT__5825" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5826" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4138"
	terminal	{ cell: "edb_top_inst/LUT__5826" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5837" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4139"
	terminal	{ cell: "edb_top_inst/LUT__5827" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5828" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4140"
	terminal	{ cell: "edb_top_inst/LUT__5828" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5831" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4141"
	terminal	{ cell: "edb_top_inst/LUT__5829" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5831" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4142"
	terminal	{ cell: "edb_top_inst/LUT__5830" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5831" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4143"
	terminal	{ cell: "edb_top_inst/LUT__5831" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5837" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4144"
	terminal	{ cell: "edb_top_inst/LUT__5832" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5836" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4145"
	terminal	{ cell: "edb_top_inst/LUT__5833" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5836" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4146"
	terminal	{ cell: "edb_top_inst/LUT__5834" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5836" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4147"
	terminal	{ cell: "edb_top_inst/LUT__5835" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5836" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4148"
	terminal	{ cell: "edb_top_inst/LUT__5836" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5837" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4149"
	terminal	{ cell: "edb_top_inst/LUT__5837" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5838" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4150"
	terminal	{ cell: "edb_top_inst/LUT__5838" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5883" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5894" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5905" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5910" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4151"
	terminal	{ cell: "edb_top_inst/LUT__5839" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5842" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5847" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5850" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5852" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5859" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4152"
	terminal	{ cell: "edb_top_inst/LUT__5840" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5842" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5852" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5859" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4153"
	terminal	{ cell: "edb_top_inst/LUT__5841" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5842" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4154"
	terminal	{ cell: "edb_top_inst/LUT__5842" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5845" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4155"
	terminal	{ cell: "edb_top_inst/LUT__5843" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5844" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4156"
	terminal	{ cell: "edb_top_inst/LUT__5844" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5845" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4157"
	terminal	{ cell: "edb_top_inst/LUT__5845" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5864" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4158"
	terminal	{ cell: "edb_top_inst/LUT__5846" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5848" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4159"
	terminal	{ cell: "edb_top_inst/LUT__5847" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5848" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4160"
	terminal	{ cell: "edb_top_inst/LUT__5848" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5864" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4161"
	terminal	{ cell: "edb_top_inst/LUT__5849" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5850" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4162"
	terminal	{ cell: "edb_top_inst/LUT__5850" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5856" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4163"
	terminal	{ cell: "edb_top_inst/LUT__5851" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5852" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4164"
	terminal	{ cell: "edb_top_inst/LUT__5852" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5856" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4165"
	terminal	{ cell: "edb_top_inst/LUT__5853" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5855" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4166"
	terminal	{ cell: "edb_top_inst/LUT__5854" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5855" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4167"
	terminal	{ cell: "edb_top_inst/LUT__5855" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5856" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4168"
	terminal	{ cell: "edb_top_inst/LUT__5856" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5864" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4169"
	terminal	{ cell: "edb_top_inst/LUT__5857" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5863" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4170"
	terminal	{ cell: "edb_top_inst/LUT__5858" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5863" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4171"
	terminal	{ cell: "edb_top_inst/LUT__5859" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5863" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4172"
	terminal	{ cell: "edb_top_inst/LUT__5860" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5862" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4173"
	terminal	{ cell: "edb_top_inst/LUT__5861" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5862" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4174"
	terminal	{ cell: "edb_top_inst/LUT__5862" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5863" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4175"
	terminal	{ cell: "edb_top_inst/LUT__5863" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5864" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4176"
	terminal	{ cell: "edb_top_inst/LUT__5864" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5865" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5895" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5899" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5900" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5907" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5909" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4177"
	terminal	{ cell: "edb_top_inst/LUT__5865" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5883" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5894" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5905" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4178"
	terminal	{ cell: "edb_top_inst/LUT__5866" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5880" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5882" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5884" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5895" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5896" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5902" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5907" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5920" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4179"
	terminal	{ cell: "edb_top_inst/LUT__5867" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5879" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4180"
	terminal	{ cell: "edb_top_inst/LUT__5868" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5870" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4181"
	terminal	{ cell: "edb_top_inst/LUT__5869" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5870" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4182"
	terminal	{ cell: "edb_top_inst/LUT__5870" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5879" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4183"
	terminal	{ cell: "edb_top_inst/LUT__5871" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5872" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4184"
	terminal	{ cell: "edb_top_inst/LUT__5872" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5879" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4185"
	terminal	{ cell: "edb_top_inst/LUT__5873" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5878" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4186"
	terminal	{ cell: "edb_top_inst/LUT__5874" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5877" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4187"
	terminal	{ cell: "edb_top_inst/LUT__5875" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5877" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4188"
	terminal	{ cell: "edb_top_inst/LUT__5876" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5877" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4189"
	terminal	{ cell: "edb_top_inst/LUT__5877" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5878" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4190"
	terminal	{ cell: "edb_top_inst/LUT__5878" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5879" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4191"
	terminal	{ cell: "edb_top_inst/LUT__5879" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5882" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5896" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5900" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5907" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4192"
	terminal	{ cell: "edb_top_inst/LUT__5880" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5882" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5908" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4193"
	terminal	{ cell: "edb_top_inst/LUT__5881" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5882" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5901" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4194"
	terminal	{ cell: "edb_top_inst/LUT__5882" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5883" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4195"
	terminal	{ cell: "edb_top_inst/LUT__5883" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5888" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4196"
	terminal	{ cell: "edb_top_inst/LUT__5884" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5885" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5899" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5915" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4197"
	terminal	{ cell: "edb_top_inst/LUT__5885" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5888" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4198"
	terminal	{ cell: "edb_top_inst/LUT__5886" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5887" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5896" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5913" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5915" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5921" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4199"
	terminal	{ cell: "edb_top_inst/LUT__5887" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5888" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4200"
	terminal	{ cell: "edb_top_inst/LUT__5889" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5890" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5918" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4201"
	terminal	{ cell: "edb_top_inst/LUT__5894" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5897" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4202"
	terminal	{ cell: "edb_top_inst/LUT__5895" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5897" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4203"
	terminal	{ cell: "edb_top_inst/LUT__5896" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5897" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4204"
	terminal	{ cell: "edb_top_inst/LUT__5899" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5906" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4205"
	terminal	{ cell: "edb_top_inst/LUT__5900" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5902" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4206"
	terminal	{ cell: "edb_top_inst/LUT__5901" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5902" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5920" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4207"
	terminal	{ cell: "edb_top_inst/LUT__5902" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5906" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4208"
	terminal	{ cell: "edb_top_inst/LUT__5903" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5905" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4209"
	terminal	{ cell: "edb_top_inst/LUT__5904" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5905" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4210"
	terminal	{ cell: "edb_top_inst/LUT__5905" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5906" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4211"
	terminal	{ cell: "edb_top_inst/LUT__5907" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5908" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4212"
	terminal	{ cell: "edb_top_inst/LUT__5908" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5916" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4213"
	terminal	{ cell: "edb_top_inst/LUT__5909" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5910" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4214"
	terminal	{ cell: "edb_top_inst/LUT__5910" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5916" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4215"
	terminal	{ cell: "edb_top_inst/LUT__5911" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5912" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4216"
	terminal	{ cell: "edb_top_inst/LUT__5912" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5916" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4217"
	terminal	{ cell: "edb_top_inst/LUT__5913" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5915" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4218"
	terminal	{ cell: "edb_top_inst/LUT__5914" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5915" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4219"
	terminal	{ cell: "edb_top_inst/LUT__5915" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5916" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4220"
	terminal	{ cell: "edb_top_inst/LUT__5917" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5918" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4221"
	terminal	{ cell: "edb_top_inst/LUT__5940" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5942" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6004" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4222"
	terminal	{ cell: "edb_top_inst/LUT__5941" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5942" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6004" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4223"
	terminal	{ cell: "edb_top_inst/LUT__5943" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5944" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5955" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6007" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4224"
	terminal	{ cell: "edb_top_inst/LUT__5944" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5947" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6005" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4225"
	terminal	{ cell: "edb_top_inst/LUT__5945" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5946" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5965" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5985" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4226"
	terminal	{ cell: "edb_top_inst/LUT__5946" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5947" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6005" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4227"
	terminal	{ cell: "edb_top_inst/LUT__5948" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5951" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6006" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4228"
	terminal	{ cell: "edb_top_inst/LUT__5949" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5950" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5953" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4229"
	terminal	{ cell: "edb_top_inst/LUT__5950" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5951" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5970" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5992" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6006" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4230"
	terminal	{ cell: "edb_top_inst/LUT__5952" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5953" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5957" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4231"
	terminal	{ cell: "edb_top_inst/LUT__5953" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5954" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5975" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5996" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4232"
	terminal	{ cell: "edb_top_inst/LUT__5954" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5955" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6007" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4233"
	terminal	{ cell: "edb_top_inst/LUT__5956" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5957" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5964" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4234"
	terminal	{ cell: "edb_top_inst/LUT__5957" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5958" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5979" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4235"
	terminal	{ cell: "edb_top_inst/LUT__5958" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5959" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6002" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4236"
	terminal	{ cell: "edb_top_inst/LUT__5959" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5960" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6008" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4237"
	terminal	{ cell: "edb_top_inst/LUT__5961" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5962" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5967" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5972" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4238"
	terminal	{ cell: "edb_top_inst/LUT__5962" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5966" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6009" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4239"
	terminal	{ cell: "edb_top_inst/LUT__5963" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5964" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5969" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4240"
	terminal	{ cell: "edb_top_inst/LUT__5964" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5965" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5986" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4241"
	terminal	{ cell: "edb_top_inst/LUT__5965" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5966" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6009" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4242"
	terminal	{ cell: "edb_top_inst/LUT__5967" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5971" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6010" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4243"
	terminal	{ cell: "edb_top_inst/LUT__5968" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5969" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5974" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4244"
	terminal	{ cell: "edb_top_inst/LUT__5969" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5970" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5991" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4245"
	terminal	{ cell: "edb_top_inst/LUT__5970" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5971" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6010" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4246"
	terminal	{ cell: "edb_top_inst/LUT__5972" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5976" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5982" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5993" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6011" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6012" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6014" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4247"
	terminal	{ cell: "edb_top_inst/LUT__5973" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5974" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5978" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4248"
	terminal	{ cell: "edb_top_inst/LUT__5974" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5975" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5997" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4249"
	terminal	{ cell: "edb_top_inst/LUT__5975" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5976" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6011" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4250"
	terminal	{ cell: "edb_top_inst/LUT__5977" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5978" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5984" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4251"
	terminal	{ cell: "edb_top_inst/LUT__5978" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5979" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6001" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4252"
	terminal	{ cell: "edb_top_inst/LUT__5979" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5981" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4253"
	terminal	{ cell: "edb_top_inst/LUT__5980" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5981" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4254"
	terminal	{ cell: "edb_top_inst/LUT__5981" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5982" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6012" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4255"
	terminal	{ cell: "edb_top_inst/LUT__5983" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5984" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5989" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4256"
	terminal	{ cell: "edb_top_inst/LUT__5984" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5985" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4257"
	terminal	{ cell: "edb_top_inst/LUT__5985" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5986" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4258"
	terminal	{ cell: "edb_top_inst/LUT__5986" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5987" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6013" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4259"
	terminal	{ cell: "edb_top_inst/LUT__5988" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5989" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5995" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4260"
	terminal	{ cell: "edb_top_inst/LUT__5989" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5990" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4261"
	terminal	{ cell: "edb_top_inst/LUT__5990" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5992" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4262"
	terminal	{ cell: "edb_top_inst/LUT__5991" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5992" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4263"
	terminal	{ cell: "edb_top_inst/LUT__5992" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5993" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6014" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4264"
	terminal	{ cell: "edb_top_inst/LUT__5994" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5995" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6000" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4265"
	terminal	{ cell: "edb_top_inst/LUT__5995" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5996" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4266"
	terminal	{ cell: "edb_top_inst/LUT__5996" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5997" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4267"
	terminal	{ cell: "edb_top_inst/LUT__5997" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5998" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6015" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4268"
	terminal	{ cell: "edb_top_inst/LUT__5999" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6000" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4269"
	terminal	{ cell: "edb_top_inst/LUT__6000" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6001" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4270"
	terminal	{ cell: "edb_top_inst/LUT__6001" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6002" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4271"
	terminal	{ cell: "edb_top_inst/LUT__6002" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6003" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6016" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4272"
	terminal	{ cell: "edb_top_inst/LUT__6017" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6018" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3611"
	terminal	{ cell: "edb_top_inst/LUT__6020" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "I1" }
 }
net {
	name: "n3563"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "D" }
 }
net {
	name: "n3564"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "D" }
 }
net {
	name: "n3565"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "CI" }
 }
net {
	name: "n3566"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "D" }
 }
net {
	name: "n3567"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CI" }
 }
net {
	name: "n3568"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "D" }
 }
net {
	name: "n3569"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CI" }
 }
net {
	name: "n3570"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "D" }
 }
net {
	name: "n3571"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CI" }
 }
net {
	name: "n3572"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "D" }
 }
net {
	name: "n3573"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CI" }
 }
net {
	name: "n3574"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "D" }
 }
net {
	name: "n3575"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CI" }
 }
net {
	name: "n3576"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "D" }
 }
net {
	name: "n3577"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CI" }
 }
net {
	name: "n3578"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "D" }
 }
net {
	name: "n3579"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CI" }
 }
net {
	name: "n3580"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3581"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3582"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3583"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3584"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3585"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3586"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3587"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3588"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3589"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3590"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3591"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3592"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3593"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3594"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3595"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3596"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3597"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3598"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3599"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3600"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3601"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3602"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3603"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3604"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3605"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3606"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3607"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3608"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3609"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3610"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3611"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3612"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3613"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3614"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3615"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3616"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3617"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3618"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3619"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3620"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3621"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3622"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3623"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3624"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3625"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3626"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3627"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3628"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3629"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3630"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3631"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3632"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3633"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3634"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3635"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3636"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3637"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3638"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3639"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3640"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3641"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3642"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3643"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3644"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3645"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3646"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3647"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3648"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3649"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3650"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3651"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3652"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3653"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3654"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3655"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3656"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3657"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3658"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3659"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3660"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3661"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3662"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3663"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3664"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3665"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3666"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3667"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3668"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3669"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3670"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3671"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3672"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3673"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3674"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3675"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3676"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3677"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3678"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3679"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3680"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3681"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3682"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3683"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3684"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3685"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3686"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3687"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3688"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3689"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3690"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3691"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3692"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3693"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3694"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3695"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3696"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3697"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3698"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3699"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3700"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3701"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3702"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3703"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3704"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3705"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3706"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3707"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3708"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3709"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3710"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3711"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3712"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3713"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3714"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3715"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3716"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3717"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3718"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3719"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3720"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3721"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3722"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3723"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3724"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3725"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3726"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3727"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3728"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3729"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3730"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3731"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3732"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3733"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3734"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3735"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3736"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3737"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3738"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3739"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3740"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3741"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3742"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3743"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3744"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3745"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3746"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3747"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3748"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3749"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3750"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3751"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3752"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3753"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3754"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3755"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3756"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3757"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3758"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3759"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3760"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3761"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3762"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3763"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3764"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3765"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3766"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3767"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3768"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3769"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3770"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3771"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3772"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3773"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3774"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3775"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3776"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3777"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3778"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3779"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3780"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3781"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3782"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3783"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3784"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3785"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3786"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3787"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3788"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3789"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3790"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3791"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3792"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3793"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3794"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3795"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3796"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3797"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3798"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3799"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3800"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3801"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3802"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3803"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3804"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3805"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3806"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3807"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3808"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3809"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3810"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3811"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3812"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3813"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3814"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3815"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3816"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3817"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3818"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3819"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3820"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3821"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3822"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3823"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3824"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3825"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3826"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3827"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3828"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3829"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3830"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3831"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3832"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3833"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3834"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3835"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3836"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3837"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3838"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3839"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3840"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3841"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3842"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3843"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3844"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3845"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3846"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3847"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3848"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3849"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3850"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3851"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3852"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3853"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3854"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3855"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3856"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3857"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3858"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3859"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3860"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3861"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3862"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3863"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3864"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3865"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3866"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3867"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3868"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3869"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3870"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3871"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3872"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3873"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3874"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3875"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3876"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3877"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3878"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3879"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3880"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3881"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3882"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3883"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3884"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n3885"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "n3886"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "D" }
 }
net {
	name: "n3887"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "O" }
	terminal	{ cell: "LUT__15552" port: "in[1]" }
 }
net {
	name: "n3888"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "CI" }
 }
net {
	name: "n3889"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "D" }
 }
net {
	name: "n3890"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CI" }
 }
net {
	name: "n3891"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "D" }
 }
net {
	name: "n3892"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CI" }
 }
net {
	name: "n3893"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "D" }
 }
net {
	name: "n3894"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CI" }
 }
net {
	name: "n3895"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "O" }
	terminal	{ cell: "LUT__15551" port: "in[1]" }
 }
net {
	name: "n3896"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CI" }
 }
net {
	name: "n3897"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "O" }
	terminal	{ cell: "LUT__15550" port: "in[1]" }
 }
net {
	name: "n3898"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CI" }
 }
net {
	name: "n3899"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "D" }
 }
net {
	name: "n3900"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CI" }
 }
net {
	name: "n3901"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "D" }
 }
net {
	name: "n3902"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CI" }
 }
net {
	name: "n3903"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "O" }
	terminal	{ cell: "LUT__15549" port: "in[1]" }
 }
net {
	name: "n3904"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CI" }
 }
net {
	name: "n3905"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "D" }
 }
net {
	name: "n3906"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "D" }
 }
net {
	name: "n3907"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "CI" }
 }
net {
	name: "n3908"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "D" }
 }
net {
	name: "n3909"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CI" }
 }
net {
	name: "n3910"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "D" }
 }
net {
	name: "n3911"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CI" }
 }
net {
	name: "n3912"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "D" }
 }
net {
	name: "n3913"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CI" }
 }
net {
	name: "n3914"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "D" }
 }
net {
	name: "n3915"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CI" }
 }
net {
	name: "n3916"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "D" }
 }
net {
	name: "n3917"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CI" }
 }
net {
	name: "n3918"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "D" }
 }
net {
	name: "n3919"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CI" }
 }
net {
	name: "n3920"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "D" }
 }
net {
	name: "n3921"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CI" }
 }
net {
	name: "n3922"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "D" }
 }
net {
	name: "n3938"
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "D" }
 }
net {
	name: "n3939"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "D" }
 }
net {
	name: "n3940"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "CI" }
 }
net {
	name: "n3941"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "D" }
 }
net {
	name: "n3942"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CI" }
 }
net {
	name: "n3943"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "D" }
 }
net {
	name: "n3944"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CI" }
 }
net {
	name: "n3945"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "D" }
 }
net {
	name: "n3946"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CI" }
 }
net {
	name: "n3947"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "D" }
 }
net {
	name: "n3948"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CI" }
 }
net {
	name: "n3949"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "D" }
 }
net {
	name: "n3950"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CI" }
 }
net {
	name: "n3951"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "D" }
 }
net {
	name: "n3952"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CI" }
 }
net {
	name: "n3953"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "D" }
 }
net {
	name: "n3954"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "D" }
 }
net {
	name: "n3955"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "CI" }
 }
net {
	name: "n3956"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "D" }
 }
net {
	name: "n3957"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "CI" }
 }
net {
	name: "n3958"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "D" }
 }
net {
	name: "n3959"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "CI" }
 }
net {
	name: "n3960"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "D" }
 }
net {
	name: "n3961"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "CI" }
 }
net {
	name: "n3962"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "D" }
 }
net {
	name: "n3963"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "CI" }
 }
net {
	name: "n3964"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i13" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "D" }
 }
net {
	name: "n3965"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "D" }
 }
net {
	name: "n3966"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i13" port: "CI" }
 }
net {
	name: "n3967"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "D" }
 }
net {
	name: "n3968"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i12" port: "CI" }
 }
net {
	name: "n3969"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "D" }
 }
net {
	name: "n3970"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i11" port: "CI" }
 }
net {
	name: "n3971"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "D" }
 }
net {
	name: "n3972"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i10" port: "CI" }
 }
net {
	name: "n3973"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "D" }
 }
net {
	name: "n3974"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i9" port: "CI" }
 }
net {
	name: "n3975"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "D" }
 }
net {
	name: "n3976"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i8" port: "CI" }
 }
net {
	name: "n3977"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "D" }
 }
net {
	name: "n3978"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i7" port: "CI" }
 }
net {
	name: "n3979"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "D" }
 }
net {
	name: "n3980"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i6" port: "CI" }
 }
net {
	name: "n3981"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "D" }
 }
net {
	name: "n3982"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i5" port: "CI" }
 }
net {
	name: "n3983"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "D" }
 }
net {
	name: "n3984"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i4" port: "CI" }
 }
net {
	name: "n3985"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3986"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3987"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i11" port: "CI" }
 }
net {
	name: "n3988"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3989"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "CI" }
 }
net {
	name: "n3990"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3991"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "CI" }
 }
net {
	name: "n3992"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3993"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "CI" }
 }
net {
	name: "n3994"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3995"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "CI" }
 }
net {
	name: "n3996"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3997"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "CI" }
 }
net {
	name: "n3998"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3999"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "CI" }
 }
net {
	name: "n4000"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n4001"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "CI" }
 }
net {
	name: "n4002"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n4003"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "CI" }
 }
net {
	name: "oAdv7511SdaOe"
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SdaOe" port: "out" }
	terminal	{ cell: "LUT__15311" port: "in[1]" }
	terminal	{ cell: "LUT__15315" port: "in[1]" }
	terminal	{ cell: "LUT__15317" port: "in[1]" }
	terminal	{ cell: "LUT__15463" port: "in[0]" }
 }
net {
	name: "oAdv7511SclOe"
	terminal	{ cell: "oAdv7511SclOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SclOe" port: "out" }
	terminal	{ cell: "LUT__15299" port: "in[1]" }
	terminal	{ cell: "LUT__15326" port: "in[1]" }
 }
net {
	name: "oLed[0]"
	terminal	{ cell: "LUT__15089" port: "out" }
	terminal	{ cell: "oLed[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "D" }
	terminal	{ cell: "rBRST~FF" port: "D" }
	terminal	{ cell: "rVRST~FF" port: "D" }
	terminal	{ cell: "rnVRST~FF" port: "D" }
	terminal	{ cell: "rSRST_2~FF" port: "D" }
 }
net {
	name: "jtag_inst2_TDO"
	terminal	{ cell: "edb_top_inst/LUT__4995" port: "out" }
	terminal	{ cell: "jtag_inst2_TDO" port: "outpad" }
 }
net {
	name: "wCdcFifoFull"
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "Q" }
	terminal	{ cell: "oLed[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15178" port: "in[1]" }
 }
net {
	name: "rSRST"
	terminal	{ cell: "rSRST_2~FF" port: "Q" }
	terminal	{ cell: "oLed[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe1[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe9~FF" port: "SR" }
	terminal	{ cell: "la0_probe18~FF" port: "SR" }
	terminal	{ cell: "la0_probe11~FF" port: "SR" }
	terminal	{ cell: "la0_probe3~FF" port: "SR" }
	terminal	{ cell: "la0_probe4~FF" port: "SR" }
	terminal	{ cell: "la0_probe0~FF" port: "SR" }
	terminal	{ cell: "la0_probe22~FF" port: "SR" }
	terminal	{ cell: "la0_probe12~FF" port: "SR" }
	terminal	{ cell: "la0_probe10~FF" port: "SR" }
	terminal	{ cell: "la0_probe21~FF" port: "SR" }
	terminal	{ cell: "la0_probe8~FF" port: "SR" }
	terminal	{ cell: "la0_probe19[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15~FF" port: "SR" }
	terminal	{ cell: "la0_probe14[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe2[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe20~FF" port: "SR" }
	terminal	{ cell: "la0_probe7~FF" port: "SR" }
	terminal	{ cell: "la0_probe17~FF" port: "SR" }
	terminal	{ cell: "la0_probe6~FF" port: "SR" }
	terminal	{ cell: "la0_probe5~FF" port: "SR" }
	terminal	{ cell: "la0_probe16~FF" port: "SR" }
	terminal	{ cell: "la0_probe13~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe1[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe19[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe19[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe19[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe19[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe19[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe19[6]~FF" port: "SR" }
	terminal	{ cell: "la0_probe19[7]~FF" port: "SR" }
	terminal	{ cell: "la0_probe14[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe14[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe14[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe14[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe14[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe14[6]~FF" port: "SR" }
	terminal	{ cell: "la0_probe14[7]~FF" port: "SR" }
	terminal	{ cell: "la0_probe2[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe2[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe2[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe2[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe2[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe2[6]~FF" port: "SR" }
	terminal	{ cell: "la0_probe2[7]~FF" port: "SR" }
	terminal	{ cell: "oLed[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "LUT__15091" port: "in[0]" }
	terminal	{ cell: "LUT__15143" port: "in[3]" }
	terminal	{ cell: "LUT__15171" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n648"
	terminal	{ cell: "LUT__15090" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n650"
	terminal	{ cell: "LUT__15091" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n7"
	terminal	{ cell: "LUT__15092" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qRVd"
	terminal	{ cell: "LUT__15099" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qFullAllmost"
	terminal	{ cell: "LUT__15139" port: "out" }
	terminal	{ cell: "wCddFifoFull~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n602"
	terminal	{ cell: "LUT__15143" port: "out" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n621"
	terminal	{ cell: "LUT__15144" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/qLineCntRst"
	terminal	{ cell: "LUT__15171" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qRE"
	terminal	{ cell: "LUT__15178" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n114"
	terminal	{ cell: "LUT__15180" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n624"
	terminal	{ cell: "LUT__15181" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/equal_38/n21"
	terminal	{ cell: "LUT__15177" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15178" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15099" port: "in[1]" }
	terminal	{ cell: "LUT__15112" port: "in[1]" }
	terminal	{ cell: "LUT__15132" port: "in[2]" }
	terminal	{ cell: "LUT__15176" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15098" port: "in[3]" }
	terminal	{ cell: "LUT__15113" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15094" port: "in[1]" }
	terminal	{ cell: "LUT__15110" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15094" port: "in[3]" }
	terminal	{ cell: "LUT__15108" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15096" port: "in[1]" }
	terminal	{ cell: "LUT__15118" port: "in[2]" }
	terminal	{ cell: "LUT__15136" port: "in[1]" }
	terminal	{ cell: "LUT__15174" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15096" port: "in[3]" }
	terminal	{ cell: "LUT__15116" port: "in[2]" }
	terminal	{ cell: "LUT__15127" port: "in[2]" }
	terminal	{ cell: "LUT__15176" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15095" port: "in[1]" }
	terminal	{ cell: "LUT__15120" port: "in[1]" }
	terminal	{ cell: "LUT__15122" port: "in[2]" }
	terminal	{ cell: "LUT__15173" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15095" port: "in[3]" }
	terminal	{ cell: "LUT__15117" port: "in[1]" }
	terminal	{ cell: "LUT__15125" port: "in[1]" }
	terminal	{ cell: "LUT__15175" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15093" port: "in[1]" }
	terminal	{ cell: "LUT__15107" port: "in[2]" }
	terminal	{ cell: "LUT__15134" port: "in[1]" }
	terminal	{ cell: "LUT__15175" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15093" port: "in[3]" }
	terminal	{ cell: "LUT__15105" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n265"
	terminal	{ cell: "LUT__15182" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n270"
	terminal	{ cell: "LUT__15183" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n275"
	terminal	{ cell: "LUT__15184" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n280"
	terminal	{ cell: "LUT__15185" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n285"
	terminal	{ cell: "LUT__15186" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n290"
	terminal	{ cell: "LUT__15187" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n295"
	terminal	{ cell: "LUT__15188" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n300"
	terminal	{ cell: "LUT__15189" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n305"
	terminal	{ cell: "LUT__15190" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n310"
	terminal	{ cell: "LUT__15191" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[11]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[12]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[13]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[14]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[15]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/equal_63/n5"
	terminal	{ cell: "LUT__15192" port: "out" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/equal_60/n5"
	terminal	{ cell: "LUT__15193" port: "out" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/qRE"
	terminal	{ cell: "LUT__15205" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/qFullAllmost"
	terminal	{ cell: "LUT__15258" port: "out" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/qRVD"
	terminal	{ cell: "LUT__15264" port: "out" }
	terminal	{ cell: "wVideoVd~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/equal_75/n17"
	terminal	{ cell: "LUT__15204" port: "out" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15205" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n436"
	terminal	{ cell: "LUT__15265" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n441"
	terminal	{ cell: "LUT__15266" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n446"
	terminal	{ cell: "LUT__15267" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n451"
	terminal	{ cell: "LUT__15268" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n456"
	terminal	{ cell: "LUT__15269" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n461"
	terminal	{ cell: "LUT__15270" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n466"
	terminal	{ cell: "LUT__15272" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n471"
	terminal	{ cell: "LUT__15273" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/qVtgRstCntCke"
	terminal	{ cell: "LUT__15274" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/rVtgRstSel"
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15274" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/equal_18/n21"
	terminal	{ cell: "LUT__15278" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n816"
	terminal	{ cell: "LUT__15283" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "D" }
 }
net {
	name: "ceg_net510"
	terminal	{ cell: "LUT__15290" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CE" }
	terminal	{ cell: "LUT__15296" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n833"
	terminal	{ cell: "LUT__15292" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1107"
	terminal	{ cell: "LUT__15287" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__15288" port: "in[1]" }
	terminal	{ cell: "LUT__15293" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1235"
	terminal	{ cell: "LUT__15293" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "D" }
 }
net {
	name: "ceg_net477"
	terminal	{ cell: "LUT__15294" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CE" }
	terminal	{ cell: "LUT__15296" port: "in[2]" }
 }
net {
	name: "ceg_net42"
	terminal	{ cell: "LUT__15295" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1377"
	terminal	{ cell: "LUT__15296" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "D" }
	terminal	{ cell: "LUT__15523" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1243"
	terminal	{ cell: "LUT__15288" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CE" }
	terminal	{ cell: "LUT__15290" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "SR" }
	terminal	{ cell: "oAdv7511De~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "SR" }
	terminal	{ cell: "LUT__15546" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n846"
	terminal	{ cell: "LUT__15303" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n852"
	terminal	{ cell: "LUT__15304" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1421"
	terminal	{ cell: "LUT__15306" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n847"
	terminal	{ cell: "LUT__15325" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "D" }
 }
net {
	name: "ceg_net1389"
	terminal	{ cell: "LUT__15333" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n848"
	terminal	{ cell: "LUT__15336" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "D" }
 }
net {
	name: "ceg_net567"
	terminal	{ cell: "LUT__15337" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CE" }
	terminal	{ cell: "LUT__15367" port: "in[2]" }
	terminal	{ cell: "LUT__15466" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n870"
	terminal	{ cell: "LUT__15338" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1460"
	terminal	{ cell: "LUT__15343" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n879"
	terminal	{ cell: "LUT__15350" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1523"
	terminal	{ cell: "LUT__15353" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n829"
	terminal	{ cell: "LUT__15365" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1415"
	terminal	{ cell: "LUT__15367" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n899"
	terminal	{ cell: "LUT__15368" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n898"
	terminal	{ cell: "LUT__15371" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "D" }
 }
net {
	name: "ceg_net617"
	terminal	{ cell: "LUT__15372" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "D" }
	terminal	{ cell: "LUT__15298" port: "in[0]" }
	terminal	{ cell: "LUT__15330" port: "in[1]" }
	terminal	{ cell: "LUT__15336" port: "in[2]" }
	terminal	{ cell: "LUT__15368" port: "in[3]" }
	terminal	{ cell: "LUT__15383" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n845"
	terminal	{ cell: "LUT__15373" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n844"
	terminal	{ cell: "LUT__15374" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n843"
	terminal	{ cell: "LUT__15376" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n842"
	terminal	{ cell: "LUT__15378" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n841"
	terminal	{ cell: "LUT__15379" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n840"
	terminal	{ cell: "LUT__15381" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n839"
	terminal	{ cell: "LUT__15383" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n851"
	terminal	{ cell: "LUT__15402" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n850"
	terminal	{ cell: "LUT__15404" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "D" }
	terminal	{ cell: "LUT__15300" port: "in[1]" }
	terminal	{ cell: "LUT__15302" port: "in[3]" }
	terminal	{ cell: "LUT__15304" port: "in[2]" }
	terminal	{ cell: "LUT__15306" port: "in[2]" }
	terminal	{ cell: "LUT__15311" port: "in[2]" }
	terminal	{ cell: "LUT__15325" port: "in[3]" }
	terminal	{ cell: "LUT__15331" port: "in[0]" }
	terminal	{ cell: "LUT__15336" port: "in[3]" }
	terminal	{ cell: "LUT__15338" port: "in[0]" }
	terminal	{ cell: "LUT__15342" port: "in[2]" }
	terminal	{ cell: "LUT__15344" port: "in[2]" }
	terminal	{ cell: "LUT__15349" port: "in[3]" }
	terminal	{ cell: "LUT__15351" port: "in[1]" }
	terminal	{ cell: "LUT__15364" port: "in[3]" }
	terminal	{ cell: "LUT__15365" port: "in[1]" }
	terminal	{ cell: "LUT__15371" port: "in[2]" }
	terminal	{ cell: "LUT__15372" port: "in[1]" }
	terminal	{ cell: "LUT__15402" port: "in[2]" }
	terminal	{ cell: "LUT__15404" port: "in[2]" }
	terminal	{ cell: "LUT__15405" port: "in[0]" }
	terminal	{ cell: "LUT__15406" port: "in[0]" }
	terminal	{ cell: "LUT__15407" port: "in[0]" }
	terminal	{ cell: "LUT__15408" port: "in[0]" }
	terminal	{ cell: "LUT__15409" port: "in[0]" }
	terminal	{ cell: "LUT__15410" port: "in[0]" }
	terminal	{ cell: "LUT__15411" port: "in[0]" }
	terminal	{ cell: "LUT__15419" port: "in[3]" }
	terminal	{ cell: "LUT__15425" port: "in[3]" }
	terminal	{ cell: "LUT__15431" port: "in[3]" }
	terminal	{ cell: "LUT__15433" port: "in[0]" }
	terminal	{ cell: "LUT__15436" port: "in[3]" }
	terminal	{ cell: "LUT__15437" port: "in[0]" }
	terminal	{ cell: "LUT__15439" port: "in[0]" }
	terminal	{ cell: "LUT__15442" port: "in[3]" }
	terminal	{ cell: "LUT__15443" port: "in[0]" }
	terminal	{ cell: "LUT__15445" port: "in[0]" }
	terminal	{ cell: "LUT__15448" port: "in[3]" }
	terminal	{ cell: "LUT__15449" port: "in[0]" }
	terminal	{ cell: "LUT__15455" port: "in[3]" }
	terminal	{ cell: "LUT__15465" port: "in[3]" }
	terminal	{ cell: "LUT__15472" port: "in[3]" }
	terminal	{ cell: "LUT__15476" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n869"
	terminal	{ cell: "LUT__15405" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n868"
	terminal	{ cell: "LUT__15406" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n867"
	terminal	{ cell: "LUT__15407" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n866"
	terminal	{ cell: "LUT__15408" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n865"
	terminal	{ cell: "LUT__15409" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n864"
	terminal	{ cell: "LUT__15410" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n863"
	terminal	{ cell: "LUT__15411" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n878"
	terminal	{ cell: "LUT__15419" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n877"
	terminal	{ cell: "LUT__15425" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n876"
	terminal	{ cell: "LUT__15431" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n875"
	terminal	{ cell: "LUT__15437" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n874"
	terminal	{ cell: "LUT__15443" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n873"
	terminal	{ cell: "LUT__15449" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n872"
	terminal	{ cell: "LUT__15455" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n828"
	terminal	{ cell: "LUT__15465" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "D" }
 }
net {
	name: "ceg_net1531"
	terminal	{ cell: "LUT__15466" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n827"
	terminal	{ cell: "LUT__15472" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n826"
	terminal	{ cell: "LUT__15476" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "D" }
 }
net {
	name: "n11626"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "CI" }
 }
net {
	name: "n11625"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "CI" }
 }
net {
	name: "n11624"
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CI" }
 }
net {
	name: "n11623"
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVrange"
	terminal	{ cell: "LUT__15483" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n253"
	terminal	{ cell: "LUT__15484" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net941"
	terminal	{ cell: "LUT__15485" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n252"
	terminal	{ cell: "LUT__15486" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n251"
	terminal	{ cell: "LUT__15487" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n250"
	terminal	{ cell: "LUT__15489" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n249"
	terminal	{ cell: "LUT__15491" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n248"
	terminal	{ cell: "LUT__15492" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n247"
	terminal	{ cell: "LUT__15494" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n246"
	terminal	{ cell: "LUT__15496" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n245"
	terminal	{ cell: "LUT__15498" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n244"
	terminal	{ cell: "LUT__15499" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n700"
	terminal	{ cell: "LUT__15500" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n705"
	terminal	{ cell: "LUT__15501" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n710"
	terminal	{ cell: "LUT__15502" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n715"
	terminal	{ cell: "LUT__15504" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n720"
	terminal	{ cell: "LUT__15505" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n725"
	terminal	{ cell: "LUT__15507" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n730"
	terminal	{ cell: "LUT__15508" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n735"
	terminal	{ cell: "LUT__15510" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n740"
	terminal	{ cell: "LUT__15511" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n745"
	terminal	{ cell: "LUT__15512" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n750"
	terminal	{ cell: "LUT__15515" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n755"
	terminal	{ cell: "LUT__15517" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n760"
	terminal	{ cell: "LUT__15518" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n765"
	terminal	{ cell: "LUT__15521" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n770"
	terminal	{ cell: "LUT__15523" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n780"
	terminal	{ cell: "LUT__15524" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n785"
	terminal	{ cell: "LUT__15525" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n790"
	terminal	{ cell: "LUT__15526" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n795"
	terminal	{ cell: "LUT__15527" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n800"
	terminal	{ cell: "LUT__15528" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n805"
	terminal	{ cell: "LUT__15529" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n810"
	terminal	{ cell: "LUT__15531" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n131"
	terminal	{ cell: "LUT__15535" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/equal_12/n23"
	terminal	{ cell: "LUT__15540" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CE" }
	terminal	{ cell: "LUT__15546" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15560" port: "in[2]" }
	terminal	{ cell: "LUT__15578" port: "in[1]" }
	terminal	{ cell: "LUT__15582" port: "in[1]" }
	terminal	{ cell: "LUT__15607" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15560" port: "in[0]" }
	terminal	{ cell: "LUT__15578" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVde"
	terminal	{ cell: "LUT__15545" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n267"
	terminal	{ cell: "LUT__15546" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "SR" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHSync[3]"
	terminal	{ cell: "LUT__15547" port: "out" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n130"
	terminal	{ cell: "LUT__15548" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n129"
	terminal	{ cell: "LUT__15549" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n126"
	terminal	{ cell: "LUT__15550" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n125"
	terminal	{ cell: "LUT__15551" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n121"
	terminal	{ cell: "LUT__15552" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qHrange"
	terminal	{ cell: "LUT__15556" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVSync[3]"
	terminal	{ cell: "LUT__15557" port: "out" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[3]"
	terminal	{ cell: "LUT__15558" port: "out" }
	terminal	{ cell: "oAdv7511De~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15575" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/qFullAllmost"
	terminal	{ cell: "LUT__15677" port: "out" }
	terminal	{ cell: "wVideofull~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15703" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15559" port: "in[0]" }
	terminal	{ cell: "LUT__15669" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15571" port: "in[0]" }
	terminal	{ cell: "LUT__15576" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15572" port: "in[0]" }
	terminal	{ cell: "LUT__15668" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15567" port: "in[0]" }
	terminal	{ cell: "LUT__15670" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15568" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15569" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15570" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15562" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15563" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15564" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15565" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15704" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15703" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n478"
	terminal	{ cell: "LUT__15678" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n483"
	terminal	{ cell: "LUT__15679" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n488"
	terminal	{ cell: "LUT__15680" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n493"
	terminal	{ cell: "LUT__15681" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n498"
	terminal	{ cell: "LUT__15682" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n503"
	terminal	{ cell: "LUT__15683" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n508"
	terminal	{ cell: "LUT__15684" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n513"
	terminal	{ cell: "LUT__15686" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n518"
	terminal	{ cell: "LUT__15689" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n523"
	terminal	{ cell: "LUT__15692" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n528"
	terminal	{ cell: "LUT__15694" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n533"
	terminal	{ cell: "LUT__15696" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15706" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15713" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15701" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15704" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15699" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15702" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15698" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15698" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15697" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15697" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15699" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15701" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15714" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15713" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15716" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15723" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15711" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15714" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15709" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15712" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15708" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15708" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15707" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15707" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15709" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15711" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15724" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15723" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15726" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15733" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15721" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15724" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15719" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15722" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15718" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15718" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15717" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15717" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15719" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15721" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15734" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15733" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15736" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15743" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15731" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15734" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15729" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15732" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15728" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15728" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15727" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15727" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15729" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15731" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15744" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15743" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15746" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15753" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15741" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15744" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15739" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15742" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15738" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15738" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15737" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15737" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15739" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15741" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15754" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15753" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15756" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15763" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15751" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15754" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15749" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15752" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15748" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15748" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15747" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15747" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15749" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15751" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15764" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15763" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15766" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15773" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15761" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15764" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15759" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15762" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15758" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15758" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15757" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15757" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15759" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15761" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15774" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15773" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15776" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15783" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15771" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15774" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15769" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15772" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15768" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15768" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15767" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15767" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15769" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15771" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15784" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15783" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15786" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15793" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15781" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15784" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15779" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15782" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15778" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15778" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15777" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15777" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15779" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15781" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15794" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15793" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15796" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15803" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15791" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15794" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15789" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15792" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15788" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15788" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15787" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15787" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15789" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15791" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15804" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15803" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15806" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15813" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15801" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15804" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15799" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15802" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15798" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15798" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15797" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15797" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15799" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15801" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15814" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15813" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15816" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15823" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15811" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15814" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15809" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15812" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15808" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15808" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15807" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15807" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15809" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15811" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15824" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15823" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15826" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15833" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15821" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15824" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15819" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15822" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15818" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15818" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15817" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15817" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15819" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15821" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15834" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15833" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15836" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__15843" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15831" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15834" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15829" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15832" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15828" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15828" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15827" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15827" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15829" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15831" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__15844" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__15843" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__15846" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__15841" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__15844" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__15839" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__15842" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__15838" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__15838" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__15837" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__15837" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__15839" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__15841" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__15847" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_12/n23"
	terminal	{ cell: "LUT__15851" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "SR" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__15852" port: "out" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/n50"
	terminal	{ cell: "LUT__15853" port: "out" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__15854" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/n50"
	terminal	{ cell: "LUT__15855" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__15856" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/n50"
	terminal	{ cell: "LUT__15857" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1332"
	terminal	{ cell: "edb_top_inst/LUT__4996" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "D" }
 }
net {
	name: "edb_top_inst/bscan_TCK_buffered"
	type: GLOBAL_CLOCK
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "CLK" }
 }
net {
	name: "edb_top_inst/ceg_net5"
	terminal	{ cell: "edb_top_inst/LUT__5005" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n1333"
	terminal	{ cell: "edb_top_inst/LUT__5006" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1334"
	terminal	{ cell: "edb_top_inst/LUT__5007" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[62]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4970" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5149" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n1304"
	terminal	{ cell: "edb_top_inst/LUT__5008" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[0]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1388"
	terminal	{ cell: "edb_top_inst/LUT__5012" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[42]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5007" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5203" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n1905"
	terminal	{ cell: "edb_top_inst/LUT__5013" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[59]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4971" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5143" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/n1957"
	terminal	{ cell: "edb_top_inst/LUT__5015" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[0]"
	terminal	{ cell: "edb_top_inst/LUT__5021" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/addr_ct_en"
	terminal	{ cell: "edb_top_inst/LUT__5060" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[27]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[77]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4959" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5000" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5040" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/op_reg_en"
	terminal	{ cell: "edb_top_inst/LUT__5041" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__5045" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5392" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5394" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5395" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5396" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5397" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5398" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5401" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5402" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5403" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5404" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5405" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5406" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5407" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5408" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5409" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5410" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5411" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5412" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5413" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5414" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5415" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5416" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5417" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5418" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5419" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5420" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5421" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5422" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5423" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5424" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5425" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5426" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5427" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/n2181"
	terminal	{ cell: "edb_top_inst/LUT__5065" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net26"
	terminal	{ cell: "edb_top_inst/LUT__5068" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[0]"
	terminal	{ cell: "edb_top_inst/LUT__5069" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/word_ct_en"
	terminal	{ cell: "edb_top_inst/LUT__5071" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n2458"
	terminal	{ cell: "edb_top_inst/LUT__5088" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net14"
	terminal	{ cell: "edb_top_inst/LUT__5090" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__5046" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5060" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5071" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/n3605"
	terminal	{ cell: "edb_top_inst/LUT__5092" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n3620"
	terminal	{ cell: "edb_top_inst/LUT__5093" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n3818"
	terminal	{ cell: "edb_top_inst/LUT__5095" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n4496"
	terminal	{ cell: "edb_top_inst/LUT__5097" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n4511"
	terminal	{ cell: "edb_top_inst/LUT__5099" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n4709"
	terminal	{ cell: "edb_top_inst/LUT__5100" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n5337"
	terminal	{ cell: "edb_top_inst/LUT__5102" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n6170"
	terminal	{ cell: "edb_top_inst/LUT__5104" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n7003"
	terminal	{ cell: "edb_top_inst/LUT__5105" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n7836"
	terminal	{ cell: "edb_top_inst/LUT__5106" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n8669"
	terminal	{ cell: "edb_top_inst/LUT__5108" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n9502"
	terminal	{ cell: "edb_top_inst/LUT__5109" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n10335"
	terminal	{ cell: "edb_top_inst/LUT__5110" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n11168"
	terminal	{ cell: "edb_top_inst/LUT__5111" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n12001"
	terminal	{ cell: "edb_top_inst/LUT__5113" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n12834"
	terminal	{ cell: "edb_top_inst/LUT__5114" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n13667"
	terminal	{ cell: "edb_top_inst/LUT__5115" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n14556"
	terminal	{ cell: "edb_top_inst/LUT__5116" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n14571"
	terminal	{ cell: "edb_top_inst/LUT__5117" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n14769"
	terminal	{ cell: "edb_top_inst/LUT__5118" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n15397"
	terminal	{ cell: "edb_top_inst/LUT__5120" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n16230"
	terminal	{ cell: "edb_top_inst/LUT__5121" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n17063"
	terminal	{ cell: "edb_top_inst/LUT__5122" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n17896"
	terminal	{ cell: "edb_top_inst/LUT__5123" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n18800"
	terminal	{ cell: "edb_top_inst/LUT__5125" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n18998"
	terminal	{ cell: "edb_top_inst/LUT__5126" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n19626"
	terminal	{ cell: "edb_top_inst/LUT__5127" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n20459"
	terminal	{ cell: "edb_top_inst/LUT__5128" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n21292"
	terminal	{ cell: "edb_top_inst/LUT__5129" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[64]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4969" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5002" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5009" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5013" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5014" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5094" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5153" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/regsel_ld_en"
	terminal	{ cell: "edb_top_inst/LUT__5000" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__5001" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5015" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[43]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5205" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[60]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4972" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5145" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[61]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4972" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5147" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[63]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4970" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5014" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5151" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[1]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[2]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[3]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[4]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[5]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[6]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[7]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[8]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[9]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[10]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[11]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[12]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[13]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[14]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[15]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[16]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[17]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[18]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[19]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[20]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[21]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[22]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[23]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[24]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[25]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[26]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[27]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[28]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[29]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5069" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[30]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5183" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[31]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5184" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[32]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5186" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[33]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5188" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[34]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5190" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[35]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5191" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[36]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5193" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[37]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5195" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[38]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5197" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[39]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5199" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[40]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4996" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5200" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[41]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5006" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5202" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[44]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5207" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[45]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5021" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[46]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5130" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[47]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5131" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[48]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5132" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[49]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5133" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[50]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4967" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5134" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[51]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4967" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5135" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[52]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4966" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5136" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[53]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4966" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5137" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[54]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4965" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5138" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[55]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4965" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5139" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[56]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4964" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5140" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[57]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4969" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5141" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[58]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4971" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5142" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[1]"
	terminal	{ cell: "edb_top_inst/LUT__5130" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[2]"
	terminal	{ cell: "edb_top_inst/LUT__5131" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[3]"
	terminal	{ cell: "edb_top_inst/LUT__5132" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[4]"
	terminal	{ cell: "edb_top_inst/LUT__5133" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[5]"
	terminal	{ cell: "edb_top_inst/LUT__5134" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[6]"
	terminal	{ cell: "edb_top_inst/LUT__5135" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[7]"
	terminal	{ cell: "edb_top_inst/LUT__5136" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[8]"
	terminal	{ cell: "edb_top_inst/LUT__5137" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[9]"
	terminal	{ cell: "edb_top_inst/LUT__5138" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[10]"
	terminal	{ cell: "edb_top_inst/LUT__5139" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[11]"
	terminal	{ cell: "edb_top_inst/LUT__5140" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[12]"
	terminal	{ cell: "edb_top_inst/LUT__5141" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[13]"
	terminal	{ cell: "edb_top_inst/LUT__5142" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[14]"
	terminal	{ cell: "edb_top_inst/LUT__5143" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[15]"
	terminal	{ cell: "edb_top_inst/LUT__5145" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[16]"
	terminal	{ cell: "edb_top_inst/LUT__5147" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[17]"
	terminal	{ cell: "edb_top_inst/LUT__5149" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[18]"
	terminal	{ cell: "edb_top_inst/LUT__5151" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[19]"
	terminal	{ cell: "edb_top_inst/LUT__5153" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[20]"
	terminal	{ cell: "edb_top_inst/LUT__5155" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[21]"
	terminal	{ cell: "edb_top_inst/LUT__5157" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[22]"
	terminal	{ cell: "edb_top_inst/LUT__5159" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[23]"
	terminal	{ cell: "edb_top_inst/LUT__5161" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[24]"
	terminal	{ cell: "edb_top_inst/LUT__5163" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[25]"
	terminal	{ cell: "edb_top_inst/LUT__5165" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[26]"
	terminal	{ cell: "edb_top_inst/LUT__5167" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[27]"
	terminal	{ cell: "edb_top_inst/LUT__5169" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[78]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4959" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5000" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5040" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[79]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4960" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4997" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5040" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[80]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4960" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5000" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5040" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/n2180"
	terminal	{ cell: "edb_top_inst/LUT__5178" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2179"
	terminal	{ cell: "edb_top_inst/LUT__5179" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2178"
	terminal	{ cell: "edb_top_inst/LUT__5180" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2177"
	terminal	{ cell: "edb_top_inst/LUT__5181" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2176"
	terminal	{ cell: "edb_top_inst/LUT__5182" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[1]"
	terminal	{ cell: "edb_top_inst/LUT__5183" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[2]"
	terminal	{ cell: "edb_top_inst/LUT__5184" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[3]"
	terminal	{ cell: "edb_top_inst/LUT__5186" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[4]"
	terminal	{ cell: "edb_top_inst/LUT__5188" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[5]"
	terminal	{ cell: "edb_top_inst/LUT__5190" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[6]"
	terminal	{ cell: "edb_top_inst/LUT__5191" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[7]"
	terminal	{ cell: "edb_top_inst/LUT__5193" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[8]"
	terminal	{ cell: "edb_top_inst/LUT__5195" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[9]"
	terminal	{ cell: "edb_top_inst/LUT__5197" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[10]"
	terminal	{ cell: "edb_top_inst/LUT__5199" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[11]"
	terminal	{ cell: "edb_top_inst/LUT__5200" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[12]"
	terminal	{ cell: "edb_top_inst/LUT__5202" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[13]"
	terminal	{ cell: "edb_top_inst/LUT__5203" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[14]"
	terminal	{ cell: "edb_top_inst/LUT__5205" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[15]"
	terminal	{ cell: "edb_top_inst/LUT__5207" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2457"
	terminal	{ cell: "edb_top_inst/LUT__5212" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2456"
	terminal	{ cell: "edb_top_inst/LUT__5220" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2455"
	terminal	{ cell: "edb_top_inst/LUT__5223" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2454"
	terminal	{ cell: "edb_top_inst/LUT__5226" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2453"
	terminal	{ cell: "edb_top_inst/LUT__5229" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2452"
	terminal	{ cell: "edb_top_inst/LUT__5232" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2451"
	terminal	{ cell: "edb_top_inst/LUT__5235" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2450"
	terminal	{ cell: "edb_top_inst/LUT__5238" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2449"
	terminal	{ cell: "edb_top_inst/LUT__5241" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2448"
	terminal	{ cell: "edb_top_inst/LUT__5245" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2447"
	terminal	{ cell: "edb_top_inst/LUT__5248" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2446"
	terminal	{ cell: "edb_top_inst/LUT__5251" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2445"
	terminal	{ cell: "edb_top_inst/LUT__5254" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2444"
	terminal	{ cell: "edb_top_inst/LUT__5257" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2443"
	terminal	{ cell: "edb_top_inst/LUT__5260" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2442"
	terminal	{ cell: "edb_top_inst/LUT__5263" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2441"
	terminal	{ cell: "edb_top_inst/LUT__5267" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2440"
	terminal	{ cell: "edb_top_inst/LUT__5270" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2439"
	terminal	{ cell: "edb_top_inst/LUT__5273" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2438"
	terminal	{ cell: "edb_top_inst/LUT__5276" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2437"
	terminal	{ cell: "edb_top_inst/LUT__5279" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2436"
	terminal	{ cell: "edb_top_inst/LUT__5282" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2435"
	terminal	{ cell: "edb_top_inst/LUT__5285" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2434"
	terminal	{ cell: "edb_top_inst/LUT__5288" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2433"
	terminal	{ cell: "edb_top_inst/LUT__5291" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2432"
	terminal	{ cell: "edb_top_inst/LUT__5294" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2431"
	terminal	{ cell: "edb_top_inst/LUT__5297" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2430"
	terminal	{ cell: "edb_top_inst/LUT__5300" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2429"
	terminal	{ cell: "edb_top_inst/LUT__5303" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2428"
	terminal	{ cell: "edb_top_inst/LUT__5306" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2427"
	terminal	{ cell: "edb_top_inst/LUT__5309" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2426"
	terminal	{ cell: "edb_top_inst/LUT__5312" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2425"
	terminal	{ cell: "edb_top_inst/LUT__5315" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2424"
	terminal	{ cell: "edb_top_inst/LUT__5318" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2423"
	terminal	{ cell: "edb_top_inst/LUT__5321" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2422"
	terminal	{ cell: "edb_top_inst/LUT__5324" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2421"
	terminal	{ cell: "edb_top_inst/LUT__5327" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2420"
	terminal	{ cell: "edb_top_inst/LUT__5330" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2419"
	terminal	{ cell: "edb_top_inst/LUT__5333" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2418"
	terminal	{ cell: "edb_top_inst/LUT__5336" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2417"
	terminal	{ cell: "edb_top_inst/LUT__5339" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2416"
	terminal	{ cell: "edb_top_inst/LUT__5342" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2415"
	terminal	{ cell: "edb_top_inst/LUT__5345" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2414"
	terminal	{ cell: "edb_top_inst/LUT__5348" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2413"
	terminal	{ cell: "edb_top_inst/LUT__5350" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2412"
	terminal	{ cell: "edb_top_inst/LUT__5352" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2411"
	terminal	{ cell: "edb_top_inst/LUT__5354" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2410"
	terminal	{ cell: "edb_top_inst/LUT__5357" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2409"
	terminal	{ cell: "edb_top_inst/LUT__5359" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2408"
	terminal	{ cell: "edb_top_inst/LUT__5361" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2407"
	terminal	{ cell: "edb_top_inst/LUT__5362" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2406"
	terminal	{ cell: "edb_top_inst/LUT__5364" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2405"
	terminal	{ cell: "edb_top_inst/LUT__5366" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2404"
	terminal	{ cell: "edb_top_inst/LUT__5368" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2403"
	terminal	{ cell: "edb_top_inst/LUT__5370" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2402"
	terminal	{ cell: "edb_top_inst/LUT__5372" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2401"
	terminal	{ cell: "edb_top_inst/LUT__5373" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2400"
	terminal	{ cell: "edb_top_inst/LUT__5374" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2399"
	terminal	{ cell: "edb_top_inst/LUT__5375" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2398"
	terminal	{ cell: "edb_top_inst/LUT__5377" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2397"
	terminal	{ cell: "edb_top_inst/LUT__5379" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2396"
	terminal	{ cell: "edb_top_inst/LUT__5380" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2395"
	terminal	{ cell: "edb_top_inst/LUT__5382" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__5386" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[2]"
	terminal	{ cell: "edb_top_inst/LUT__5390" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[3]"
	terminal	{ cell: "edb_top_inst/LUT__5391" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n150"
	terminal	{ cell: "edb_top_inst/LUT__5392" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net221"
	terminal	{ cell: "edb_top_inst/LUT__5394" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n149"
	terminal	{ cell: "edb_top_inst/LUT__5395" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n148"
	terminal	{ cell: "edb_top_inst/LUT__5396" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n147"
	terminal	{ cell: "edb_top_inst/LUT__5397" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n146"
	terminal	{ cell: "edb_top_inst/LUT__5398" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n145"
	terminal	{ cell: "edb_top_inst/LUT__5401" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n144"
	terminal	{ cell: "edb_top_inst/LUT__5402" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n143"
	terminal	{ cell: "edb_top_inst/LUT__5403" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n142"
	terminal	{ cell: "edb_top_inst/LUT__5404" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n141"
	terminal	{ cell: "edb_top_inst/LUT__5405" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n140"
	terminal	{ cell: "edb_top_inst/LUT__5406" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n139"
	terminal	{ cell: "edb_top_inst/LUT__5407" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n138"
	terminal	{ cell: "edb_top_inst/LUT__5408" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n137"
	terminal	{ cell: "edb_top_inst/LUT__5409" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n136"
	terminal	{ cell: "edb_top_inst/LUT__5410" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n135"
	terminal	{ cell: "edb_top_inst/LUT__5411" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n134"
	terminal	{ cell: "edb_top_inst/LUT__5412" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n133"
	terminal	{ cell: "edb_top_inst/LUT__5413" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n132"
	terminal	{ cell: "edb_top_inst/LUT__5414" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n131"
	terminal	{ cell: "edb_top_inst/LUT__5415" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n130"
	terminal	{ cell: "edb_top_inst/LUT__5416" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n129"
	terminal	{ cell: "edb_top_inst/LUT__5417" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n128"
	terminal	{ cell: "edb_top_inst/LUT__5418" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n127"
	terminal	{ cell: "edb_top_inst/LUT__5419" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n126"
	terminal	{ cell: "edb_top_inst/LUT__5420" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n125"
	terminal	{ cell: "edb_top_inst/LUT__5421" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n124"
	terminal	{ cell: "edb_top_inst/LUT__5422" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n123"
	terminal	{ cell: "edb_top_inst/LUT__5423" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n122"
	terminal	{ cell: "edb_top_inst/LUT__5424" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n121"
	terminal	{ cell: "edb_top_inst/LUT__5425" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n120"
	terminal	{ cell: "edb_top_inst/LUT__5426" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n119"
	terminal	{ cell: "edb_top_inst/LUT__5427" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2758"
	terminal	{ cell: "edb_top_inst/LUT__5428" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5429" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5430" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5431" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5432" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5432" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5436" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__5437" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n10"
	terminal	{ cell: "edb_top_inst/LUT__5438" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__5439" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/equal_9/n3"
	terminal	{ cell: "edb_top_inst/LUT__5440" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n26"
	terminal	{ cell: "edb_top_inst/LUT__5445" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__5446" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n9"
	terminal	{ cell: "edb_top_inst/LUT__5447" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n40"
	terminal	{ cell: "edb_top_inst/LUT__5448" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5449" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n41"
	terminal	{ cell: "edb_top_inst/LUT__5457" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/equal_9/n15"
	terminal	{ cell: "edb_top_inst/LUT__5461" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__5470" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n39"
	terminal	{ cell: "edb_top_inst/LUT__5471" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__5472" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__5473" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__5474" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__5475" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__5476" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__5477" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__5478" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__5479" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n19"
	terminal	{ cell: "edb_top_inst/LUT__5480" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5481" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__5482" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__5483" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__5484" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5485" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5486" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5487" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5488" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5488" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5492" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5493" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5494" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5495" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5496" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5496" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5500" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5501" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5502" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5503" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5504" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5504" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5508" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5509" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5510" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5511" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5512" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5512" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5516" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5517" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5518" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5519" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5520" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5520" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5524" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5525" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5526" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5527" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5528" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5528" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5532" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5533" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5534" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5535" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5536" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5536" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5540" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5541" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5542" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5543" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5544" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5544" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5548" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5549" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5550" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5551" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5552" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5552" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5556" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5557" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5558" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5559" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5560" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5560" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5564" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5565" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5566" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5567" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5568" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5568" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5572" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n40"
	terminal	{ cell: "edb_top_inst/LUT__5573" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5574" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n41"
	terminal	{ cell: "edb_top_inst/LUT__5582" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/equal_9/n15"
	terminal	{ cell: "edb_top_inst/LUT__5586" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__5595" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n39"
	terminal	{ cell: "edb_top_inst/LUT__5596" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__5597" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__5598" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__5599" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__5600" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__5601" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__5602" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__5603" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__5604" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n19"
	terminal	{ cell: "edb_top_inst/LUT__5605" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5606" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__5607" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__5608" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__5609" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5610" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5611" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5612" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5613" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5613" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5617" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5618" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5619" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5620" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5621" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5621" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5625" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5626" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5627" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5628" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5629" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5629" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5633" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5634" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5635" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5636" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5637" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5637" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5641" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n18785"
	terminal	{ cell: "edb_top_inst/LUT__5642" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n40"
	terminal	{ cell: "edb_top_inst/LUT__5643" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5644" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n41"
	terminal	{ cell: "edb_top_inst/LUT__5652" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/equal_9/n15"
	terminal	{ cell: "edb_top_inst/LUT__5656" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__5665" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n39"
	terminal	{ cell: "edb_top_inst/LUT__5666" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__5667" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__5668" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__5669" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__5670" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__5671" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__5672" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__5673" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__5674" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n19"
	terminal	{ cell: "edb_top_inst/LUT__5675" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5676" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__5677" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__5678" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__5679" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5680" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5681" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5682" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5683" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5683" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5687" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5688" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5689" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5690" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5691" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5691" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5695" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__5696" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__5697" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__5698" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5699" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__5699" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__5703" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/trigger_tu/n155"
	terminal	{ cell: "edb_top_inst/LUT__5736" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__5888" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_p1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n385"
	terminal	{ cell: "edb_top_inst/LUT__5890" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n1325"
	terminal	{ cell: "edb_top_inst/LUT__5891" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_fsm_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__5892" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net351"
	terminal	{ cell: "edb_top_inst/LUT__5893" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n1310"
	terminal	{ cell: "edb_top_inst/LUT__5897" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n30108"
	terminal	{ cell: "edb_top_inst/LUT__5898" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "SR" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[2]"
	terminal	{ cell: "edb_top_inst/LUT__5906" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__5916" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net348"
	terminal	{ cell: "edb_top_inst/LUT__5918" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[13]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[14]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[15]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[16]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[17]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[18]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[19]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[20]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[21]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[22]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[23]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[24]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[25]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[26]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[27]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[28]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[29]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[30]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[31]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[32]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[33]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[34]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[35]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[36]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[37]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[38]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[39]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[40]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[41]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[42]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[43]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[44]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[45]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_fsm_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__5919" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data"
	terminal	{ cell: "edb_top_inst/LUT__5922" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[45]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5924" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_rstn"
	terminal	{ cell: "edb_top_inst/LUT__5923" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__5924" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5925" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n2065"
	terminal	{ cell: "edb_top_inst/LUT__5920" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__5922" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5925" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n958"
	terminal	{ cell: "edb_top_inst/LUT__5924" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" port: "SR" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_push"
	terminal	{ cell: "edb_top_inst/LUT__5921" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__5922" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5925" port: "in[0]" }
 }
net {
	name: "edb_top_inst/ceg_net355"
	terminal	{ cell: "edb_top_inst/LUT__5925" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/n1142"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1140"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1138"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1136"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1134"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1132"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1130"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1128"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1126"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1124"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1122"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1121"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n763"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1119"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1117"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1115"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1113"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1111"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1109"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1107"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1104"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1101"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1099"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1097"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n765"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1094"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1092"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1090"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1088"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1086"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1084"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1082"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1080"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1078"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1076"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1074"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1000"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1023"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1021"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1019"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1017"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1015"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1013"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1011"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1009"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1007"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1005"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1003"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1002"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__5942" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__5947" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__5951" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__5955" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__5960" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__5966" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__5971" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__5976" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__5982" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__5987" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__5993" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__5998" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[12]"
	terminal	{ cell: "edb_top_inst/LUT__6003" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__6004" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__6005" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__6006" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__6007" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__6008" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__6009" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__6010" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__6011" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__6012" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__6013" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__6014" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__6015" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[12]"
	terminal	{ cell: "edb_top_inst/LUT__6016" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1001"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1046"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1044"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1042"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1040"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1038"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1036"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1034"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1032"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1030"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1028"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1026"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1025"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[65]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4964" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5002" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5009" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5013" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5014" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5094" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5155" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[66]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4956" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5001" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5014" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5157" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[67]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4955" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4997" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5159" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[68]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4955" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4997" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5161" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[69]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4957" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4997" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5163" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[70]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4957" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5002" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5010" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5098" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5165" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[71]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5003" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5010" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5091" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5096" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5098" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5103" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5167" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4954" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[72]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5003" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5011" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5091" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5093" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5095" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5096" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5099" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5100" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5103" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5117" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5118" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5125" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5126" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5169" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4954" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[73]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4956" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5004" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5101" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5107" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5112" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5119" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5124" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[74]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4961" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5004" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5101" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5107" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5112" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5119" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5124" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[75]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4962" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5004" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5101" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5107" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5112" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5119" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5124" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[76]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4962" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5004" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5101" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5107" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5112" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5119" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5124" port: "in[1]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/n266"
	terminal	{ cell: "edb_top_inst/LUT__6018" port: "out" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/n95"
	terminal	{ cell: "edb_top_inst/LUT__6019" port: "out" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[81]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4961" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4999" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5033" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6018" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n1004"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i14" port: "CI" }
 }
net {
	name: "edb_top_inst/n1006"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1008"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1010"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1012"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1014"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1016"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1018"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1020"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1022"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1024"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1027"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i14" port: "CI" }
 }
net {
	name: "edb_top_inst/n1029"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1031"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1033"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1035"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1037"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1039"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1041"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1043"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1045"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1047"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1077"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1079"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1081"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1083"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1085"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1087"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1089"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1091"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1093"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1095"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1100"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1102"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1105"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1108"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1110"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1112"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1114"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1116"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1118"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1120"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1123"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1125"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1127"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1129"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1131"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1133"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1135"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1137"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1139"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1141"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1143"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1146"
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1148"
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1150"
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1161"
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i28" port: "CI" }
 }
net {
	name: "edb_top_inst/n1163"
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "CI" }
 }
net {
	name: "edb_top_inst/n1165"
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "CI" }
 }
net {
	name: "edb_top_inst/n1167"
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "CI" }
 }
net {
	name: "edb_top_inst/n1169"
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "CI" }
 }
net {
	name: "edb_top_inst/n1171"
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "CI" }
 }
net {
	name: "edb_top_inst/n1173"
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "CI" }
 }
net {
	name: "edb_top_inst/n1175"
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "CI" }
 }
net {
	name: "edb_top_inst/n1177"
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "CI" }
 }
net {
	name: "edb_top_inst/n1179"
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "CI" }
 }
net {
	name: "edb_top_inst/n1181"
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "CI" }
 }
net {
	name: "edb_top_inst/n1183"
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "CI" }
 }
net {
	name: "edb_top_inst/n1185"
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "CI" }
 }
net {
	name: "edb_top_inst/n1187"
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "CI" }
 }
net {
	name: "edb_top_inst/n1189"
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "CI" }
 }
net {
	name: "edb_top_inst/n1191"
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1193"
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1195"
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1197"
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1199"
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1201"
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1203"
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1205"
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1207"
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1209"
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1211"
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1222"
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1224"
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1226"
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1228"
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1230"
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1232"
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1234"
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1239"
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1241"
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1243"
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1326"
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n772"
	terminal	{ cell: "edb_top_inst/LUT__5926" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__5927" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[10]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__5928" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[11]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__5929" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[12]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__5930" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[8]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__5931" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[9]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__5932" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__5933" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__5934" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__5935" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__5936" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[4]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__5937" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[5]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__5938" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[6]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[12]"
	terminal	{ cell: "edb_top_inst/LUT__5939" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[7]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]"
	terminal	{ cell: "edb_top_inst/LUT__6025" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]"
	terminal	{ cell: "edb_top_inst/LUT__6029" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[43]"
	terminal	{ cell: "edb_top_inst/LUT__6030" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[42]"
	terminal	{ cell: "edb_top_inst/LUT__6031" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[41]"
	terminal	{ cell: "edb_top_inst/LUT__6032" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[40]"
	terminal	{ cell: "edb_top_inst/LUT__6033" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[39]"
	terminal	{ cell: "edb_top_inst/LUT__6034" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[38]"
	terminal	{ cell: "edb_top_inst/LUT__6035" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]"
	terminal	{ cell: "edb_top_inst/LUT__6036" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]"
	terminal	{ cell: "edb_top_inst/LUT__6037" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]"
	terminal	{ cell: "edb_top_inst/LUT__6038" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]"
	terminal	{ cell: "edb_top_inst/LUT__6039" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[33]"
	terminal	{ cell: "edb_top_inst/LUT__6040" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[32]"
	terminal	{ cell: "edb_top_inst/LUT__6041" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]"
	terminal	{ cell: "edb_top_inst/LUT__6042" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[30]"
	terminal	{ cell: "edb_top_inst/LUT__6043" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]"
	terminal	{ cell: "edb_top_inst/LUT__6044" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]"
	terminal	{ cell: "edb_top_inst/LUT__6045" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]"
	terminal	{ cell: "edb_top_inst/LUT__6046" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]"
	terminal	{ cell: "edb_top_inst/LUT__6047" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]"
	terminal	{ cell: "edb_top_inst/LUT__6048" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]"
	terminal	{ cell: "edb_top_inst/LUT__6049" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]"
	terminal	{ cell: "edb_top_inst/LUT__6050" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]"
	terminal	{ cell: "edb_top_inst/LUT__6051" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]"
	terminal	{ cell: "edb_top_inst/LUT__6052" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]"
	terminal	{ cell: "edb_top_inst/LUT__6053" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]"
	terminal	{ cell: "edb_top_inst/LUT__6054" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]"
	terminal	{ cell: "edb_top_inst/LUT__6055" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]"
	terminal	{ cell: "edb_top_inst/LUT__6056" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]"
	terminal	{ cell: "edb_top_inst/LUT__6057" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]"
	terminal	{ cell: "edb_top_inst/LUT__6058" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]"
	terminal	{ cell: "edb_top_inst/LUT__6059" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]"
	terminal	{ cell: "edb_top_inst/LUT__6060" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]"
	terminal	{ cell: "edb_top_inst/LUT__6061" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]"
	terminal	{ cell: "edb_top_inst/LUT__6062" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]"
	terminal	{ cell: "edb_top_inst/LUT__6063" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[15]"
	terminal	{ cell: "edb_top_inst/LUT__6064" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[16]"
	terminal	{ cell: "edb_top_inst/LUT__6065" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[17]"
	terminal	{ cell: "edb_top_inst/LUT__6066" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]"
	terminal	{ cell: "edb_top_inst/LUT__6067" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[19]"
	terminal	{ cell: "edb_top_inst/LUT__6068" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[20]"
	terminal	{ cell: "edb_top_inst/LUT__6069" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[21]"
	terminal	{ cell: "edb_top_inst/LUT__6070" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[22]"
	terminal	{ cell: "edb_top_inst/LUT__6071" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]"
	terminal	{ cell: "edb_top_inst/LUT__6072" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/n3630"
	terminal	{ cell: "edb_top_inst/LUT__4954" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4958" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n69"
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5021" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1210"
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5130" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1208"
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5131" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1206"
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5132" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1204"
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5133" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1202"
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5134" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1200"
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5135" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1198"
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5136" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1196"
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5137" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1194"
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5138" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1192"
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5139" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1190"
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5140" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1188"
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5141" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1186"
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5142" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1184"
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5143" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1182"
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5144" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1180"
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5146" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1325"
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5146" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1178"
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5148" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1242"
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5148" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1176"
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5150" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1240"
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5150" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1174"
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5152" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1238"
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5152" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1172"
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5154" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1233"
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5154" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1170"
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5156" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1231"
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5156" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1168"
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5158" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1229"
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5158" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1166"
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5160" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1227"
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5160" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1164"
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5162" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1225"
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5162" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1162"
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5164" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1223"
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5164" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1160"
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5166" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1221"
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5166" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1158"
	terminal	{ cell: "edb_top_inst/la0/add_91/i28" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5168" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1219"
	terminal	{ cell: "edb_top_inst/la0/add_90/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5168" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n71"
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5178" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n1149"
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5179" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n1147"
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5180" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n1145"
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5181" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n1144"
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5182" port: "in[2]" }
 }
net {
	name: "n10775"
	terminal	{ cell: "LUT__15848" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__15849" port: "in[0]" }
 }
net {
	name: "n10974"
	terminal	{ cell: "LUT__15538" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__15540" port: "in[1]" }
 }
net {
	name: "n11048"
	terminal	{ cell: "LUT__15093" port: "out" }
	terminal	{ cell: "LUT__15097" port: "in[0]" }
 }
net {
	name: "n11049"
	terminal	{ cell: "LUT__15094" port: "out" }
	terminal	{ cell: "LUT__15097" port: "in[1]" }
 }
net {
	name: "n11050"
	terminal	{ cell: "LUT__15095" port: "out" }
	terminal	{ cell: "LUT__15097" port: "in[2]" }
 }
net {
	name: "n11051"
	terminal	{ cell: "LUT__15096" port: "out" }
	terminal	{ cell: "LUT__15097" port: "in[3]" }
 }
net {
	name: "n11052"
	terminal	{ cell: "LUT__15097" port: "out" }
	terminal	{ cell: "LUT__15099" port: "in[2]" }
 }
net {
	name: "n11053"
	terminal	{ cell: "LUT__15098" port: "out" }
	terminal	{ cell: "LUT__15099" port: "in[3]" }
 }
net {
	name: "n11054"
	terminal	{ cell: "LUT__15100" port: "out" }
	terminal	{ cell: "LUT__15102" port: "in[0]" }
	terminal	{ cell: "LUT__15122" port: "in[1]" }
	terminal	{ cell: "LUT__15128" port: "in[0]" }
	terminal	{ cell: "LUT__15131" port: "in[0]" }
 }
net {
	name: "n11055"
	terminal	{ cell: "LUT__15101" port: "out" }
	terminal	{ cell: "LUT__15102" port: "in[1]" }
	terminal	{ cell: "LUT__15109" port: "in[0]" }
	terminal	{ cell: "LUT__15114" port: "in[1]" }
	terminal	{ cell: "LUT__15183" port: "in[0]" }
 }
net {
	name: "n11056"
	terminal	{ cell: "LUT__15102" port: "out" }
	terminal	{ cell: "LUT__15104" port: "in[0]" }
	terminal	{ cell: "LUT__15111" port: "in[0]" }
	terminal	{ cell: "LUT__15116" port: "in[0]" }
	terminal	{ cell: "LUT__15118" port: "in[0]" }
	terminal	{ cell: "LUT__15119" port: "in[0]" }
	terminal	{ cell: "LUT__15185" port: "in[0]" }
	terminal	{ cell: "LUT__15186" port: "in[0]" }
	terminal	{ cell: "LUT__15187" port: "in[0]" }
 }
net {
	name: "n11057"
	terminal	{ cell: "LUT__15103" port: "out" }
	terminal	{ cell: "LUT__15104" port: "in[1]" }
	terminal	{ cell: "LUT__15116" port: "in[1]" }
	terminal	{ cell: "LUT__15119" port: "in[1]" }
	terminal	{ cell: "LUT__15121" port: "in[0]" }
	terminal	{ cell: "LUT__15127" port: "in[0]" }
	terminal	{ cell: "LUT__15187" port: "in[1]" }
 }
net {
	name: "n11058"
	terminal	{ cell: "LUT__15104" port: "out" }
	terminal	{ cell: "LUT__15106" port: "in[0]" }
	terminal	{ cell: "LUT__15107" port: "in[0]" }
	terminal	{ cell: "LUT__15117" port: "in[0]" }
	terminal	{ cell: "LUT__15189" port: "in[0]" }
	terminal	{ cell: "LUT__15190" port: "in[0]" }
	terminal	{ cell: "LUT__15191" port: "in[0]" }
 }
net {
	name: "n11059"
	terminal	{ cell: "LUT__15105" port: "out" }
	terminal	{ cell: "LUT__15106" port: "in[3]" }
	terminal	{ cell: "LUT__15137" port: "in[1]" }
	terminal	{ cell: "LUT__15174" port: "in[2]" }
 }
net {
	name: "n11060"
	terminal	{ cell: "LUT__15106" port: "out" }
	terminal	{ cell: "LUT__15115" port: "in[0]" }
 }
net {
	name: "n11061"
	terminal	{ cell: "LUT__15107" port: "out" }
	terminal	{ cell: "LUT__15115" port: "in[1]" }
 }
net {
	name: "n11062"
	terminal	{ cell: "LUT__15108" port: "out" }
	terminal	{ cell: "LUT__15111" port: "in[3]" }
	terminal	{ cell: "LUT__15135" port: "in[3]" }
	terminal	{ cell: "LUT__15174" port: "in[3]" }
 }
net {
	name: "n11063"
	terminal	{ cell: "LUT__15109" port: "out" }
	terminal	{ cell: "LUT__15111" port: "in[1]" }
	terminal	{ cell: "LUT__15184" port: "in[0]" }
 }
net {
	name: "n11064"
	terminal	{ cell: "LUT__15110" port: "out" }
	terminal	{ cell: "LUT__15111" port: "in[2]" }
	terminal	{ cell: "LUT__15133" port: "in[2]" }
	terminal	{ cell: "LUT__15172" port: "in[2]" }
 }
net {
	name: "n11065"
	terminal	{ cell: "LUT__15111" port: "out" }
	terminal	{ cell: "LUT__15115" port: "in[2]" }
 }
net {
	name: "n11066"
	terminal	{ cell: "LUT__15112" port: "out" }
	terminal	{ cell: "LUT__15114" port: "in[0]" }
 }
net {
	name: "n11067"
	terminal	{ cell: "LUT__15113" port: "out" }
	terminal	{ cell: "LUT__15114" port: "in[2]" }
	terminal	{ cell: "LUT__15135" port: "in[1]" }
	terminal	{ cell: "LUT__15173" port: "in[2]" }
 }
net {
	name: "n11068"
	terminal	{ cell: "LUT__15114" port: "out" }
	terminal	{ cell: "LUT__15115" port: "in[3]" }
 }
net {
	name: "n11069"
	terminal	{ cell: "LUT__15115" port: "out" }
	terminal	{ cell: "LUT__15139" port: "in[2]" }
 }
net {
	name: "n11070"
	terminal	{ cell: "LUT__15116" port: "out" }
	terminal	{ cell: "LUT__15117" port: "in[3]" }
 }
net {
	name: "n11071"
	terminal	{ cell: "LUT__15117" port: "out" }
	terminal	{ cell: "LUT__15139" port: "in[0]" }
 }
net {
	name: "n11072"
	terminal	{ cell: "LUT__15118" port: "out" }
	terminal	{ cell: "LUT__15120" port: "in[3]" }
 }
net {
	name: "n11073"
	terminal	{ cell: "LUT__15119" port: "out" }
	terminal	{ cell: "LUT__15120" port: "in[0]" }
	terminal	{ cell: "LUT__15188" port: "in[0]" }
 }
net {
	name: "n11074"
	terminal	{ cell: "LUT__15120" port: "out" }
	terminal	{ cell: "LUT__15139" port: "in[1]" }
 }
net {
	name: "n11075"
	terminal	{ cell: "LUT__15121" port: "out" }
	terminal	{ cell: "LUT__15122" port: "in[0]" }
	terminal	{ cell: "LUT__15129" port: "in[0]" }
 }
net {
	name: "n11076"
	terminal	{ cell: "LUT__15122" port: "out" }
	terminal	{ cell: "LUT__15138" port: "in[0]" }
 }
net {
	name: "n11077"
	terminal	{ cell: "LUT__15123" port: "out" }
	terminal	{ cell: "LUT__15124" port: "in[0]" }
	terminal	{ cell: "LUT__15136" port: "in[0]" }
 }
net {
	name: "n11078"
	terminal	{ cell: "LUT__15124" port: "out" }
	terminal	{ cell: "LUT__15125" port: "in[0]" }
 }
net {
	name: "n11079"
	terminal	{ cell: "LUT__15125" port: "out" }
	terminal	{ cell: "LUT__15138" port: "in[1]" }
 }
net {
	name: "n11080"
	terminal	{ cell: "LUT__15126" port: "out" }
	terminal	{ cell: "LUT__15127" port: "in[1]" }
	terminal	{ cell: "LUT__15135" port: "in[0]" }
 }
net {
	name: "n11081"
	terminal	{ cell: "LUT__15127" port: "out" }
	terminal	{ cell: "LUT__15138" port: "in[2]" }
 }
net {
	name: "n11082"
	terminal	{ cell: "LUT__15128" port: "out" }
	terminal	{ cell: "LUT__15129" port: "in[1]" }
 }
net {
	name: "n11083"
	terminal	{ cell: "LUT__15129" port: "out" }
	terminal	{ cell: "LUT__15137" port: "in[0]" }
 }
net {
	name: "n11084"
	terminal	{ cell: "LUT__15130" port: "out" }
	terminal	{ cell: "LUT__15131" port: "in[1]" }
 }
net {
	name: "n11085"
	terminal	{ cell: "LUT__15131" port: "out" }
	terminal	{ cell: "LUT__15134" port: "in[0]" }
 }
net {
	name: "n11086"
	terminal	{ cell: "LUT__15132" port: "out" }
	terminal	{ cell: "LUT__15133" port: "in[3]" }
 }
net {
	name: "n11087"
	terminal	{ cell: "LUT__15133" port: "out" }
	terminal	{ cell: "LUT__15134" port: "in[3]" }
 }
net {
	name: "n11088"
	terminal	{ cell: "LUT__15134" port: "out" }
	terminal	{ cell: "LUT__15137" port: "in[2]" }
 }
net {
	name: "n11089"
	terminal	{ cell: "LUT__15135" port: "out" }
	terminal	{ cell: "LUT__15136" port: "in[3]" }
 }
net {
	name: "n11090"
	terminal	{ cell: "LUT__15136" port: "out" }
	terminal	{ cell: "LUT__15137" port: "in[3]" }
 }
net {
	name: "n11091"
	terminal	{ cell: "LUT__15137" port: "out" }
	terminal	{ cell: "LUT__15138" port: "in[3]" }
 }
net {
	name: "n11092"
	terminal	{ cell: "LUT__15138" port: "out" }
	terminal	{ cell: "LUT__15139" port: "in[3]" }
 }
net {
	name: "n11093"
	terminal	{ cell: "LUT__15140" port: "out" }
	terminal	{ cell: "LUT__15143" port: "in[0]" }
	terminal	{ cell: "LUT__15179" port: "in[0]" }
 }
net {
	name: "n11094"
	terminal	{ cell: "LUT__15141" port: "out" }
	terminal	{ cell: "LUT__15143" port: "in[1]" }
	terminal	{ cell: "LUT__15144" port: "in[1]" }
 }
net {
	name: "n11095"
	terminal	{ cell: "LUT__15142" port: "out" }
	terminal	{ cell: "LUT__15143" port: "in[2]" }
	terminal	{ cell: "LUT__15144" port: "in[0]" }
 }
net {
	name: "n11096"
	terminal	{ cell: "LUT__15145" port: "out" }
	terminal	{ cell: "LUT__15146" port: "in[3]" }
	terminal	{ cell: "LUT__15154" port: "in[1]" }
	terminal	{ cell: "LUT__15166" port: "in[2]" }
	terminal	{ cell: "LUT__15168" port: "in[1]" }
 }
net {
	name: "n11097"
	terminal	{ cell: "LUT__15146" port: "out" }
	terminal	{ cell: "LUT__15147" port: "in[1]" }
	terminal	{ cell: "LUT__15150" port: "in[3]" }
	terminal	{ cell: "LUT__15167" port: "in[0]" }
 }
net {
	name: "n11098"
	terminal	{ cell: "LUT__15147" port: "out" }
	terminal	{ cell: "LUT__15149" port: "in[0]" }
 }
net {
	name: "n11099"
	terminal	{ cell: "LUT__15148" port: "out" }
	terminal	{ cell: "LUT__15149" port: "in[3]" }
 }
net {
	name: "n11100"
	terminal	{ cell: "LUT__15149" port: "out" }
	terminal	{ cell: "LUT__15157" port: "in[0]" }
 }
net {
	name: "n11101"
	terminal	{ cell: "LUT__15150" port: "out" }
	terminal	{ cell: "LUT__15156" port: "in[1]" }
	terminal	{ cell: "LUT__15158" port: "in[1]" }
	terminal	{ cell: "LUT__15160" port: "in[0]" }
	terminal	{ cell: "LUT__15162" port: "in[0]" }
 }
net {
	name: "n11102"
	terminal	{ cell: "LUT__15151" port: "out" }
	terminal	{ cell: "LUT__15153" port: "in[1]" }
 }
net {
	name: "n11103"
	terminal	{ cell: "LUT__15152" port: "out" }
	terminal	{ cell: "LUT__15153" port: "in[2]" }
 }
net {
	name: "n11104"
	terminal	{ cell: "LUT__15153" port: "out" }
	terminal	{ cell: "LUT__15154" port: "in[0]" }
 }
net {
	name: "n11105"
	terminal	{ cell: "LUT__15154" port: "out" }
	terminal	{ cell: "LUT__15156" port: "in[3]" }
 }
net {
	name: "n11106"
	terminal	{ cell: "LUT__15155" port: "out" }
	terminal	{ cell: "LUT__15156" port: "in[2]" }
 }
net {
	name: "n11107"
	terminal	{ cell: "LUT__15156" port: "out" }
	terminal	{ cell: "LUT__15157" port: "in[1]" }
 }
net {
	name: "n11108"
	terminal	{ cell: "LUT__15157" port: "out" }
	terminal	{ cell: "LUT__15171" port: "in[1]" }
	terminal	{ cell: "LUT__15180" port: "in[2]" }
 }
net {
	name: "n11109"
	terminal	{ cell: "LUT__15158" port: "out" }
	terminal	{ cell: "LUT__15170" port: "in[0]" }
 }
net {
	name: "n11110"
	terminal	{ cell: "LUT__15159" port: "out" }
	terminal	{ cell: "LUT__15160" port: "in[1]" }
	terminal	{ cell: "LUT__15161" port: "in[1]" }
 }
net {
	name: "n11111"
	terminal	{ cell: "LUT__15160" port: "out" }
	terminal	{ cell: "LUT__15170" port: "in[1]" }
 }
net {
	name: "n11112"
	terminal	{ cell: "LUT__15161" port: "out" }
	terminal	{ cell: "LUT__15162" port: "in[1]" }
 }
net {
	name: "n11113"
	terminal	{ cell: "LUT__15162" port: "out" }
	terminal	{ cell: "LUT__15170" port: "in[2]" }
 }
net {
	name: "n11114"
	terminal	{ cell: "LUT__15163" port: "out" }
	terminal	{ cell: "LUT__15169" port: "in[0]" }
 }
net {
	name: "n11115"
	terminal	{ cell: "LUT__15164" port: "out" }
	terminal	{ cell: "LUT__15167" port: "in[3]" }
 }
net {
	name: "n11116"
	terminal	{ cell: "LUT__15165" port: "out" }
	terminal	{ cell: "LUT__15167" port: "in[1]" }
 }
net {
	name: "n11117"
	terminal	{ cell: "LUT__15166" port: "out" }
	terminal	{ cell: "LUT__15167" port: "in[2]" }
 }
net {
	name: "n11118"
	terminal	{ cell: "LUT__15167" port: "out" }
	terminal	{ cell: "LUT__15169" port: "in[2]" }
 }
net {
	name: "n11119"
	terminal	{ cell: "LUT__15168" port: "out" }
	terminal	{ cell: "LUT__15169" port: "in[3]" }
 }
net {
	name: "n11120"
	terminal	{ cell: "LUT__15169" port: "out" }
	terminal	{ cell: "LUT__15170" port: "in[3]" }
 }
net {
	name: "n11121"
	terminal	{ cell: "LUT__15170" port: "out" }
	terminal	{ cell: "LUT__15171" port: "in[0]" }
	terminal	{ cell: "LUT__15180" port: "in[1]" }
 }
net {
	name: "n11122"
	terminal	{ cell: "LUT__15172" port: "out" }
	terminal	{ cell: "LUT__15173" port: "in[3]" }
 }
net {
	name: "n11123"
	terminal	{ cell: "LUT__15173" port: "out" }
	terminal	{ cell: "LUT__15177" port: "in[0]" }
 }
net {
	name: "n11124"
	terminal	{ cell: "LUT__15174" port: "out" }
	terminal	{ cell: "LUT__15177" port: "in[1]" }
 }
net {
	name: "n11125"
	terminal	{ cell: "LUT__15175" port: "out" }
	terminal	{ cell: "LUT__15177" port: "in[2]" }
 }
net {
	name: "n11126"
	terminal	{ cell: "LUT__15176" port: "out" }
	terminal	{ cell: "LUT__15177" port: "in[3]" }
 }
net {
	name: "n11127"
	terminal	{ cell: "LUT__15179" port: "out" }
	terminal	{ cell: "LUT__15180" port: "in[3]" }
 }
net {
	name: "n11128"
	terminal	{ cell: "LUT__15194" port: "out" }
	terminal	{ cell: "LUT__15204" port: "in[0]" }
	terminal	{ cell: "LUT__15219" port: "in[3]" }
	terminal	{ cell: "LUT__15220" port: "in[0]" }
	terminal	{ cell: "LUT__15221" port: "in[1]" }
	terminal	{ cell: "LUT__15222" port: "in[2]" }
	terminal	{ cell: "LUT__15224" port: "in[1]" }
	terminal	{ cell: "LUT__15227" port: "in[2]" }
	terminal	{ cell: "LUT__15233" port: "in[1]" }
	terminal	{ cell: "LUT__15242" port: "in[3]" }
	terminal	{ cell: "LUT__15249" port: "in[2]" }
	terminal	{ cell: "LUT__15256" port: "in[0]" }
 }
net {
	name: "n11129"
	terminal	{ cell: "LUT__15195" port: "out" }
	terminal	{ cell: "LUT__15204" port: "in[1]" }
	terminal	{ cell: "LUT__15220" port: "in[3]" }
	terminal	{ cell: "LUT__15225" port: "in[2]" }
	terminal	{ cell: "LUT__15233" port: "in[0]" }
	terminal	{ cell: "LUT__15243" port: "in[3]" }
	terminal	{ cell: "LUT__15252" port: "in[1]" }
 }
net {
	name: "n11130"
	terminal	{ cell: "LUT__15196" port: "out" }
	terminal	{ cell: "LUT__15199" port: "in[0]" }
	terminal	{ cell: "LUT__15207" port: "in[2]" }
	terminal	{ cell: "LUT__15213" port: "in[2]" }
	terminal	{ cell: "LUT__15239" port: "in[2]" }
	terminal	{ cell: "LUT__15246" port: "in[1]" }
	terminal	{ cell: "LUT__15250" port: "in[2]" }
 }
net {
	name: "n11131"
	terminal	{ cell: "LUT__15197" port: "out" }
	terminal	{ cell: "LUT__15199" port: "in[1]" }
	terminal	{ cell: "LUT__15209" port: "in[0]" }
	terminal	{ cell: "LUT__15214" port: "in[0]" }
	terminal	{ cell: "LUT__15219" port: "in[1]" }
	terminal	{ cell: "LUT__15238" port: "in[0]" }
	terminal	{ cell: "LUT__15240" port: "in[1]" }
 }
net {
	name: "n11132"
	terminal	{ cell: "LUT__15198" port: "out" }
	terminal	{ cell: "LUT__15199" port: "in[2]" }
 }
net {
	name: "n11133"
	terminal	{ cell: "LUT__15199" port: "out" }
	terminal	{ cell: "LUT__15204" port: "in[2]" }
	terminal	{ cell: "LUT__15215" port: "in[3]" }
 }
net {
	name: "n11134"
	terminal	{ cell: "LUT__15200" port: "out" }
	terminal	{ cell: "LUT__15203" port: "in[0]" }
	terminal	{ cell: "LUT__15230" port: "in[2]" }
	terminal	{ cell: "LUT__15232" port: "in[1]" }
	terminal	{ cell: "LUT__15238" port: "in[3]" }
	terminal	{ cell: "LUT__15255" port: "in[3]" }
	terminal	{ cell: "LUT__15257" port: "in[2]" }
 }
net {
	name: "n11135"
	terminal	{ cell: "LUT__15201" port: "out" }
	terminal	{ cell: "LUT__15203" port: "in[1]" }
	terminal	{ cell: "LUT__15206" port: "in[1]" }
	terminal	{ cell: "LUT__15221" port: "in[2]" }
	terminal	{ cell: "LUT__15224" port: "in[2]" }
	terminal	{ cell: "LUT__15231" port: "in[1]" }
	terminal	{ cell: "LUT__15236" port: "in[3]" }
	terminal	{ cell: "LUT__15247" port: "in[0]" }
	terminal	{ cell: "LUT__15253" port: "in[0]" }
 }
net {
	name: "n11136"
	terminal	{ cell: "LUT__15202" port: "out" }
	terminal	{ cell: "LUT__15203" port: "in[2]" }
	terminal	{ cell: "LUT__15230" port: "in[1]" }
	terminal	{ cell: "LUT__15231" port: "in[0]" }
	terminal	{ cell: "LUT__15237" port: "in[2]" }
	terminal	{ cell: "LUT__15248" port: "in[0]" }
	terminal	{ cell: "LUT__15253" port: "in[2]" }
	terminal	{ cell: "LUT__15257" port: "in[1]" }
 }
net {
	name: "n11137"
	terminal	{ cell: "LUT__15203" port: "out" }
	terminal	{ cell: "LUT__15204" port: "in[3]" }
 }
net {
	name: "n11138"
	terminal	{ cell: "LUT__15206" port: "out" }
	terminal	{ cell: "LUT__15222" port: "in[1]" }
 }
net {
	name: "n11139"
	terminal	{ cell: "LUT__15207" port: "out" }
	terminal	{ cell: "LUT__15216" port: "in[2]" }
	terminal	{ cell: "LUT__15232" port: "in[2]" }
 }
net {
	name: "n11140"
	terminal	{ cell: "LUT__15208" port: "out" }
	terminal	{ cell: "LUT__15209" port: "in[1]" }
	terminal	{ cell: "LUT__15231" port: "in[2]" }
 }
net {
	name: "n11141"
	terminal	{ cell: "LUT__15209" port: "out" }
	terminal	{ cell: "LUT__15216" port: "in[1]" }
	terminal	{ cell: "LUT__15232" port: "in[0]" }
 }
net {
	name: "n11142"
	terminal	{ cell: "LUT__15210" port: "out" }
	terminal	{ cell: "LUT__15216" port: "in[0]" }
 }
net {
	name: "n11143"
	terminal	{ cell: "LUT__15211" port: "out" }
	terminal	{ cell: "LUT__15214" port: "in[1]" }
	terminal	{ cell: "LUT__15215" port: "in[0]" }
	terminal	{ cell: "LUT__15227" port: "in[0]" }
	terminal	{ cell: "LUT__15229" port: "in[0]" }
 }
net {
	name: "n11144"
	terminal	{ cell: "LUT__15212" port: "out" }
	terminal	{ cell: "LUT__15213" port: "in[3]" }
	terminal	{ cell: "LUT__15239" port: "in[3]" }
 }
net {
	name: "n11145"
	terminal	{ cell: "LUT__15213" port: "out" }
	terminal	{ cell: "LUT__15215" port: "in[1]" }
	terminal	{ cell: "LUT__15226" port: "in[2]" }
 }
net {
	name: "n11146"
	terminal	{ cell: "LUT__15214" port: "out" }
	terminal	{ cell: "LUT__15215" port: "in[2]" }
	terminal	{ cell: "LUT__15226" port: "in[0]" }
 }
net {
	name: "n11147"
	terminal	{ cell: "LUT__15215" port: "out" }
	terminal	{ cell: "LUT__15216" port: "in[3]" }
 }
net {
	name: "n11148"
	terminal	{ cell: "LUT__15216" port: "out" }
	terminal	{ cell: "LUT__15222" port: "in[0]" }
 }
net {
	name: "n11149"
	terminal	{ cell: "LUT__15217" port: "out" }
	terminal	{ cell: "LUT__15221" port: "in[0]" }
	terminal	{ cell: "LUT__15224" port: "in[0]" }
 }
net {
	name: "n11150"
	terminal	{ cell: "LUT__15218" port: "out" }
	terminal	{ cell: "LUT__15219" port: "in[2]" }
	terminal	{ cell: "LUT__15251" port: "in[0]" }
	terminal	{ cell: "LUT__15252" port: "in[0]" }
	terminal	{ cell: "LUT__15267" port: "in[0]" }
	terminal	{ cell: "LUT__15268" port: "in[0]" }
	terminal	{ cell: "LUT__15269" port: "in[0]" }
	terminal	{ cell: "LUT__15271" port: "in[0]" }
 }
net {
	name: "n11151"
	terminal	{ cell: "LUT__15219" port: "out" }
	terminal	{ cell: "LUT__15220" port: "in[2]" }
 }
net {
	name: "n11152"
	terminal	{ cell: "LUT__15220" port: "out" }
	terminal	{ cell: "LUT__15221" port: "in[3]" }
 }
net {
	name: "n11153"
	terminal	{ cell: "LUT__15221" port: "out" }
	terminal	{ cell: "LUT__15222" port: "in[3]" }
 }
net {
	name: "n11154"
	terminal	{ cell: "LUT__15222" port: "out" }
	terminal	{ cell: "LUT__15258" port: "in[1]" }
 }
net {
	name: "n11155"
	terminal	{ cell: "LUT__15223" port: "out" }
	terminal	{ cell: "LUT__15224" port: "in[3]" }
	terminal	{ cell: "LUT__15225" port: "in[0]" }
 }
net {
	name: "n11156"
	terminal	{ cell: "LUT__15224" port: "out" }
	terminal	{ cell: "LUT__15226" port: "in[1]" }
 }
net {
	name: "n11157"
	terminal	{ cell: "LUT__15225" port: "out" }
	terminal	{ cell: "LUT__15226" port: "in[3]" }
 }
net {
	name: "n11158"
	terminal	{ cell: "LUT__15226" port: "out" }
	terminal	{ cell: "LUT__15227" port: "in[3]" }
 }
net {
	name: "n11159"
	terminal	{ cell: "LUT__15227" port: "out" }
	terminal	{ cell: "LUT__15245" port: "in[1]" }
 }
net {
	name: "n11160"
	terminal	{ cell: "LUT__15228" port: "out" }
	terminal	{ cell: "LUT__15229" port: "in[1]" }
	terminal	{ cell: "LUT__15237" port: "in[1]" }
	terminal	{ cell: "LUT__15238" port: "in[2]" }
	terminal	{ cell: "LUT__15271" port: "in[1]" }
 }
net {
	name: "n11161"
	terminal	{ cell: "LUT__15229" port: "out" }
	terminal	{ cell: "LUT__15230" port: "in[3]" }
 }
net {
	name: "n11162"
	terminal	{ cell: "LUT__15230" port: "out" }
	terminal	{ cell: "LUT__15245" port: "in[0]" }
 }
net {
	name: "n11163"
	terminal	{ cell: "LUT__15231" port: "out" }
	terminal	{ cell: "LUT__15233" port: "in[2]" }
 }
net {
	name: "n11164"
	terminal	{ cell: "LUT__15232" port: "out" }
	terminal	{ cell: "LUT__15233" port: "in[3]" }
 }
net {
	name: "n11165"
	terminal	{ cell: "LUT__15233" port: "out" }
	terminal	{ cell: "LUT__15245" port: "in[2]" }
 }
net {
	name: "n11166"
	terminal	{ cell: "LUT__15234" port: "out" }
	terminal	{ cell: "LUT__15236" port: "in[0]" }
	terminal	{ cell: "LUT__15237" port: "in[0]" }
	terminal	{ cell: "LUT__15240" port: "in[2]" }
 }
net {
	name: "n11167"
	terminal	{ cell: "LUT__15235" port: "out" }
	terminal	{ cell: "LUT__15236" port: "in[1]" }
	terminal	{ cell: "LUT__15243" port: "in[0]" }
	terminal	{ cell: "LUT__15251" port: "in[1]" }
	terminal	{ cell: "LUT__15269" port: "in[1]" }
 }
net {
	name: "n11168"
	terminal	{ cell: "LUT__15236" port: "out" }
	terminal	{ cell: "LUT__15237" port: "in[3]" }
 }
net {
	name: "n11169"
	terminal	{ cell: "LUT__15237" port: "out" }
	terminal	{ cell: "LUT__15244" port: "in[0]" }
 }
net {
	name: "n11170"
	terminal	{ cell: "LUT__15238" port: "out" }
	terminal	{ cell: "LUT__15240" port: "in[0]" }
 }
net {
	name: "n11171"
	terminal	{ cell: "LUT__15239" port: "out" }
	terminal	{ cell: "LUT__15240" port: "in[3]" }
 }
net {
	name: "n11172"
	terminal	{ cell: "LUT__15240" port: "out" }
	terminal	{ cell: "LUT__15244" port: "in[1]" }
 }
net {
	name: "n11173"
	terminal	{ cell: "LUT__15241" port: "out" }
	terminal	{ cell: "LUT__15242" port: "in[2]" }
	terminal	{ cell: "LUT__15243" port: "in[1]" }
 }
net {
	name: "n11174"
	terminal	{ cell: "LUT__15242" port: "out" }
	terminal	{ cell: "LUT__15243" port: "in[2]" }
 }
net {
	name: "n11175"
	terminal	{ cell: "LUT__15243" port: "out" }
	terminal	{ cell: "LUT__15244" port: "in[2]" }
	terminal	{ cell: "LUT__15248" port: "in[2]" }
 }
net {
	name: "n11176"
	terminal	{ cell: "LUT__15244" port: "out" }
	terminal	{ cell: "LUT__15245" port: "in[3]" }
 }
net {
	name: "n11177"
	terminal	{ cell: "LUT__15245" port: "out" }
	terminal	{ cell: "LUT__15258" port: "in[3]" }
 }
net {
	name: "n11178"
	terminal	{ cell: "LUT__15246" port: "out" }
	terminal	{ cell: "LUT__15247" port: "in[1]" }
 }
net {
	name: "n11179"
	terminal	{ cell: "LUT__15247" port: "out" }
	terminal	{ cell: "LUT__15248" port: "in[1]" }
 }
net {
	name: "n11180"
	terminal	{ cell: "LUT__15248" port: "out" }
	terminal	{ cell: "LUT__15255" port: "in[2]" }
 }
net {
	name: "n11181"
	terminal	{ cell: "LUT__15249" port: "out" }
	terminal	{ cell: "LUT__15255" port: "in[0]" }
 }
net {
	name: "n11182"
	terminal	{ cell: "LUT__15250" port: "out" }
	terminal	{ cell: "LUT__15254" port: "in[0]" }
 }
net {
	name: "n11183"
	terminal	{ cell: "LUT__15251" port: "out" }
	terminal	{ cell: "LUT__15253" port: "in[1]" }
	terminal	{ cell: "LUT__15270" port: "in[0]" }
 }
net {
	name: "n11184"
	terminal	{ cell: "LUT__15252" port: "out" }
	terminal	{ cell: "LUT__15253" port: "in[3]" }
 }
net {
	name: "n11185"
	terminal	{ cell: "LUT__15253" port: "out" }
	terminal	{ cell: "LUT__15254" port: "in[3]" }
 }
net {
	name: "n11186"
	terminal	{ cell: "LUT__15254" port: "out" }
	terminal	{ cell: "LUT__15255" port: "in[1]" }
 }
net {
	name: "n11187"
	terminal	{ cell: "LUT__15255" port: "out" }
	terminal	{ cell: "LUT__15258" port: "in[2]" }
 }
net {
	name: "n11188"
	terminal	{ cell: "LUT__15256" port: "out" }
	terminal	{ cell: "LUT__15257" port: "in[3]" }
 }
net {
	name: "n11189"
	terminal	{ cell: "LUT__15257" port: "out" }
	terminal	{ cell: "LUT__15258" port: "in[0]" }
 }
net {
	name: "n11190"
	terminal	{ cell: "LUT__15259" port: "out" }
	terminal	{ cell: "LUT__15262" port: "in[0]" }
 }
net {
	name: "n11191"
	terminal	{ cell: "LUT__15260" port: "out" }
	terminal	{ cell: "LUT__15262" port: "in[1]" }
 }
net {
	name: "n11192"
	terminal	{ cell: "LUT__15261" port: "out" }
	terminal	{ cell: "LUT__15262" port: "in[2]" }
 }
net {
	name: "n11193"
	terminal	{ cell: "LUT__15262" port: "out" }
	terminal	{ cell: "LUT__15264" port: "in[2]" }
 }
net {
	name: "n11194"
	terminal	{ cell: "LUT__15263" port: "out" }
	terminal	{ cell: "LUT__15264" port: "in[3]" }
 }
net {
	name: "n11195"
	terminal	{ cell: "LUT__15271" port: "out" }
	terminal	{ cell: "LUT__15272" port: "in[0]" }
	terminal	{ cell: "LUT__15273" port: "in[0]" }
 }
net {
	name: "n11196"
	terminal	{ cell: "LUT__15275" port: "out" }
	terminal	{ cell: "LUT__15278" port: "in[0]" }
 }
net {
	name: "n11197"
	terminal	{ cell: "LUT__15276" port: "out" }
	terminal	{ cell: "LUT__15278" port: "in[1]" }
 }
net {
	name: "n11198"
	terminal	{ cell: "LUT__15277" port: "out" }
	terminal	{ cell: "LUT__15278" port: "in[2]" }
 }
net {
	name: "n11199"
	terminal	{ cell: "LUT__15279" port: "out" }
	terminal	{ cell: "LUT__15281" port: "in[1]" }
 }
net {
	name: "n11200"
	terminal	{ cell: "LUT__15280" port: "out" }
	terminal	{ cell: "LUT__15281" port: "in[3]" }
 }
net {
	name: "n11201"
	terminal	{ cell: "LUT__15281" port: "out" }
	terminal	{ cell: "LUT__15283" port: "in[1]" }
	terminal	{ cell: "LUT__15291" port: "in[0]" }
	terminal	{ cell: "LUT__15296" port: "in[1]" }
 }
net {
	name: "n11202"
	terminal	{ cell: "LUT__15282" port: "out" }
	terminal	{ cell: "LUT__15283" port: "in[2]" }
 }
net {
	name: "n11203"
	terminal	{ cell: "LUT__15284" port: "out" }
	terminal	{ cell: "LUT__15290" port: "in[1]" }
	terminal	{ cell: "LUT__15527" port: "in[0]" }
	terminal	{ cell: "LUT__15528" port: "in[0]" }
	terminal	{ cell: "LUT__15529" port: "in[0]" }
	terminal	{ cell: "LUT__15530" port: "in[0]" }
 }
net {
	name: "n11204"
	terminal	{ cell: "LUT__15285" port: "out" }
	terminal	{ cell: "LUT__15286" port: "in[1]" }
 }
net {
	name: "n11205"
	terminal	{ cell: "LUT__15286" port: "out" }
	terminal	{ cell: "LUT__15290" port: "in[0]" }
 }
net {
	name: "n11206"
	terminal	{ cell: "LUT__15289" port: "out" }
	terminal	{ cell: "LUT__15290" port: "in[3]" }
	terminal	{ cell: "LUT__15485" port: "in[3]" }
 }
net {
	name: "n11207"
	terminal	{ cell: "LUT__15291" port: "out" }
	terminal	{ cell: "LUT__15292" port: "in[0]" }
	terminal	{ cell: "LUT__15485" port: "in[1]" }
 }
net {
	name: "n11208"
	terminal	{ cell: "LUT__15297" port: "out" }
	terminal	{ cell: "LUT__15302" port: "in[2]" }
	terminal	{ cell: "LUT__15304" port: "in[1]" }
	terminal	{ cell: "LUT__15306" port: "in[1]" }
	terminal	{ cell: "LUT__15324" port: "in[1]" }
	terminal	{ cell: "LUT__15364" port: "in[2]" }
	terminal	{ cell: "LUT__15402" port: "in[1]" }
	terminal	{ cell: "LUT__15404" port: "in[1]" }
	terminal	{ cell: "LUT__15419" port: "in[1]" }
	terminal	{ cell: "LUT__15425" port: "in[1]" }
	terminal	{ cell: "LUT__15431" port: "in[1]" }
	terminal	{ cell: "LUT__15436" port: "in[2]" }
	terminal	{ cell: "LUT__15442" port: "in[2]" }
	terminal	{ cell: "LUT__15448" port: "in[2]" }
	terminal	{ cell: "LUT__15455" port: "in[1]" }
 }
net {
	name: "n11209"
	terminal	{ cell: "LUT__15298" port: "out" }
	terminal	{ cell: "LUT__15299" port: "in[2]" }
	terminal	{ cell: "LUT__15304" port: "in[0]" }
	terminal	{ cell: "LUT__15305" port: "in[1]" }
	terminal	{ cell: "LUT__15310" port: "in[2]" }
	terminal	{ cell: "LUT__15313" port: "in[2]" }
	terminal	{ cell: "LUT__15316" port: "in[3]" }
	terminal	{ cell: "LUT__15317" port: "in[0]" }
	terminal	{ cell: "LUT__15324" port: "in[0]" }
	terminal	{ cell: "LUT__15326" port: "in[3]" }
	terminal	{ cell: "LUT__15328" port: "in[0]" }
	terminal	{ cell: "LUT__15332" port: "in[0]" }
	terminal	{ cell: "LUT__15337" port: "in[0]" }
	terminal	{ cell: "LUT__15340" port: "in[0]" }
	terminal	{ cell: "LUT__15345" port: "in[2]" }
	terminal	{ cell: "LUT__15351" port: "in[3]" }
	terminal	{ cell: "LUT__15360" port: "in[2]" }
	terminal	{ cell: "LUT__15362" port: "in[1]" }
	terminal	{ cell: "LUT__15364" port: "in[0]" }
	terminal	{ cell: "LUT__15401" port: "in[0]" }
	terminal	{ cell: "LUT__15403" port: "in[0]" }
	terminal	{ cell: "LUT__15464" port: "in[0]" }
	terminal	{ cell: "LUT__15466" port: "in[0]" }
	terminal	{ cell: "LUT__15468" port: "in[3]" }
	terminal	{ cell: "LUT__15470" port: "in[0]" }
	terminal	{ cell: "LUT__15474" port: "in[1]" }
 }
net {
	name: "n11210"
	terminal	{ cell: "LUT__15299" port: "out" }
	terminal	{ cell: "LUT__15302" port: "in[0]" }
 }
net {
	name: "n11211"
	terminal	{ cell: "LUT__15300" port: "out" }
	terminal	{ cell: "LUT__15301" port: "in[2]" }
	terminal	{ cell: "LUT__15329" port: "in[1]" }
	terminal	{ cell: "LUT__15330" port: "in[2]" }
	terminal	{ cell: "LUT__15337" port: "in[2]" }
	terminal	{ cell: "LUT__15341" port: "in[3]" }
	terminal	{ cell: "LUT__15353" port: "in[0]" }
	terminal	{ cell: "LUT__15366" port: "in[1]" }
	terminal	{ cell: "LUT__15466" port: "in[1]" }
 }
net {
	name: "n11212"
	terminal	{ cell: "LUT__15301" port: "out" }
	terminal	{ cell: "LUT__15302" port: "in[1]" }
	terminal	{ cell: "LUT__15327" port: "in[1]" }
 }
net {
	name: "n11213"
	terminal	{ cell: "LUT__15302" port: "out" }
	terminal	{ cell: "LUT__15303" port: "in[1]" }
	terminal	{ cell: "LUT__15373" port: "in[2]" }
	terminal	{ cell: "LUT__15374" port: "in[3]" }
	terminal	{ cell: "LUT__15376" port: "in[1]" }
	terminal	{ cell: "LUT__15378" port: "in[2]" }
	terminal	{ cell: "LUT__15379" port: "in[3]" }
	terminal	{ cell: "LUT__15381" port: "in[3]" }
	terminal	{ cell: "LUT__15383" port: "in[2]" }
 }
net {
	name: "n11214"
	terminal	{ cell: "LUT__15305" port: "out" }
	terminal	{ cell: "LUT__15306" port: "in[0]" }
	terminal	{ cell: "LUT__15361" port: "in[1]" }
	terminal	{ cell: "LUT__15370" port: "in[2]" }
	terminal	{ cell: "LUT__15415" port: "in[0]" }
	terminal	{ cell: "LUT__15421" port: "in[0]" }
	terminal	{ cell: "LUT__15427" port: "in[0]" }
	terminal	{ cell: "LUT__15451" port: "in[0]" }
 }
net {
	name: "n11215"
	terminal	{ cell: "LUT__15307" port: "out" }
	terminal	{ cell: "LUT__15308" port: "in[0]" }
	terminal	{ cell: "LUT__15362" port: "in[0]" }
 }
net {
	name: "n11216"
	terminal	{ cell: "LUT__15308" port: "out" }
	terminal	{ cell: "LUT__15311" port: "in[0]" }
 }
net {
	name: "n11217"
	terminal	{ cell: "LUT__15309" port: "out" }
	terminal	{ cell: "LUT__15310" port: "in[0]" }
	terminal	{ cell: "LUT__15316" port: "in[0]" }
	terminal	{ cell: "LUT__15340" port: "in[1]" }
	terminal	{ cell: "LUT__15347" port: "in[2]" }
	terminal	{ cell: "LUT__15360" port: "in[0]" }
 }
net {
	name: "n11218"
	terminal	{ cell: "LUT__15310" port: "out" }
	terminal	{ cell: "LUT__15311" port: "in[3]" }
 }
net {
	name: "n11219"
	terminal	{ cell: "LUT__15311" port: "out" }
	terminal	{ cell: "LUT__15323" port: "in[0]" }
	terminal	{ cell: "LUT__15325" port: "in[0]" }
 }
net {
	name: "n11220"
	terminal	{ cell: "LUT__15312" port: "out" }
	terminal	{ cell: "LUT__15313" port: "in[3]" }
	terminal	{ cell: "LUT__15330" port: "in[3]" }
	terminal	{ cell: "LUT__15332" port: "in[1]" }
	terminal	{ cell: "LUT__15337" port: "in[1]" }
 }
net {
	name: "n11221"
	terminal	{ cell: "LUT__15313" port: "out" }
	terminal	{ cell: "LUT__15314" port: "in[0]" }
 }
net {
	name: "n11222"
	terminal	{ cell: "LUT__15314" port: "out" }
	terminal	{ cell: "LUT__15323" port: "in[1]" }
 }
net {
	name: "n11223"
	terminal	{ cell: "LUT__15315" port: "out" }
	terminal	{ cell: "LUT__15316" port: "in[2]" }
	terminal	{ cell: "LUT__15334" port: "in[2]" }
	terminal	{ cell: "LUT__15347" port: "in[1]" }
	terminal	{ cell: "LUT__15360" port: "in[1]" }
	terminal	{ cell: "LUT__15468" port: "in[0]" }
 }
net {
	name: "n11224"
	terminal	{ cell: "LUT__15316" port: "out" }
	terminal	{ cell: "LUT__15317" port: "in[2]" }
 }
net {
	name: "n11225"
	terminal	{ cell: "LUT__15317" port: "out" }
	terminal	{ cell: "LUT__15322" port: "in[2]" }
 }
net {
	name: "n11226"
	terminal	{ cell: "LUT__15318" port: "out" }
	terminal	{ cell: "LUT__15319" port: "in[3]" }
	terminal	{ cell: "LUT__15335" port: "in[0]" }
	terminal	{ cell: "LUT__15359" port: "in[1]" }
 }
net {
	name: "n11227"
	terminal	{ cell: "LUT__15319" port: "out" }
	terminal	{ cell: "LUT__15322" port: "in[1]" }
 }
net {
	name: "n11228"
	terminal	{ cell: "LUT__15320" port: "out" }
	terminal	{ cell: "LUT__15321" port: "in[1]" }
	terminal	{ cell: "LUT__15345" port: "in[1]" }
	terminal	{ cell: "LUT__15351" port: "in[0]" }
	terminal	{ cell: "LUT__15358" port: "in[0]" }
	terminal	{ cell: "LUT__15467" port: "in[1]" }
	terminal	{ cell: "LUT__15473" port: "in[0]" }
 }
net {
	name: "n11229"
	terminal	{ cell: "LUT__15321" port: "out" }
	terminal	{ cell: "LUT__15322" port: "in[0]" }
 }
net {
	name: "n11230"
	terminal	{ cell: "LUT__15322" port: "out" }
	terminal	{ cell: "LUT__15323" port: "in[3]" }
 }
net {
	name: "n11231"
	terminal	{ cell: "LUT__15323" port: "out" }
	terminal	{ cell: "LUT__15325" port: "in[2]" }
 }
net {
	name: "n11232"
	terminal	{ cell: "LUT__15324" port: "out" }
	terminal	{ cell: "LUT__15325" port: "in[1]" }
	terminal	{ cell: "LUT__15336" port: "in[1]" }
	terminal	{ cell: "LUT__15476" port: "in[0]" }
 }
net {
	name: "n11233"
	terminal	{ cell: "LUT__15326" port: "out" }
	terminal	{ cell: "LUT__15327" port: "in[0]" }
	terminal	{ cell: "LUT__15341" port: "in[2]" }
 }
net {
	name: "n11234"
	terminal	{ cell: "LUT__15327" port: "out" }
	terminal	{ cell: "LUT__15333" port: "in[0]" }
	terminal	{ cell: "LUT__15337" port: "in[3]" }
 }
net {
	name: "n11235"
	terminal	{ cell: "LUT__15328" port: "out" }
	terminal	{ cell: "LUT__15329" port: "in[0]" }
	terminal	{ cell: "LUT__15370" port: "in[0]" }
 }
net {
	name: "n11236"
	terminal	{ cell: "LUT__15329" port: "out" }
	terminal	{ cell: "LUT__15333" port: "in[1]" }
	terminal	{ cell: "LUT__15367" port: "in[3]" }
 }
net {
	name: "n11237"
	terminal	{ cell: "LUT__15330" port: "out" }
	terminal	{ cell: "LUT__15333" port: "in[2]" }
 }
net {
	name: "n11238"
	terminal	{ cell: "LUT__15331" port: "out" }
	terminal	{ cell: "LUT__15332" port: "in[2]" }
	terminal	{ cell: "LUT__15339" port: "in[1]" }
	terminal	{ cell: "LUT__15350" port: "in[3]" }
	terminal	{ cell: "LUT__15368" port: "in[2]" }
 }
net {
	name: "n11239"
	terminal	{ cell: "LUT__15332" port: "out" }
	terminal	{ cell: "LUT__15333" port: "in[3]" }
 }
net {
	name: "n11240"
	terminal	{ cell: "LUT__15334" port: "out" }
	terminal	{ cell: "LUT__15335" port: "in[1]" }
 }
net {
	name: "n11241"
	terminal	{ cell: "LUT__15335" port: "out" }
	terminal	{ cell: "LUT__15336" port: "in[0]" }
 }
net {
	name: "n11242"
	terminal	{ cell: "LUT__15339" port: "out" }
	terminal	{ cell: "LUT__15343" port: "in[1]" }
 }
net {
	name: "n11243"
	terminal	{ cell: "LUT__15340" port: "out" }
	terminal	{ cell: "LUT__15343" port: "in[0]" }
	terminal	{ cell: "LUT__15363" port: "in[0]" }
 }
net {
	name: "n11244"
	terminal	{ cell: "LUT__15341" port: "out" }
	terminal	{ cell: "LUT__15343" port: "in[2]" }
 }
net {
	name: "n11245"
	terminal	{ cell: "LUT__15342" port: "out" }
	terminal	{ cell: "LUT__15343" port: "in[3]" }
 }
net {
	name: "n11246"
	terminal	{ cell: "LUT__15344" port: "out" }
	terminal	{ cell: "LUT__15346" port: "in[3]" }
	terminal	{ cell: "LUT__15348" port: "in[1]" }
 }
net {
	name: "n11247"
	terminal	{ cell: "LUT__15345" port: "out" }
	terminal	{ cell: "LUT__15346" port: "in[1]" }
	terminal	{ cell: "LUT__15412" port: "in[0]" }
	terminal	{ cell: "LUT__15422" port: "in[3]" }
	terminal	{ cell: "LUT__15428" port: "in[3]" }
	terminal	{ cell: "LUT__15452" port: "in[3]" }
 }
net {
	name: "n11248"
	terminal	{ cell: "LUT__15346" port: "out" }
	terminal	{ cell: "LUT__15350" port: "in[2]" }
 }
net {
	name: "n11249"
	terminal	{ cell: "LUT__15347" port: "out" }
	terminal	{ cell: "LUT__15348" port: "in[0]" }
	terminal	{ cell: "LUT__15415" port: "in[1]" }
	terminal	{ cell: "LUT__15420" port: "in[2]" }
	terminal	{ cell: "LUT__15426" port: "in[2]" }
	terminal	{ cell: "LUT__15450" port: "in[2]" }
 }
net {
	name: "n11250"
	terminal	{ cell: "LUT__15348" port: "out" }
	terminal	{ cell: "LUT__15350" port: "in[0]" }
 }
net {
	name: "n11251"
	terminal	{ cell: "LUT__15349" port: "out" }
	terminal	{ cell: "LUT__15350" port: "in[1]" }
 }
net {
	name: "n11252"
	terminal	{ cell: "LUT__15351" port: "out" }
	terminal	{ cell: "LUT__15352" port: "in[3]" }
 }
net {
	name: "n11253"
	terminal	{ cell: "LUT__15352" port: "out" }
	terminal	{ cell: "LUT__15353" port: "in[3]" }
 }
net {
	name: "n11256"
	terminal	{ cell: "LUT__15358" port: "out" }
	terminal	{ cell: "LUT__15359" port: "in[2]" }
	terminal	{ cell: "LUT__15472" port: "in[0]" }
 }
net {
	name: "n11257"
	terminal	{ cell: "LUT__15359" port: "out" }
	terminal	{ cell: "LUT__15365" port: "in[2]" }
 }
net {
	name: "n11258"
	terminal	{ cell: "LUT__15360" port: "out" }
	terminal	{ cell: "LUT__15361" port: "in[0]" }
	terminal	{ cell: "LUT__15367" port: "in[0]" }
 }
net {
	name: "n11259"
	terminal	{ cell: "LUT__15361" port: "out" }
	terminal	{ cell: "LUT__15363" port: "in[2]" }
 }
net {
	name: "n11260"
	terminal	{ cell: "LUT__15362" port: "out" }
	terminal	{ cell: "LUT__15363" port: "in[3]" }
 }
net {
	name: "n11261"
	terminal	{ cell: "LUT__15363" port: "out" }
	terminal	{ cell: "LUT__15365" port: "in[0]" }
 }
net {
	name: "n11262"
	terminal	{ cell: "LUT__15364" port: "out" }
	terminal	{ cell: "LUT__15365" port: "in[3]" }
 }
net {
	name: "n11263"
	terminal	{ cell: "LUT__15366" port: "out" }
	terminal	{ cell: "LUT__15367" port: "in[1]" }
 }
net {
	name: "n11264"
	terminal	{ cell: "LUT__15369" port: "out" }
	terminal	{ cell: "LUT__15371" port: "in[3]" }
 }
net {
	name: "n11265"
	terminal	{ cell: "LUT__15370" port: "out" }
	terminal	{ cell: "LUT__15371" port: "in[0]" }
 }
net {
	name: "n11266"
	terminal	{ cell: "LUT__15375" port: "out" }
	terminal	{ cell: "LUT__15376" port: "in[0]" }
 }
net {
	name: "n11267"
	terminal	{ cell: "LUT__15377" port: "out" }
	terminal	{ cell: "LUT__15378" port: "in[0]" }
	terminal	{ cell: "LUT__15379" port: "in[0]" }
	terminal	{ cell: "LUT__15381" port: "in[0]" }
	terminal	{ cell: "LUT__15382" port: "in[0]" }
 }
net {
	name: "n11268"
	terminal	{ cell: "LUT__15380" port: "out" }
	terminal	{ cell: "LUT__15381" port: "in[1]" }
	terminal	{ cell: "LUT__15382" port: "in[1]" }
 }
net {
	name: "n11269"
	terminal	{ cell: "LUT__15382" port: "out" }
	terminal	{ cell: "LUT__15383" port: "in[0]" }
 }
net {
	name: "n11279"
	terminal	{ cell: "LUT__15401" port: "out" }
	terminal	{ cell: "LUT__15402" port: "in[0]" }
 }
net {
	name: "n11280"
	terminal	{ cell: "LUT__15403" port: "out" }
	terminal	{ cell: "LUT__15404" port: "in[0]" }
 }
net {
	name: "n11281"
	terminal	{ cell: "LUT__15412" port: "out" }
	terminal	{ cell: "LUT__15413" port: "in[2]" }
	terminal	{ cell: "LUT__15414" port: "in[3]" }
	terminal	{ cell: "LUT__15417" port: "in[2]" }
	terminal	{ cell: "LUT__15432" port: "in[3]" }
	terminal	{ cell: "LUT__15438" port: "in[3]" }
	terminal	{ cell: "LUT__15444" port: "in[3]" }
 }
net {
	name: "n11282"
	terminal	{ cell: "LUT__15413" port: "out" }
	terminal	{ cell: "LUT__15418" port: "in[1]" }
 }
net {
	name: "n11283"
	terminal	{ cell: "LUT__15414" port: "out" }
	terminal	{ cell: "LUT__15418" port: "in[0]" }
 }
net {
	name: "n11284"
	terminal	{ cell: "LUT__15415" port: "out" }
	terminal	{ cell: "LUT__15417" port: "in[1]" }
	terminal	{ cell: "LUT__15434" port: "in[2]" }
	terminal	{ cell: "LUT__15435" port: "in[3]" }
	terminal	{ cell: "LUT__15440" port: "in[2]" }
	terminal	{ cell: "LUT__15441" port: "in[3]" }
	terminal	{ cell: "LUT__15446" port: "in[2]" }
	terminal	{ cell: "LUT__15447" port: "in[3]" }
 }
net {
	name: "n11285"
	terminal	{ cell: "LUT__15416" port: "out" }
	terminal	{ cell: "LUT__15417" port: "in[3]" }
	terminal	{ cell: "LUT__15432" port: "in[2]" }
	terminal	{ cell: "LUT__15433" port: "in[3]" }
	terminal	{ cell: "LUT__15438" port: "in[2]" }
	terminal	{ cell: "LUT__15439" port: "in[3]" }
	terminal	{ cell: "LUT__15444" port: "in[2]" }
	terminal	{ cell: "LUT__15445" port: "in[3]" }
 }
net {
	name: "n11286"
	terminal	{ cell: "LUT__15417" port: "out" }
	terminal	{ cell: "LUT__15418" port: "in[2]" }
 }
net {
	name: "n11287"
	terminal	{ cell: "LUT__15418" port: "out" }
	terminal	{ cell: "LUT__15419" port: "in[2]" }
 }
net {
	name: "n11288"
	terminal	{ cell: "LUT__15420" port: "out" }
	terminal	{ cell: "LUT__15424" port: "in[2]" }
 }
net {
	name: "n11289"
	terminal	{ cell: "LUT__15421" port: "out" }
	terminal	{ cell: "LUT__15424" port: "in[0]" }
 }
net {
	name: "n11290"
	terminal	{ cell: "LUT__15422" port: "out" }
	terminal	{ cell: "LUT__15423" port: "in[2]" }
 }
net {
	name: "n11291"
	terminal	{ cell: "LUT__15423" port: "out" }
	terminal	{ cell: "LUT__15424" port: "in[3]" }
 }
net {
	name: "n11292"
	terminal	{ cell: "LUT__15424" port: "out" }
	terminal	{ cell: "LUT__15425" port: "in[2]" }
 }
net {
	name: "n11293"
	terminal	{ cell: "LUT__15426" port: "out" }
	terminal	{ cell: "LUT__15430" port: "in[2]" }
 }
net {
	name: "n11294"
	terminal	{ cell: "LUT__15427" port: "out" }
	terminal	{ cell: "LUT__15430" port: "in[0]" }
 }
net {
	name: "n11295"
	terminal	{ cell: "LUT__15428" port: "out" }
	terminal	{ cell: "LUT__15429" port: "in[2]" }
 }
net {
	name: "n11296"
	terminal	{ cell: "LUT__15429" port: "out" }
	terminal	{ cell: "LUT__15430" port: "in[3]" }
 }
net {
	name: "n11297"
	terminal	{ cell: "LUT__15430" port: "out" }
	terminal	{ cell: "LUT__15431" port: "in[2]" }
 }
net {
	name: "n11298"
	terminal	{ cell: "LUT__15432" port: "out" }
	terminal	{ cell: "LUT__15433" port: "in[2]" }
	terminal	{ cell: "LUT__15437" port: "in[1]" }
 }
net {
	name: "n11299"
	terminal	{ cell: "LUT__15433" port: "out" }
	terminal	{ cell: "LUT__15437" port: "in[3]" }
 }
net {
	name: "n11300"
	terminal	{ cell: "LUT__15434" port: "out" }
	terminal	{ cell: "LUT__15436" port: "in[0]" }
 }
net {
	name: "n11301"
	terminal	{ cell: "LUT__15435" port: "out" }
	terminal	{ cell: "LUT__15436" port: "in[1]" }
 }
net {
	name: "n11302"
	terminal	{ cell: "LUT__15436" port: "out" }
	terminal	{ cell: "LUT__15437" port: "in[2]" }
 }
net {
	name: "n11303"
	terminal	{ cell: "LUT__15438" port: "out" }
	terminal	{ cell: "LUT__15439" port: "in[2]" }
	terminal	{ cell: "LUT__15443" port: "in[1]" }
 }
net {
	name: "n11304"
	terminal	{ cell: "LUT__15439" port: "out" }
	terminal	{ cell: "LUT__15443" port: "in[3]" }
 }
net {
	name: "n11305"
	terminal	{ cell: "LUT__15440" port: "out" }
	terminal	{ cell: "LUT__15442" port: "in[0]" }
 }
net {
	name: "n11306"
	terminal	{ cell: "LUT__15441" port: "out" }
	terminal	{ cell: "LUT__15442" port: "in[1]" }
 }
net {
	name: "n11307"
	terminal	{ cell: "LUT__15442" port: "out" }
	terminal	{ cell: "LUT__15443" port: "in[2]" }
 }
net {
	name: "n11308"
	terminal	{ cell: "LUT__15444" port: "out" }
	terminal	{ cell: "LUT__15445" port: "in[2]" }
	terminal	{ cell: "LUT__15449" port: "in[1]" }
 }
net {
	name: "n11309"
	terminal	{ cell: "LUT__15445" port: "out" }
	terminal	{ cell: "LUT__15449" port: "in[3]" }
 }
net {
	name: "n11310"
	terminal	{ cell: "LUT__15446" port: "out" }
	terminal	{ cell: "LUT__15448" port: "in[0]" }
 }
net {
	name: "n11311"
	terminal	{ cell: "LUT__15447" port: "out" }
	terminal	{ cell: "LUT__15448" port: "in[1]" }
 }
net {
	name: "n11312"
	terminal	{ cell: "LUT__15448" port: "out" }
	terminal	{ cell: "LUT__15449" port: "in[2]" }
 }
net {
	name: "n11313"
	terminal	{ cell: "LUT__15450" port: "out" }
	terminal	{ cell: "LUT__15454" port: "in[2]" }
 }
net {
	name: "n11314"
	terminal	{ cell: "LUT__15451" port: "out" }
	terminal	{ cell: "LUT__15454" port: "in[0]" }
 }
net {
	name: "n11315"
	terminal	{ cell: "LUT__15452" port: "out" }
	terminal	{ cell: "LUT__15453" port: "in[2]" }
 }
net {
	name: "n11316"
	terminal	{ cell: "LUT__15453" port: "out" }
	terminal	{ cell: "LUT__15454" port: "in[3]" }
 }
net {
	name: "n11317"
	terminal	{ cell: "LUT__15454" port: "out" }
	terminal	{ cell: "LUT__15455" port: "in[2]" }
 }
net {
	name: "n11318"
	terminal	{ cell: "LUT__15463" port: "out" }
	terminal	{ cell: "LUT__15465" port: "in[1]" }
 }
net {
	name: "n11319"
	terminal	{ cell: "LUT__15464" port: "out" }
	terminal	{ cell: "LUT__15465" port: "in[2]" }
 }
net {
	name: "n11320"
	terminal	{ cell: "LUT__15467" port: "out" }
	terminal	{ cell: "LUT__15468" port: "in[1]" }
	terminal	{ cell: "LUT__15474" port: "in[0]" }
 }
net {
	name: "n11321"
	terminal	{ cell: "LUT__15468" port: "out" }
	terminal	{ cell: "LUT__15469" port: "in[0]" }
 }
net {
	name: "n11322"
	terminal	{ cell: "LUT__15469" port: "out" }
	terminal	{ cell: "LUT__15471" port: "in[0]" }
 }
net {
	name: "n11323"
	terminal	{ cell: "LUT__15470" port: "out" }
	terminal	{ cell: "LUT__15471" port: "in[1]" }
	terminal	{ cell: "LUT__15475" port: "in[2]" }
 }
net {
	name: "n11324"
	terminal	{ cell: "LUT__15471" port: "out" }
	terminal	{ cell: "LUT__15472" port: "in[2]" }
 }
net {
	name: "n11325"
	terminal	{ cell: "LUT__15473" port: "out" }
	terminal	{ cell: "LUT__15475" port: "in[1]" }
 }
net {
	name: "n11326"
	terminal	{ cell: "LUT__15474" port: "out" }
	terminal	{ cell: "LUT__15475" port: "in[0]" }
 }
net {
	name: "n11327"
	terminal	{ cell: "LUT__15475" port: "out" }
	terminal	{ cell: "LUT__15476" port: "in[1]" }
 }
net {
	name: "n11328"
	terminal	{ cell: "LUT__15477" port: "out" }
	terminal	{ cell: "LUT__15479" port: "in[3]" }
 }
net {
	name: "n11329"
	terminal	{ cell: "LUT__15478" port: "out" }
	terminal	{ cell: "LUT__15479" port: "in[0]" }
	terminal	{ cell: "LUT__15533" port: "in[2]" }
 }
net {
	name: "n11330"
	terminal	{ cell: "LUT__15479" port: "out" }
	terminal	{ cell: "LUT__15483" port: "in[0]" }
 }
net {
	name: "n11331"
	terminal	{ cell: "LUT__15480" port: "out" }
	terminal	{ cell: "LUT__15481" port: "in[1]" }
	terminal	{ cell: "LUT__15534" port: "in[1]" }
	terminal	{ cell: "LUT__15542" port: "in[3]" }
 }
net {
	name: "n11332"
	terminal	{ cell: "LUT__15481" port: "out" }
	terminal	{ cell: "LUT__15482" port: "in[2]" }
 }
net {
	name: "n11333"
	terminal	{ cell: "LUT__15482" port: "out" }
	terminal	{ cell: "LUT__15483" port: "in[1]" }
 }
net {
	name: "n11334"
	terminal	{ cell: "LUT__15488" port: "out" }
	terminal	{ cell: "LUT__15489" port: "in[0]" }
 }
net {
	name: "n11335"
	terminal	{ cell: "LUT__15490" port: "out" }
	terminal	{ cell: "LUT__15491" port: "in[0]" }
	terminal	{ cell: "LUT__15492" port: "in[0]" }
	terminal	{ cell: "LUT__15494" port: "in[0]" }
	terminal	{ cell: "LUT__15495" port: "in[0]" }
	terminal	{ cell: "LUT__15497" port: "in[0]" }
 }
net {
	name: "n11336"
	terminal	{ cell: "LUT__15493" port: "out" }
	terminal	{ cell: "LUT__15494" port: "in[1]" }
	terminal	{ cell: "LUT__15495" port: "in[1]" }
	terminal	{ cell: "LUT__15497" port: "in[1]" }
 }
net {
	name: "n11337"
	terminal	{ cell: "LUT__15495" port: "out" }
	terminal	{ cell: "LUT__15496" port: "in[0]" }
 }
net {
	name: "n11338"
	terminal	{ cell: "LUT__15497" port: "out" }
	terminal	{ cell: "LUT__15498" port: "in[0]" }
	terminal	{ cell: "LUT__15499" port: "in[0]" }
 }
net {
	name: "n11339"
	terminal	{ cell: "LUT__15503" port: "out" }
	terminal	{ cell: "LUT__15504" port: "in[0]" }
	terminal	{ cell: "LUT__15505" port: "in[0]" }
	terminal	{ cell: "LUT__15507" port: "in[0]" }
	terminal	{ cell: "LUT__15508" port: "in[0]" }
	terminal	{ cell: "LUT__15509" port: "in[0]" }
	terminal	{ cell: "LUT__15513" port: "in[0]" }
 }
net {
	name: "n11340"
	terminal	{ cell: "LUT__15506" port: "out" }
	terminal	{ cell: "LUT__15507" port: "in[1]" }
	terminal	{ cell: "LUT__15508" port: "in[1]" }
	terminal	{ cell: "LUT__15509" port: "in[1]" }
	terminal	{ cell: "LUT__15513" port: "in[1]" }
 }
net {
	name: "n11341"
	terminal	{ cell: "LUT__15509" port: "out" }
	terminal	{ cell: "LUT__15510" port: "in[0]" }
	terminal	{ cell: "LUT__15511" port: "in[0]" }
	terminal	{ cell: "LUT__15512" port: "in[0]" }
	terminal	{ cell: "LUT__15521" port: "in[0]" }
	terminal	{ cell: "LUT__15523" port: "in[0]" }
 }
net {
	name: "n11342"
	terminal	{ cell: "LUT__15513" port: "out" }
	terminal	{ cell: "LUT__15514" port: "in[0]" }
	terminal	{ cell: "LUT__15517" port: "in[0]" }
	terminal	{ cell: "LUT__15518" port: "in[0]" }
 }
net {
	name: "n11343"
	terminal	{ cell: "LUT__15514" port: "out" }
	terminal	{ cell: "LUT__15515" port: "in[0]" }
 }
net {
	name: "n11344"
	terminal	{ cell: "LUT__15516" port: "out" }
	terminal	{ cell: "LUT__15517" port: "in[1]" }
	terminal	{ cell: "LUT__15518" port: "in[1]" }
 }
net {
	name: "n11345"
	terminal	{ cell: "LUT__15519" port: "out" }
	terminal	{ cell: "LUT__15521" port: "in[1]" }
	terminal	{ cell: "LUT__15522" port: "in[0]" }
 }
net {
	name: "n11346"
	terminal	{ cell: "LUT__15520" port: "out" }
	terminal	{ cell: "LUT__15521" port: "in[2]" }
	terminal	{ cell: "LUT__15522" port: "in[1]" }
 }
net {
	name: "n11347"
	terminal	{ cell: "LUT__15522" port: "out" }
	terminal	{ cell: "LUT__15523" port: "in[1]" }
 }
net {
	name: "n11348"
	terminal	{ cell: "LUT__15530" port: "out" }
	terminal	{ cell: "LUT__15531" port: "in[0]" }
 }
net {
	name: "n11349"
	terminal	{ cell: "LUT__15532" port: "out" }
	terminal	{ cell: "LUT__15533" port: "in[3]" }
 }
net {
	name: "n11350"
	terminal	{ cell: "LUT__15533" port: "out" }
	terminal	{ cell: "LUT__15534" port: "in[3]" }
 }
net {
	name: "n11351"
	terminal	{ cell: "LUT__15534" port: "out" }
	terminal	{ cell: "LUT__15535" port: "in[0]" }
	terminal	{ cell: "LUT__15548" port: "in[0]" }
	terminal	{ cell: "LUT__15549" port: "in[0]" }
	terminal	{ cell: "LUT__15550" port: "in[0]" }
	terminal	{ cell: "LUT__15551" port: "in[0]" }
	terminal	{ cell: "LUT__15552" port: "in[0]" }
 }
net {
	name: "n11352"
	terminal	{ cell: "LUT__15536" port: "out" }
	terminal	{ cell: "LUT__15537" port: "in[1]" }
 }
net {
	name: "n11353"
	terminal	{ cell: "LUT__15537" port: "out" }
	terminal	{ cell: "LUT__15540" port: "in[0]" }
 }
net {
	name: "n11354"
	terminal	{ cell: "LUT__15539" port: "out" }
	terminal	{ cell: "LUT__15540" port: "in[2]" }
	terminal	{ cell: "LUT__15553" port: "in[3]" }
 }
net {
	name: "n11355"
	terminal	{ cell: "LUT__15541" port: "out" }
	terminal	{ cell: "LUT__15542" port: "in[0]" }
 }
net {
	name: "n11356"
	terminal	{ cell: "LUT__15542" port: "out" }
	terminal	{ cell: "LUT__15545" port: "in[0]" }
 }
net {
	name: "n11357"
	terminal	{ cell: "LUT__15543" port: "out" }
	terminal	{ cell: "LUT__15544" port: "in[0]" }
	terminal	{ cell: "LUT__15554" port: "in[1]" }
 }
net {
	name: "n11358"
	terminal	{ cell: "LUT__15544" port: "out" }
	terminal	{ cell: "LUT__15545" port: "in[2]" }
 }
net {
	name: "n11359"
	terminal	{ cell: "LUT__15553" port: "out" }
	terminal	{ cell: "LUT__15554" port: "in[2]" }
 }
net {
	name: "n11360"
	terminal	{ cell: "LUT__15554" port: "out" }
	terminal	{ cell: "LUT__15556" port: "in[0]" }
 }
net {
	name: "n11361"
	terminal	{ cell: "LUT__15555" port: "out" }
	terminal	{ cell: "LUT__15556" port: "in[1]" }
 }
net {
	name: "n11362"
	terminal	{ cell: "LUT__15559" port: "out" }
	terminal	{ cell: "LUT__15561" port: "in[0]" }
	terminal	{ cell: "LUT__15579" port: "in[3]" }
	terminal	{ cell: "LUT__15581" port: "in[0]" }
	terminal	{ cell: "LUT__15585" port: "in[0]" }
	terminal	{ cell: "LUT__15608" port: "in[2]" }
	terminal	{ cell: "LUT__15625" port: "in[2]" }
	terminal	{ cell: "LUT__15671" port: "in[3]" }
 }
net {
	name: "n11363"
	terminal	{ cell: "LUT__15560" port: "out" }
	terminal	{ cell: "LUT__15561" port: "in[1]" }
	terminal	{ cell: "LUT__15671" port: "in[2]" }
 }
net {
	name: "n11364"
	terminal	{ cell: "LUT__15561" port: "out" }
	terminal	{ cell: "LUT__15575" port: "in[2]" }
 }
net {
	name: "n11365"
	terminal	{ cell: "LUT__15562" port: "out" }
	terminal	{ cell: "LUT__15566" port: "in[0]" }
	terminal	{ cell: "LUT__15588" port: "in[0]" }
	terminal	{ cell: "LUT__15604" port: "in[1]" }
	terminal	{ cell: "LUT__15615" port: "in[1]" }
	terminal	{ cell: "LUT__15645" port: "in[3]" }
	terminal	{ cell: "LUT__15654" port: "in[3]" }
	terminal	{ cell: "LUT__15664" port: "in[2]" }
 }
net {
	name: "n11366"
	terminal	{ cell: "LUT__15563" port: "out" }
	terminal	{ cell: "LUT__15566" port: "in[1]" }
	terminal	{ cell: "LUT__15589" port: "in[0]" }
	terminal	{ cell: "LUT__15604" port: "in[2]" }
	terminal	{ cell: "LUT__15615" port: "in[2]" }
	terminal	{ cell: "LUT__15641" port: "in[3]" }
	terminal	{ cell: "LUT__15657" port: "in[2]" }
 }
net {
	name: "n11367"
	terminal	{ cell: "LUT__15564" port: "out" }
	terminal	{ cell: "LUT__15566" port: "in[2]" }
	terminal	{ cell: "LUT__15588" port: "in[1]" }
	terminal	{ cell: "LUT__15606" port: "in[3]" }
	terminal	{ cell: "LUT__15616" port: "in[3]" }
	terminal	{ cell: "LUT__15638" port: "in[1]" }
	terminal	{ cell: "LUT__15660" port: "in[3]" }
	terminal	{ cell: "LUT__15665" port: "in[3]" }
 }
net {
	name: "n11368"
	terminal	{ cell: "LUT__15565" port: "out" }
	terminal	{ cell: "LUT__15566" port: "in[3]" }
	terminal	{ cell: "LUT__15586" port: "in[1]" }
	terminal	{ cell: "LUT__15602" port: "in[1]" }
	terminal	{ cell: "LUT__15644" port: "in[3]" }
	terminal	{ cell: "LUT__15653" port: "in[3]" }
	terminal	{ cell: "LUT__15674" port: "in[2]" }
 }
net {
	name: "n11369"
	terminal	{ cell: "LUT__15566" port: "out" }
	terminal	{ cell: "LUT__15575" port: "in[0]" }
	terminal	{ cell: "LUT__15583" port: "in[1]" }
	terminal	{ cell: "LUT__15584" port: "in[3]" }
 }
net {
	name: "n11370"
	terminal	{ cell: "LUT__15567" port: "out" }
	terminal	{ cell: "LUT__15574" port: "in[0]" }
	terminal	{ cell: "LUT__15584" port: "in[1]" }
	terminal	{ cell: "LUT__15594" port: "in[3]" }
	terminal	{ cell: "LUT__15621" port: "in[0]" }
	terminal	{ cell: "LUT__15631" port: "in[3]" }
	terminal	{ cell: "LUT__15649" port: "in[3]" }
	terminal	{ cell: "LUT__15668" port: "in[0]" }
 }
net {
	name: "n11371"
	terminal	{ cell: "LUT__15568" port: "out" }
	terminal	{ cell: "LUT__15574" port: "in[1]" }
	terminal	{ cell: "LUT__15584" port: "in[2]" }
	terminal	{ cell: "LUT__15592" port: "in[2]" }
	terminal	{ cell: "LUT__15619" port: "in[2]" }
	terminal	{ cell: "LUT__15630" port: "in[3]" }
	terminal	{ cell: "LUT__15661" port: "in[3]" }
	terminal	{ cell: "LUT__15667" port: "in[0]" }
	terminal	{ cell: "LUT__15670" port: "in[1]" }
 }
net {
	name: "n11372"
	terminal	{ cell: "LUT__15569" port: "out" }
	terminal	{ cell: "LUT__15573" port: "in[0]" }
	terminal	{ cell: "LUT__15580" port: "in[1]" }
	terminal	{ cell: "LUT__15597" port: "in[2]" }
	terminal	{ cell: "LUT__15633" port: "in[2]" }
	terminal	{ cell: "LUT__15650" port: "in[3]" }
	terminal	{ cell: "LUT__15666" port: "in[0]" }
 }
net {
	name: "n11373"
	terminal	{ cell: "LUT__15570" port: "out" }
	terminal	{ cell: "LUT__15573" port: "in[1]" }
	terminal	{ cell: "LUT__15598" port: "in[3]" }
	terminal	{ cell: "LUT__15623" port: "in[1]" }
	terminal	{ cell: "LUT__15642" port: "in[2]" }
	terminal	{ cell: "LUT__15658" port: "in[1]" }
	terminal	{ cell: "LUT__15666" port: "in[2]" }
 }
net {
	name: "n11374"
	terminal	{ cell: "LUT__15571" port: "out" }
	terminal	{ cell: "LUT__15573" port: "in[2]" }
	terminal	{ cell: "LUT__15586" port: "in[2]" }
	terminal	{ cell: "LUT__15603" port: "in[0]" }
	terminal	{ cell: "LUT__15606" port: "in[0]" }
	terminal	{ cell: "LUT__15609" port: "in[1]" }
	terminal	{ cell: "LUT__15624" port: "in[0]" }
	terminal	{ cell: "LUT__15637" port: "in[0]" }
	terminal	{ cell: "LUT__15675" port: "in[2]" }
 }
net {
	name: "n11375"
	terminal	{ cell: "LUT__15572" port: "out" }
	terminal	{ cell: "LUT__15573" port: "in[3]" }
	terminal	{ cell: "LUT__15576" port: "in[2]" }
	terminal	{ cell: "LUT__15595" port: "in[2]" }
	terminal	{ cell: "LUT__15617" port: "in[2]" }
	terminal	{ cell: "LUT__15621" port: "in[1]" }
	terminal	{ cell: "LUT__15630" port: "in[2]" }
	terminal	{ cell: "LUT__15631" port: "in[0]" }
	terminal	{ cell: "LUT__15633" port: "in[0]" }
	terminal	{ cell: "LUT__15649" port: "in[1]" }
	terminal	{ cell: "LUT__15650" port: "in[0]" }
	terminal	{ cell: "LUT__15671" port: "in[0]" }
 }
net {
	name: "n11376"
	terminal	{ cell: "LUT__15573" port: "out" }
	terminal	{ cell: "LUT__15574" port: "in[2]" }
	terminal	{ cell: "LUT__15584" port: "in[0]" }
 }
net {
	name: "n11377"
	terminal	{ cell: "LUT__15574" port: "out" }
	terminal	{ cell: "LUT__15575" port: "in[1]" }
	terminal	{ cell: "LUT__15583" port: "in[0]" }
	terminal	{ cell: "LUT__15589" port: "in[2]" }
 }
net {
	name: "n11378"
	terminal	{ cell: "LUT__15576" port: "out" }
	terminal	{ cell: "LUT__15581" port: "in[2]" }
 }
net {
	name: "n11379"
	terminal	{ cell: "LUT__15577" port: "out" }
	terminal	{ cell: "LUT__15580" port: "in[0]" }
	terminal	{ cell: "LUT__15637" port: "in[1]" }
	terminal	{ cell: "LUT__15680" port: "in[0]" }
	terminal	{ cell: "LUT__15681" port: "in[0]" }
	terminal	{ cell: "LUT__15682" port: "in[0]" }
	terminal	{ cell: "LUT__15683" port: "in[0]" }
	terminal	{ cell: "LUT__15684" port: "in[0]" }
	terminal	{ cell: "LUT__15685" port: "in[0]" }
	terminal	{ cell: "LUT__15688" port: "in[0]" }
	terminal	{ cell: "LUT__15691" port: "in[0]" }
	terminal	{ cell: "LUT__15693" port: "in[0]" }
	terminal	{ cell: "LUT__15695" port: "in[0]" }
 }
net {
	name: "n11380"
	terminal	{ cell: "LUT__15578" port: "out" }
	terminal	{ cell: "LUT__15579" port: "in[2]" }
	terminal	{ cell: "LUT__15586" port: "in[0]" }
 }
net {
	name: "n11381"
	terminal	{ cell: "LUT__15579" port: "out" }
	terminal	{ cell: "LUT__15580" port: "in[2]" }
 }
net {
	name: "n11382"
	terminal	{ cell: "LUT__15580" port: "out" }
	terminal	{ cell: "LUT__15581" port: "in[3]" }
 }
net {
	name: "n11383"
	terminal	{ cell: "LUT__15581" port: "out" }
	terminal	{ cell: "LUT__15585" port: "in[2]" }
 }
net {
	name: "n11384"
	terminal	{ cell: "LUT__15582" port: "out" }
	terminal	{ cell: "LUT__15583" port: "in[2]" }
 }
net {
	name: "n11385"
	terminal	{ cell: "LUT__15583" port: "out" }
	terminal	{ cell: "LUT__15585" port: "in[1]" }
 }
net {
	name: "n11386"
	terminal	{ cell: "LUT__15584" port: "out" }
	terminal	{ cell: "LUT__15585" port: "in[3]" }
 }
net {
	name: "n11387"
	terminal	{ cell: "LUT__15585" port: "out" }
	terminal	{ cell: "LUT__15677" port: "in[3]" }
 }
net {
	name: "n11388"
	terminal	{ cell: "LUT__15586" port: "out" }
	terminal	{ cell: "LUT__15589" port: "in[1]" }
 }
net {
	name: "n11389"
	terminal	{ cell: "LUT__15587" port: "out" }
	terminal	{ cell: "LUT__15588" port: "in[2]" }
 }
net {
	name: "n11390"
	terminal	{ cell: "LUT__15588" port: "out" }
	terminal	{ cell: "LUT__15589" port: "in[3]" }
 }
net {
	name: "n11391"
	terminal	{ cell: "LUT__15589" port: "out" }
	terminal	{ cell: "LUT__15611" port: "in[2]" }
 }
net {
	name: "n11392"
	terminal	{ cell: "LUT__15590" port: "out" }
	terminal	{ cell: "LUT__15592" port: "in[0]" }
	terminal	{ cell: "LUT__15594" port: "in[0]" }
	terminal	{ cell: "LUT__15595" port: "in[1]" }
	terminal	{ cell: "LUT__15597" port: "in[1]" }
	terminal	{ cell: "LUT__15598" port: "in[1]" }
	terminal	{ cell: "LUT__15601" port: "in[2]" }
	terminal	{ cell: "LUT__15609" port: "in[2]" }
 }
net {
	name: "n11393"
	terminal	{ cell: "LUT__15591" port: "out" }
	terminal	{ cell: "LUT__15592" port: "in[1]" }
	terminal	{ cell: "LUT__15683" port: "in[1]" }
 }
net {
	name: "n11394"
	terminal	{ cell: "LUT__15592" port: "out" }
	terminal	{ cell: "LUT__15594" port: "in[2]" }
 }
net {
	name: "n11395"
	terminal	{ cell: "LUT__15593" port: "out" }
	terminal	{ cell: "LUT__15594" port: "in[1]" }
	terminal	{ cell: "LUT__15603" port: "in[2]" }
	terminal	{ cell: "LUT__15682" port: "in[1]" }
 }
net {
	name: "n11396"
	terminal	{ cell: "LUT__15594" port: "out" }
	terminal	{ cell: "LUT__15595" port: "in[3]" }
 }
net {
	name: "n11397"
	terminal	{ cell: "LUT__15595" port: "out" }
	terminal	{ cell: "LUT__15611" port: "in[1]" }
 }
net {
	name: "n11398"
	terminal	{ cell: "LUT__15596" port: "out" }
	terminal	{ cell: "LUT__15597" port: "in[0]" }
	terminal	{ cell: "LUT__15598" port: "in[0]" }
	terminal	{ cell: "LUT__15606" port: "in[1]" }
	terminal	{ cell: "LUT__15684" port: "in[1]" }
	terminal	{ cell: "LUT__15685" port: "in[1]" }
	terminal	{ cell: "LUT__15688" port: "in[2]" }
	terminal	{ cell: "LUT__15691" port: "in[1]" }
	terminal	{ cell: "LUT__15693" port: "in[2]" }
	terminal	{ cell: "LUT__15695" port: "in[2]" }
 }
net {
	name: "n11399"
	terminal	{ cell: "LUT__15597" port: "out" }
	terminal	{ cell: "LUT__15610" port: "in[2]" }
	terminal	{ cell: "LUT__15622" port: "in[2]" }
 }
net {
	name: "n11400"
	terminal	{ cell: "LUT__15598" port: "out" }
	terminal	{ cell: "LUT__15602" port: "in[2]" }
 }
net {
	name: "n11401"
	terminal	{ cell: "LUT__15599" port: "out" }
	terminal	{ cell: "LUT__15601" port: "in[0]" }
	terminal	{ cell: "LUT__15603" port: "in[1]" }
	terminal	{ cell: "LUT__15616" port: "in[1]" }
	terminal	{ cell: "LUT__15645" port: "in[1]" }
 }
net {
	name: "n11402"
	terminal	{ cell: "LUT__15600" port: "out" }
	terminal	{ cell: "LUT__15601" port: "in[1]" }
	terminal	{ cell: "LUT__15616" port: "in[2]" }
 }
net {
	name: "n11403"
	terminal	{ cell: "LUT__15601" port: "out" }
	terminal	{ cell: "LUT__15602" port: "in[0]" }
 }
net {
	name: "n11404"
	terminal	{ cell: "LUT__15602" port: "out" }
	terminal	{ cell: "LUT__15610" port: "in[1]" }
	terminal	{ cell: "LUT__15627" port: "in[3]" }
 }
net {
	name: "n11405"
	terminal	{ cell: "LUT__15603" port: "out" }
	terminal	{ cell: "LUT__15604" port: "in[3]" }
 }
net {
	name: "n11406"
	terminal	{ cell: "LUT__15604" port: "out" }
	terminal	{ cell: "LUT__15610" port: "in[0]" }
 }
net {
	name: "n11407"
	terminal	{ cell: "LUT__15605" port: "out" }
	terminal	{ cell: "LUT__15606" port: "in[2]" }
	terminal	{ cell: "LUT__15693" port: "in[1]" }
	terminal	{ cell: "LUT__15695" port: "in[1]" }
 }
net {
	name: "n11408"
	terminal	{ cell: "LUT__15606" port: "out" }
	terminal	{ cell: "LUT__15609" port: "in[0]" }
 }
net {
	name: "n11409"
	terminal	{ cell: "LUT__15607" port: "out" }
	terminal	{ cell: "LUT__15608" port: "in[3]" }
	terminal	{ cell: "LUT__15625" port: "in[3]" }
 }
net {
	name: "n11410"
	terminal	{ cell: "LUT__15608" port: "out" }
	terminal	{ cell: "LUT__15609" port: "in[3]" }
 }
net {
	name: "n11411"
	terminal	{ cell: "LUT__15609" port: "out" }
	terminal	{ cell: "LUT__15610" port: "in[3]" }
 }
net {
	name: "n11412"
	terminal	{ cell: "LUT__15610" port: "out" }
	terminal	{ cell: "LUT__15611" port: "in[0]" }
 }
net {
	name: "n11413"
	terminal	{ cell: "LUT__15611" port: "out" }
	terminal	{ cell: "LUT__15677" port: "in[1]" }
 }
net {
	name: "n11414"
	terminal	{ cell: "LUT__15612" port: "out" }
	terminal	{ cell: "LUT__15614" port: "in[2]" }
	terminal	{ cell: "LUT__15644" port: "in[1]" }
	terminal	{ cell: "LUT__15654" port: "in[1]" }
	terminal	{ cell: "LUT__15664" port: "in[1]" }
	terminal	{ cell: "LUT__15665" port: "in[2]" }
 }
net {
	name: "n11415"
	terminal	{ cell: "LUT__15613" port: "out" }
	terminal	{ cell: "LUT__15614" port: "in[0]" }
	terminal	{ cell: "LUT__15616" port: "in[0]" }
	terminal	{ cell: "LUT__15617" port: "in[0]" }
	terminal	{ cell: "LUT__15624" port: "in[1]" }
 }
net {
	name: "n11416"
	terminal	{ cell: "LUT__15614" port: "out" }
	terminal	{ cell: "LUT__15615" port: "in[3]" }
 }
net {
	name: "n11417"
	terminal	{ cell: "LUT__15615" port: "out" }
	terminal	{ cell: "LUT__15663" port: "in[1]" }
 }
net {
	name: "n11418"
	terminal	{ cell: "LUT__15616" port: "out" }
	terminal	{ cell: "LUT__15627" port: "in[0]" }
 }
net {
	name: "n11419"
	terminal	{ cell: "LUT__15617" port: "out" }
	terminal	{ cell: "LUT__15622" port: "in[0]" }
 }
net {
	name: "n11420"
	terminal	{ cell: "LUT__15618" port: "out" }
	terminal	{ cell: "LUT__15619" port: "in[0]" }
	terminal	{ cell: "LUT__15621" port: "in[3]" }
 }
net {
	name: "n11421"
	terminal	{ cell: "LUT__15619" port: "out" }
	terminal	{ cell: "LUT__15622" port: "in[1]" }
 }
net {
	name: "n11422"
	terminal	{ cell: "LUT__15620" port: "out" }
	terminal	{ cell: "LUT__15621" port: "in[2]" }
 }
net {
	name: "n11423"
	terminal	{ cell: "LUT__15621" port: "out" }
	terminal	{ cell: "LUT__15622" port: "in[3]" }
 }
net {
	name: "n11424"
	terminal	{ cell: "LUT__15622" port: "out" }
	terminal	{ cell: "LUT__15627" port: "in[1]" }
 }
net {
	name: "n11425"
	terminal	{ cell: "LUT__15623" port: "out" }
	terminal	{ cell: "LUT__15626" port: "in[0]" }
 }
net {
	name: "n11426"
	terminal	{ cell: "LUT__15624" port: "out" }
	terminal	{ cell: "LUT__15626" port: "in[1]" }
	terminal	{ cell: "LUT__15655" port: "in[1]" }
 }
net {
	name: "n11427"
	terminal	{ cell: "LUT__15625" port: "out" }
	terminal	{ cell: "LUT__15626" port: "in[2]" }
	terminal	{ cell: "LUT__15655" port: "in[0]" }
 }
net {
	name: "n11428"
	terminal	{ cell: "LUT__15626" port: "out" }
	terminal	{ cell: "LUT__15627" port: "in[2]" }
 }
net {
	name: "n11429"
	terminal	{ cell: "LUT__15627" port: "out" }
	terminal	{ cell: "LUT__15663" port: "in[0]" }
 }
net {
	name: "n11430"
	terminal	{ cell: "LUT__15628" port: "out" }
	terminal	{ cell: "LUT__15630" port: "in[1]" }
	terminal	{ cell: "LUT__15636" port: "in[0]" }
	terminal	{ cell: "LUT__15641" port: "in[0]" }
	terminal	{ cell: "LUT__15642" port: "in[0]" }
	terminal	{ cell: "LUT__15644" port: "in[0]" }
	terminal	{ cell: "LUT__15645" port: "in[0]" }
 }
net {
	name: "n11431"
	terminal	{ cell: "LUT__15629" port: "out" }
	terminal	{ cell: "LUT__15630" port: "in[0]" }
	terminal	{ cell: "LUT__15661" port: "in[1]" }
	terminal	{ cell: "LUT__15667" port: "in[1]" }
 }
net {
	name: "n11432"
	terminal	{ cell: "LUT__15630" port: "out" }
	terminal	{ cell: "LUT__15631" port: "in[2]" }
 }
net {
	name: "n11433"
	terminal	{ cell: "LUT__15631" port: "out" }
	terminal	{ cell: "LUT__15647" port: "in[1]" }
 }
net {
	name: "n11434"
	terminal	{ cell: "LUT__15632" port: "out" }
	terminal	{ cell: "LUT__15633" port: "in[1]" }
	terminal	{ cell: "LUT__15650" port: "in[1]" }
	terminal	{ cell: "LUT__15666" port: "in[3]" }
 }
net {
	name: "n11435"
	terminal	{ cell: "LUT__15633" port: "out" }
	terminal	{ cell: "LUT__15647" port: "in[0]" }
 }
net {
	name: "n11436"
	terminal	{ cell: "LUT__15634" port: "out" }
	terminal	{ cell: "LUT__15636" port: "in[1]" }
	terminal	{ cell: "LUT__15642" port: "in[1]" }
	terminal	{ cell: "LUT__15657" port: "in[0]" }
	terminal	{ cell: "LUT__15658" port: "in[2]" }
	terminal	{ cell: "LUT__15666" port: "in[1]" }
 }
net {
	name: "n11437"
	terminal	{ cell: "LUT__15635" port: "out" }
	terminal	{ cell: "LUT__15636" port: "in[2]" }
 }
net {
	name: "n11438"
	terminal	{ cell: "LUT__15636" port: "out" }
	terminal	{ cell: "LUT__15638" port: "in[2]" }
 }
net {
	name: "n11439"
	terminal	{ cell: "LUT__15637" port: "out" }
	terminal	{ cell: "LUT__15638" port: "in[0]" }
 }
net {
	name: "n11440"
	terminal	{ cell: "LUT__15638" port: "out" }
	terminal	{ cell: "LUT__15647" port: "in[2]" }
 }
net {
	name: "n11441"
	terminal	{ cell: "LUT__15639" port: "out" }
	terminal	{ cell: "LUT__15641" port: "in[1]" }
 }
net {
	name: "n11442"
	terminal	{ cell: "LUT__15640" port: "out" }
	terminal	{ cell: "LUT__15641" port: "in[2]" }
	terminal	{ cell: "LUT__15660" port: "in[1]" }
	terminal	{ cell: "LUT__15665" port: "in[1]" }
 }
net {
	name: "n11443"
	terminal	{ cell: "LUT__15641" port: "out" }
	terminal	{ cell: "LUT__15646" port: "in[0]" }
 }
net {
	name: "n11444"
	terminal	{ cell: "LUT__15642" port: "out" }
	terminal	{ cell: "LUT__15646" port: "in[1]" }
 }
net {
	name: "n11445"
	terminal	{ cell: "LUT__15643" port: "out" }
	terminal	{ cell: "LUT__15644" port: "in[2]" }
 }
net {
	name: "n11446"
	terminal	{ cell: "LUT__15644" port: "out" }
	terminal	{ cell: "LUT__15646" port: "in[2]" }
 }
net {
	name: "n11447"
	terminal	{ cell: "LUT__15645" port: "out" }
	terminal	{ cell: "LUT__15646" port: "in[3]" }
 }
net {
	name: "n11448"
	terminal	{ cell: "LUT__15646" port: "out" }
	terminal	{ cell: "LUT__15647" port: "in[3]" }
 }
net {
	name: "n11449"
	terminal	{ cell: "LUT__15647" port: "out" }
	terminal	{ cell: "LUT__15663" port: "in[2]" }
 }
net {
	name: "n11450"
	terminal	{ cell: "LUT__15648" port: "out" }
	terminal	{ cell: "LUT__15649" port: "in[2]" }
	terminal	{ cell: "LUT__15653" port: "in[0]" }
	terminal	{ cell: "LUT__15654" port: "in[0]" }
	terminal	{ cell: "LUT__15658" port: "in[0]" }
	terminal	{ cell: "LUT__15660" port: "in[0]" }
	terminal	{ cell: "LUT__15661" port: "in[0]" }
 }
net {
	name: "n11451"
	terminal	{ cell: "LUT__15649" port: "out" }
	terminal	{ cell: "LUT__15650" port: "in[2]" }
 }
net {
	name: "n11452"
	terminal	{ cell: "LUT__15650" port: "out" }
	terminal	{ cell: "LUT__15662" port: "in[0]" }
 }
net {
	name: "n11453"
	terminal	{ cell: "LUT__15651" port: "out" }
	terminal	{ cell: "LUT__15653" port: "in[1]" }
 }
net {
	name: "n11454"
	terminal	{ cell: "LUT__15652" port: "out" }
	terminal	{ cell: "LUT__15653" port: "in[2]" }
 }
net {
	name: "n11455"
	terminal	{ cell: "LUT__15653" port: "out" }
	terminal	{ cell: "LUT__15655" port: "in[2]" }
 }
net {
	name: "n11456"
	terminal	{ cell: "LUT__15654" port: "out" }
	terminal	{ cell: "LUT__15655" port: "in[3]" }
 }
net {
	name: "n11457"
	terminal	{ cell: "LUT__15655" port: "out" }
	terminal	{ cell: "LUT__15662" port: "in[1]" }
 }
net {
	name: "n11458"
	terminal	{ cell: "LUT__15656" port: "out" }
	terminal	{ cell: "LUT__15657" port: "in[1]" }
 }
net {
	name: "n11459"
	terminal	{ cell: "LUT__15657" port: "out" }
	terminal	{ cell: "LUT__15658" port: "in[3]" }
	terminal	{ cell: "LUT__15664" port: "in[3]" }
 }
net {
	name: "n11460"
	terminal	{ cell: "LUT__15658" port: "out" }
	terminal	{ cell: "LUT__15662" port: "in[2]" }
 }
net {
	name: "n11461"
	terminal	{ cell: "LUT__15659" port: "out" }
	terminal	{ cell: "LUT__15660" port: "in[2]" }
 }
net {
	name: "n11462"
	terminal	{ cell: "LUT__15660" port: "out" }
	terminal	{ cell: "LUT__15661" port: "in[2]" }
 }
net {
	name: "n11463"
	terminal	{ cell: "LUT__15661" port: "out" }
	terminal	{ cell: "LUT__15662" port: "in[3]" }
 }
net {
	name: "n11464"
	terminal	{ cell: "LUT__15662" port: "out" }
	terminal	{ cell: "LUT__15663" port: "in[3]" }
 }
net {
	name: "n11465"
	terminal	{ cell: "LUT__15663" port: "out" }
	terminal	{ cell: "LUT__15677" port: "in[2]" }
 }
net {
	name: "n11466"
	terminal	{ cell: "LUT__15664" port: "out" }
	terminal	{ cell: "LUT__15676" port: "in[1]" }
 }
net {
	name: "n11467"
	terminal	{ cell: "LUT__15665" port: "out" }
	terminal	{ cell: "LUT__15676" port: "in[0]" }
 }
net {
	name: "n11468"
	terminal	{ cell: "LUT__15666" port: "out" }
	terminal	{ cell: "LUT__15676" port: "in[2]" }
 }
net {
	name: "n11469"
	terminal	{ cell: "LUT__15667" port: "out" }
	terminal	{ cell: "LUT__15669" port: "in[2]" }
 }
net {
	name: "n11470"
	terminal	{ cell: "LUT__15668" port: "out" }
	terminal	{ cell: "LUT__15669" port: "in[1]" }
 }
net {
	name: "n11471"
	terminal	{ cell: "LUT__15669" port: "out" }
	terminal	{ cell: "LUT__15675" port: "in[1]" }
 }
net {
	name: "n11472"
	terminal	{ cell: "LUT__15670" port: "out" }
	terminal	{ cell: "LUT__15671" port: "in[1]" }
 }
net {
	name: "n11473"
	terminal	{ cell: "LUT__15671" port: "out" }
	terminal	{ cell: "LUT__15675" port: "in[0]" }
 }
net {
	name: "n11474"
	terminal	{ cell: "LUT__15672" port: "out" }
	terminal	{ cell: "LUT__15674" port: "in[0]" }
 }
net {
	name: "n11475"
	terminal	{ cell: "LUT__15673" port: "out" }
	terminal	{ cell: "LUT__15674" port: "in[1]" }
 }
net {
	name: "n11476"
	terminal	{ cell: "LUT__15674" port: "out" }
	terminal	{ cell: "LUT__15675" port: "in[3]" }
 }
net {
	name: "n11477"
	terminal	{ cell: "LUT__15675" port: "out" }
	terminal	{ cell: "LUT__15676" port: "in[3]" }
 }
net {
	name: "n11478"
	terminal	{ cell: "LUT__15676" port: "out" }
	terminal	{ cell: "LUT__15677" port: "in[0]" }
 }
net {
	name: "n11479"
	terminal	{ cell: "LUT__15685" port: "out" }
	terminal	{ cell: "LUT__15686" port: "in[0]" }
 }
net {
	name: "n11480"
	terminal	{ cell: "LUT__15687" port: "out" }
	terminal	{ cell: "LUT__15688" port: "in[1]" }
 }
net {
	name: "n11481"
	terminal	{ cell: "LUT__15688" port: "out" }
	terminal	{ cell: "LUT__15689" port: "in[0]" }
 }
net {
	name: "n11482"
	terminal	{ cell: "LUT__15690" port: "out" }
	terminal	{ cell: "LUT__15691" port: "in[2]" }
 }
net {
	name: "n11483"
	terminal	{ cell: "LUT__15691" port: "out" }
	terminal	{ cell: "LUT__15692" port: "in[0]" }
 }
net {
	name: "n11484"
	terminal	{ cell: "LUT__15693" port: "out" }
	terminal	{ cell: "LUT__15694" port: "in[0]" }
 }
net {
	name: "n11485"
	terminal	{ cell: "LUT__15695" port: "out" }
	terminal	{ cell: "LUT__15696" port: "in[0]" }
 }
net {
	name: "n11486"
	terminal	{ cell: "LUT__15697" port: "out" }
	terminal	{ cell: "LUT__15700" port: "in[0]" }
 }
net {
	name: "n11487"
	terminal	{ cell: "LUT__15698" port: "out" }
	terminal	{ cell: "LUT__15700" port: "in[1]" }
 }
net {
	name: "n11488"
	terminal	{ cell: "LUT__15699" port: "out" }
	terminal	{ cell: "LUT__15700" port: "in[2]" }
 }
net {
	name: "n11489"
	terminal	{ cell: "LUT__15700" port: "out" }
	terminal	{ cell: "LUT__15705" port: "in[0]" }
 }
net {
	name: "n11490"
	terminal	{ cell: "LUT__15701" port: "out" }
	terminal	{ cell: "LUT__15702" port: "in[2]" }
 }
net {
	name: "n11491"
	terminal	{ cell: "LUT__15702" port: "out" }
	terminal	{ cell: "LUT__15705" port: "in[1]" }
 }
net {
	name: "n11492"
	terminal	{ cell: "LUT__15703" port: "out" }
	terminal	{ cell: "LUT__15705" port: "in[2]" }
 }
net {
	name: "n11493"
	terminal	{ cell: "LUT__15704" port: "out" }
	terminal	{ cell: "LUT__15705" port: "in[3]" }
 }
net {
	name: "n11494"
	terminal	{ cell: "LUT__15705" port: "out" }
	terminal	{ cell: "LUT__15706" port: "in[0]" }
 }
net {
	name: "n11495"
	terminal	{ cell: "LUT__15707" port: "out" }
	terminal	{ cell: "LUT__15710" port: "in[0]" }
 }
net {
	name: "n11496"
	terminal	{ cell: "LUT__15708" port: "out" }
	terminal	{ cell: "LUT__15710" port: "in[1]" }
 }
net {
	name: "n11497"
	terminal	{ cell: "LUT__15709" port: "out" }
	terminal	{ cell: "LUT__15710" port: "in[2]" }
 }
net {
	name: "n11498"
	terminal	{ cell: "LUT__15710" port: "out" }
	terminal	{ cell: "LUT__15715" port: "in[0]" }
 }
net {
	name: "n11499"
	terminal	{ cell: "LUT__15711" port: "out" }
	terminal	{ cell: "LUT__15712" port: "in[2]" }
 }
net {
	name: "n11500"
	terminal	{ cell: "LUT__15712" port: "out" }
	terminal	{ cell: "LUT__15715" port: "in[1]" }
 }
net {
	name: "n11501"
	terminal	{ cell: "LUT__15713" port: "out" }
	terminal	{ cell: "LUT__15715" port: "in[2]" }
 }
net {
	name: "n11502"
	terminal	{ cell: "LUT__15714" port: "out" }
	terminal	{ cell: "LUT__15715" port: "in[3]" }
 }
net {
	name: "n11503"
	terminal	{ cell: "LUT__15715" port: "out" }
	terminal	{ cell: "LUT__15716" port: "in[0]" }
 }
net {
	name: "n11504"
	terminal	{ cell: "LUT__15717" port: "out" }
	terminal	{ cell: "LUT__15720" port: "in[0]" }
 }
net {
	name: "n11505"
	terminal	{ cell: "LUT__15718" port: "out" }
	terminal	{ cell: "LUT__15720" port: "in[1]" }
 }
net {
	name: "n11506"
	terminal	{ cell: "LUT__15719" port: "out" }
	terminal	{ cell: "LUT__15720" port: "in[2]" }
 }
net {
	name: "n11507"
	terminal	{ cell: "LUT__15720" port: "out" }
	terminal	{ cell: "LUT__15725" port: "in[0]" }
 }
net {
	name: "n11508"
	terminal	{ cell: "LUT__15721" port: "out" }
	terminal	{ cell: "LUT__15722" port: "in[2]" }
 }
net {
	name: "n11509"
	terminal	{ cell: "LUT__15722" port: "out" }
	terminal	{ cell: "LUT__15725" port: "in[1]" }
 }
net {
	name: "n11510"
	terminal	{ cell: "LUT__15723" port: "out" }
	terminal	{ cell: "LUT__15725" port: "in[2]" }
 }
net {
	name: "n11511"
	terminal	{ cell: "LUT__15724" port: "out" }
	terminal	{ cell: "LUT__15725" port: "in[3]" }
 }
net {
	name: "n11512"
	terminal	{ cell: "LUT__15725" port: "out" }
	terminal	{ cell: "LUT__15726" port: "in[0]" }
 }
net {
	name: "n11513"
	terminal	{ cell: "LUT__15727" port: "out" }
	terminal	{ cell: "LUT__15730" port: "in[0]" }
 }
net {
	name: "n11514"
	terminal	{ cell: "LUT__15728" port: "out" }
	terminal	{ cell: "LUT__15730" port: "in[1]" }
 }
net {
	name: "n11515"
	terminal	{ cell: "LUT__15729" port: "out" }
	terminal	{ cell: "LUT__15730" port: "in[2]" }
 }
net {
	name: "n11516"
	terminal	{ cell: "LUT__15730" port: "out" }
	terminal	{ cell: "LUT__15735" port: "in[0]" }
 }
net {
	name: "n11517"
	terminal	{ cell: "LUT__15731" port: "out" }
	terminal	{ cell: "LUT__15732" port: "in[2]" }
 }
net {
	name: "n11518"
	terminal	{ cell: "LUT__15732" port: "out" }
	terminal	{ cell: "LUT__15735" port: "in[1]" }
 }
net {
	name: "n11519"
	terminal	{ cell: "LUT__15733" port: "out" }
	terminal	{ cell: "LUT__15735" port: "in[2]" }
 }
net {
	name: "n11520"
	terminal	{ cell: "LUT__15734" port: "out" }
	terminal	{ cell: "LUT__15735" port: "in[3]" }
 }
net {
	name: "n11521"
	terminal	{ cell: "LUT__15735" port: "out" }
	terminal	{ cell: "LUT__15736" port: "in[0]" }
 }
net {
	name: "n11522"
	terminal	{ cell: "LUT__15737" port: "out" }
	terminal	{ cell: "LUT__15740" port: "in[0]" }
 }
net {
	name: "n11523"
	terminal	{ cell: "LUT__15738" port: "out" }
	terminal	{ cell: "LUT__15740" port: "in[1]" }
 }
net {
	name: "n11524"
	terminal	{ cell: "LUT__15739" port: "out" }
	terminal	{ cell: "LUT__15740" port: "in[2]" }
 }
net {
	name: "n11525"
	terminal	{ cell: "LUT__15740" port: "out" }
	terminal	{ cell: "LUT__15745" port: "in[0]" }
 }
net {
	name: "n11526"
	terminal	{ cell: "LUT__15741" port: "out" }
	terminal	{ cell: "LUT__15742" port: "in[2]" }
 }
net {
	name: "n11527"
	terminal	{ cell: "LUT__15742" port: "out" }
	terminal	{ cell: "LUT__15745" port: "in[1]" }
 }
net {
	name: "n11528"
	terminal	{ cell: "LUT__15743" port: "out" }
	terminal	{ cell: "LUT__15745" port: "in[2]" }
 }
net {
	name: "n11529"
	terminal	{ cell: "LUT__15744" port: "out" }
	terminal	{ cell: "LUT__15745" port: "in[3]" }
 }
net {
	name: "n11530"
	terminal	{ cell: "LUT__15745" port: "out" }
	terminal	{ cell: "LUT__15746" port: "in[0]" }
 }
net {
	name: "n11531"
	terminal	{ cell: "LUT__15747" port: "out" }
	terminal	{ cell: "LUT__15750" port: "in[0]" }
 }
net {
	name: "n11532"
	terminal	{ cell: "LUT__15748" port: "out" }
	terminal	{ cell: "LUT__15750" port: "in[1]" }
 }
net {
	name: "n11533"
	terminal	{ cell: "LUT__15749" port: "out" }
	terminal	{ cell: "LUT__15750" port: "in[2]" }
 }
net {
	name: "n11534"
	terminal	{ cell: "LUT__15750" port: "out" }
	terminal	{ cell: "LUT__15755" port: "in[0]" }
 }
net {
	name: "n11535"
	terminal	{ cell: "LUT__15751" port: "out" }
	terminal	{ cell: "LUT__15752" port: "in[2]" }
 }
net {
	name: "n11536"
	terminal	{ cell: "LUT__15752" port: "out" }
	terminal	{ cell: "LUT__15755" port: "in[1]" }
 }
net {
	name: "n11537"
	terminal	{ cell: "LUT__15753" port: "out" }
	terminal	{ cell: "LUT__15755" port: "in[2]" }
 }
net {
	name: "n11538"
	terminal	{ cell: "LUT__15754" port: "out" }
	terminal	{ cell: "LUT__15755" port: "in[3]" }
 }
net {
	name: "n11539"
	terminal	{ cell: "LUT__15755" port: "out" }
	terminal	{ cell: "LUT__15756" port: "in[0]" }
 }
net {
	name: "n11540"
	terminal	{ cell: "LUT__15757" port: "out" }
	terminal	{ cell: "LUT__15760" port: "in[0]" }
 }
net {
	name: "n11541"
	terminal	{ cell: "LUT__15758" port: "out" }
	terminal	{ cell: "LUT__15760" port: "in[1]" }
 }
net {
	name: "n11542"
	terminal	{ cell: "LUT__15759" port: "out" }
	terminal	{ cell: "LUT__15760" port: "in[2]" }
 }
net {
	name: "n11543"
	terminal	{ cell: "LUT__15760" port: "out" }
	terminal	{ cell: "LUT__15765" port: "in[0]" }
 }
net {
	name: "n11544"
	terminal	{ cell: "LUT__15761" port: "out" }
	terminal	{ cell: "LUT__15762" port: "in[2]" }
 }
net {
	name: "n11545"
	terminal	{ cell: "LUT__15762" port: "out" }
	terminal	{ cell: "LUT__15765" port: "in[1]" }
 }
net {
	name: "n11546"
	terminal	{ cell: "LUT__15763" port: "out" }
	terminal	{ cell: "LUT__15765" port: "in[2]" }
 }
net {
	name: "n11547"
	terminal	{ cell: "LUT__15764" port: "out" }
	terminal	{ cell: "LUT__15765" port: "in[3]" }
 }
net {
	name: "n11548"
	terminal	{ cell: "LUT__15765" port: "out" }
	terminal	{ cell: "LUT__15766" port: "in[0]" }
 }
net {
	name: "n11549"
	terminal	{ cell: "LUT__15767" port: "out" }
	terminal	{ cell: "LUT__15770" port: "in[0]" }
 }
net {
	name: "n11550"
	terminal	{ cell: "LUT__15768" port: "out" }
	terminal	{ cell: "LUT__15770" port: "in[1]" }
 }
net {
	name: "n11551"
	terminal	{ cell: "LUT__15769" port: "out" }
	terminal	{ cell: "LUT__15770" port: "in[2]" }
 }
net {
	name: "n11552"
	terminal	{ cell: "LUT__15770" port: "out" }
	terminal	{ cell: "LUT__15775" port: "in[0]" }
 }
net {
	name: "n11553"
	terminal	{ cell: "LUT__15771" port: "out" }
	terminal	{ cell: "LUT__15772" port: "in[2]" }
 }
net {
	name: "n11554"
	terminal	{ cell: "LUT__15772" port: "out" }
	terminal	{ cell: "LUT__15775" port: "in[1]" }
 }
net {
	name: "n11555"
	terminal	{ cell: "LUT__15773" port: "out" }
	terminal	{ cell: "LUT__15775" port: "in[2]" }
 }
net {
	name: "n11556"
	terminal	{ cell: "LUT__15774" port: "out" }
	terminal	{ cell: "LUT__15775" port: "in[3]" }
 }
net {
	name: "n11557"
	terminal	{ cell: "LUT__15775" port: "out" }
	terminal	{ cell: "LUT__15776" port: "in[0]" }
 }
net {
	name: "n11558"
	terminal	{ cell: "LUT__15777" port: "out" }
	terminal	{ cell: "LUT__15780" port: "in[0]" }
 }
net {
	name: "n11559"
	terminal	{ cell: "LUT__15778" port: "out" }
	terminal	{ cell: "LUT__15780" port: "in[1]" }
 }
net {
	name: "n11560"
	terminal	{ cell: "LUT__15779" port: "out" }
	terminal	{ cell: "LUT__15780" port: "in[2]" }
 }
net {
	name: "n11561"
	terminal	{ cell: "LUT__15780" port: "out" }
	terminal	{ cell: "LUT__15785" port: "in[0]" }
 }
net {
	name: "n11562"
	terminal	{ cell: "LUT__15781" port: "out" }
	terminal	{ cell: "LUT__15782" port: "in[2]" }
 }
net {
	name: "n11563"
	terminal	{ cell: "LUT__15782" port: "out" }
	terminal	{ cell: "LUT__15785" port: "in[1]" }
 }
net {
	name: "n11564"
	terminal	{ cell: "LUT__15783" port: "out" }
	terminal	{ cell: "LUT__15785" port: "in[2]" }
 }
net {
	name: "n11565"
	terminal	{ cell: "LUT__15784" port: "out" }
	terminal	{ cell: "LUT__15785" port: "in[3]" }
 }
net {
	name: "n11566"
	terminal	{ cell: "LUT__15785" port: "out" }
	terminal	{ cell: "LUT__15786" port: "in[0]" }
 }
net {
	name: "n11567"
	terminal	{ cell: "LUT__15787" port: "out" }
	terminal	{ cell: "LUT__15790" port: "in[0]" }
 }
net {
	name: "n11568"
	terminal	{ cell: "LUT__15788" port: "out" }
	terminal	{ cell: "LUT__15790" port: "in[1]" }
 }
net {
	name: "n11569"
	terminal	{ cell: "LUT__15789" port: "out" }
	terminal	{ cell: "LUT__15790" port: "in[2]" }
 }
net {
	name: "n11570"
	terminal	{ cell: "LUT__15790" port: "out" }
	terminal	{ cell: "LUT__15795" port: "in[0]" }
 }
net {
	name: "n11571"
	terminal	{ cell: "LUT__15791" port: "out" }
	terminal	{ cell: "LUT__15792" port: "in[2]" }
 }
net {
	name: "n11572"
	terminal	{ cell: "LUT__15792" port: "out" }
	terminal	{ cell: "LUT__15795" port: "in[1]" }
 }
net {
	name: "n11573"
	terminal	{ cell: "LUT__15793" port: "out" }
	terminal	{ cell: "LUT__15795" port: "in[2]" }
 }
net {
	name: "n11574"
	terminal	{ cell: "LUT__15794" port: "out" }
	terminal	{ cell: "LUT__15795" port: "in[3]" }
 }
net {
	name: "n11575"
	terminal	{ cell: "LUT__15795" port: "out" }
	terminal	{ cell: "LUT__15796" port: "in[0]" }
 }
net {
	name: "n11576"
	terminal	{ cell: "LUT__15797" port: "out" }
	terminal	{ cell: "LUT__15800" port: "in[0]" }
 }
net {
	name: "n11577"
	terminal	{ cell: "LUT__15798" port: "out" }
	terminal	{ cell: "LUT__15800" port: "in[1]" }
 }
net {
	name: "n11578"
	terminal	{ cell: "LUT__15799" port: "out" }
	terminal	{ cell: "LUT__15800" port: "in[2]" }
 }
net {
	name: "n11579"
	terminal	{ cell: "LUT__15800" port: "out" }
	terminal	{ cell: "LUT__15805" port: "in[0]" }
 }
net {
	name: "n11580"
	terminal	{ cell: "LUT__15801" port: "out" }
	terminal	{ cell: "LUT__15802" port: "in[2]" }
 }
net {
	name: "n11581"
	terminal	{ cell: "LUT__15802" port: "out" }
	terminal	{ cell: "LUT__15805" port: "in[1]" }
 }
net {
	name: "n11582"
	terminal	{ cell: "LUT__15803" port: "out" }
	terminal	{ cell: "LUT__15805" port: "in[2]" }
 }
net {
	name: "n11583"
	terminal	{ cell: "LUT__15804" port: "out" }
	terminal	{ cell: "LUT__15805" port: "in[3]" }
 }
net {
	name: "n11584"
	terminal	{ cell: "LUT__15805" port: "out" }
	terminal	{ cell: "LUT__15806" port: "in[0]" }
 }
net {
	name: "n11585"
	terminal	{ cell: "LUT__15807" port: "out" }
	terminal	{ cell: "LUT__15810" port: "in[0]" }
 }
net {
	name: "n11586"
	terminal	{ cell: "LUT__15808" port: "out" }
	terminal	{ cell: "LUT__15810" port: "in[1]" }
 }
net {
	name: "n11587"
	terminal	{ cell: "LUT__15809" port: "out" }
	terminal	{ cell: "LUT__15810" port: "in[2]" }
 }
net {
	name: "n11588"
	terminal	{ cell: "LUT__15810" port: "out" }
	terminal	{ cell: "LUT__15815" port: "in[0]" }
 }
net {
	name: "n11589"
	terminal	{ cell: "LUT__15811" port: "out" }
	terminal	{ cell: "LUT__15812" port: "in[2]" }
 }
net {
	name: "n11590"
	terminal	{ cell: "LUT__15812" port: "out" }
	terminal	{ cell: "LUT__15815" port: "in[1]" }
 }
net {
	name: "n11591"
	terminal	{ cell: "LUT__15813" port: "out" }
	terminal	{ cell: "LUT__15815" port: "in[2]" }
 }
net {
	name: "n11592"
	terminal	{ cell: "LUT__15814" port: "out" }
	terminal	{ cell: "LUT__15815" port: "in[3]" }
 }
net {
	name: "n11593"
	terminal	{ cell: "LUT__15815" port: "out" }
	terminal	{ cell: "LUT__15816" port: "in[0]" }
 }
net {
	name: "n11594"
	terminal	{ cell: "LUT__15817" port: "out" }
	terminal	{ cell: "LUT__15820" port: "in[0]" }
 }
net {
	name: "n11595"
	terminal	{ cell: "LUT__15818" port: "out" }
	terminal	{ cell: "LUT__15820" port: "in[1]" }
 }
net {
	name: "n11596"
	terminal	{ cell: "LUT__15819" port: "out" }
	terminal	{ cell: "LUT__15820" port: "in[2]" }
 }
net {
	name: "n11597"
	terminal	{ cell: "LUT__15820" port: "out" }
	terminal	{ cell: "LUT__15825" port: "in[0]" }
 }
net {
	name: "n11598"
	terminal	{ cell: "LUT__15821" port: "out" }
	terminal	{ cell: "LUT__15822" port: "in[2]" }
 }
net {
	name: "n11599"
	terminal	{ cell: "LUT__15822" port: "out" }
	terminal	{ cell: "LUT__15825" port: "in[1]" }
 }
net {
	name: "n11600"
	terminal	{ cell: "LUT__15823" port: "out" }
	terminal	{ cell: "LUT__15825" port: "in[2]" }
 }
net {
	name: "n11601"
	terminal	{ cell: "LUT__15824" port: "out" }
	terminal	{ cell: "LUT__15825" port: "in[3]" }
 }
net {
	name: "n11602"
	terminal	{ cell: "LUT__15825" port: "out" }
	terminal	{ cell: "LUT__15826" port: "in[0]" }
 }
net {
	name: "n11603"
	terminal	{ cell: "LUT__15827" port: "out" }
	terminal	{ cell: "LUT__15830" port: "in[0]" }
 }
net {
	name: "n11604"
	terminal	{ cell: "LUT__15828" port: "out" }
	terminal	{ cell: "LUT__15830" port: "in[1]" }
 }
net {
	name: "n11605"
	terminal	{ cell: "LUT__15829" port: "out" }
	terminal	{ cell: "LUT__15830" port: "in[2]" }
 }
net {
	name: "n11606"
	terminal	{ cell: "LUT__15830" port: "out" }
	terminal	{ cell: "LUT__15835" port: "in[0]" }
 }
net {
	name: "n11607"
	terminal	{ cell: "LUT__15831" port: "out" }
	terminal	{ cell: "LUT__15832" port: "in[2]" }
 }
net {
	name: "n11608"
	terminal	{ cell: "LUT__15832" port: "out" }
	terminal	{ cell: "LUT__15835" port: "in[1]" }
 }
net {
	name: "n11609"
	terminal	{ cell: "LUT__15833" port: "out" }
	terminal	{ cell: "LUT__15835" port: "in[2]" }
 }
net {
	name: "n11610"
	terminal	{ cell: "LUT__15834" port: "out" }
	terminal	{ cell: "LUT__15835" port: "in[3]" }
 }
net {
	name: "n11611"
	terminal	{ cell: "LUT__15835" port: "out" }
	terminal	{ cell: "LUT__15836" port: "in[0]" }
 }
net {
	name: "n11612"
	terminal	{ cell: "LUT__15837" port: "out" }
	terminal	{ cell: "LUT__15840" port: "in[0]" }
 }
net {
	name: "n11613"
	terminal	{ cell: "LUT__15838" port: "out" }
	terminal	{ cell: "LUT__15840" port: "in[1]" }
 }
net {
	name: "n11614"
	terminal	{ cell: "LUT__15839" port: "out" }
	terminal	{ cell: "LUT__15840" port: "in[2]" }
 }
net {
	name: "n11615"
	terminal	{ cell: "LUT__15840" port: "out" }
	terminal	{ cell: "LUT__15845" port: "in[0]" }
 }
net {
	name: "n11616"
	terminal	{ cell: "LUT__15841" port: "out" }
	terminal	{ cell: "LUT__15842" port: "in[2]" }
 }
net {
	name: "n11617"
	terminal	{ cell: "LUT__15842" port: "out" }
	terminal	{ cell: "LUT__15845" port: "in[1]" }
 }
net {
	name: "n11618"
	terminal	{ cell: "LUT__15843" port: "out" }
	terminal	{ cell: "LUT__15845" port: "in[2]" }
 }
net {
	name: "n11619"
	terminal	{ cell: "LUT__15844" port: "out" }
	terminal	{ cell: "LUT__15845" port: "in[3]" }
 }
net {
	name: "n11620"
	terminal	{ cell: "LUT__15845" port: "out" }
	terminal	{ cell: "LUT__15846" port: "in[0]" }
 }
net {
	name: "n11621"
	terminal	{ cell: "LUT__15849" port: "out" }
	terminal	{ cell: "LUT__15851" port: "in[0]" }
 }
net {
	name: "n11622"
	terminal	{ cell: "LUT__15850" port: "out" }
	terminal	{ cell: "LUT__15851" port: "in[1]" }
 }
net {
	name: "iVCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iVCLK" port: "inpad" }
	terminal	{ cell: "rVRST~FF" port: "CLK" }
	terminal	{ cell: "rnVRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511De~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "iVCLK~CLKOUT~2~605" port: "outpad" }
	terminal	{ cell: "iVCLK~CLKOUT~333~329" port: "outpad" }
 }
net {
	name: "pll_inst1_LOCKED"
	terminal	{ cell: "pll_inst1_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__15289" port: "in[0]" }
	terminal	{ cell: "LUT__15089" port: "in[0]" }
 }
net {
	name: "iBCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iBCLK" port: "inpad" }
	terminal	{ cell: "rBRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RCLK" }
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "out" }
 }
net {
	name: "iSCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iSCLK" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "CLK" }
	terminal	{ cell: "oLed[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "CLK" }
	terminal	{ cell: "rSRST_2~FF" port: "CLK" }
	terminal	{ cell: "la0_probe1[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe9~FF" port: "CLK" }
	terminal	{ cell: "la0_probe18~FF" port: "CLK" }
	terminal	{ cell: "la0_probe11~FF" port: "CLK" }
	terminal	{ cell: "la0_probe3~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0~FF" port: "CLK" }
	terminal	{ cell: "la0_probe22~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12~FF" port: "CLK" }
	terminal	{ cell: "la0_probe10~FF" port: "CLK" }
	terminal	{ cell: "la0_probe21~FF" port: "CLK" }
	terminal	{ cell: "la0_probe8~FF" port: "CLK" }
	terminal	{ cell: "la0_probe19[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15~FF" port: "CLK" }
	terminal	{ cell: "la0_probe14[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe20~FF" port: "CLK" }
	terminal	{ cell: "la0_probe7~FF" port: "CLK" }
	terminal	{ cell: "la0_probe17~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6~FF" port: "CLK" }
	terminal	{ cell: "la0_probe5~FF" port: "CLK" }
	terminal	{ cell: "la0_probe16~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "CLK" }
	terminal	{ cell: "wVideoVd~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe1[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe19[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe19[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe19[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe19[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe19[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe19[6]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe19[7]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe14[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe14[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe14[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe14[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe14[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe14[6]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe14[7]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2[6]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2[7]~FF" port: "CLK" }
	terminal	{ cell: "wVideofull~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i40_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i35_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i36_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i37_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i38_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i39_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S1" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLK" }
 }
net {
	name: "iPushSw[0]"
	terminal	{ cell: "iPushSw[0]" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "SR" }
	terminal	{ cell: "rBRST~FF" port: "SR" }
	terminal	{ cell: "rVRST~FF" port: "SR" }
	terminal	{ cell: "rnVRST~FF" port: "SR" }
	terminal	{ cell: "rSRST_2~FF" port: "SR" }
 }
net {
	name: "MipiDphyRx1_STOPSTATE_CLK"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_CLK" port: "inpad" }
	terminal	{ cell: "la0_probe13~FF" port: "D" }
 }
net {
	name: "oTestPort[2]"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[2]" port: "outpad" }
 }
net {
	name: "oTestPort[10]"
	terminal	{ cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[10]" port: "outpad" }
	terminal	{ cell: "la0_probe21~FF" port: "D" }
 }
net {
	name: "oTestPort[7]"
	terminal	{ cell: "MipiDphyRx1_RX_CLK_ACTIVE_HS" port: "inpad" }
	terminal	{ cell: "oTestPort[7]" port: "outpad" }
	terminal	{ cell: "la0_probe10~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_CONTENTION_LP1"
	terminal	{ cell: "MipiDphyRx1_ERR_CONTENTION_LP1" port: "inpad" }
	terminal	{ cell: "la0_probe22~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_STOPSTATE_LAN0"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "in" }
	terminal	{ cell: "la0_probe9~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_CONTENTION_LP0"
	terminal	{ cell: "MipiDphyRx1_ERR_CONTENTION_LP0" port: "inpad" }
	terminal	{ cell: "la0_probe0~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_DIRECTION"
	terminal	{ cell: "MipiDphyRx1_DIRECTION" port: "inpad" }
	terminal	{ cell: "la0_probe4~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_TRIGGER_ESC[0]"
	terminal	{ cell: "MipiDphyRx1_RX_TRIGGER_ESC[0]" port: "inpad" }
	terminal	{ cell: "la0_probe3~FF" port: "D" }
 }
net {
	name: "oTestPort[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "in" }
	terminal	{ cell: "oTestPort[4]" port: "outpad" }
	terminal	{ cell: "la0_probe19[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "D" }
	terminal	{ cell: "la0_probe19[1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_ESC_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_ESC_LAN0" port: "inpad" }
	terminal	{ cell: "la0_probe18~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_ERR_SYNC_ESC"
	terminal	{ cell: "MipiDphyRx1_RX_ERR_SYNC_ESC" port: "inpad" }
	terminal	{ cell: "la0_probe16~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_VALID_ESC"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_ESC" port: "inpad" }
	terminal	{ cell: "la0_probe5~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_ESC[0]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_ESC[0]" port: "inpad" }
	terminal	{ cell: "la0_probe2[0]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_ESC[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_ESC[1]" port: "inpad" }
	terminal	{ cell: "la0_probe2[1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "D" }
	terminal	{ cell: "la0_probe19[2]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "D" }
	terminal	{ cell: "la0_probe19[3]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "D" }
	terminal	{ cell: "la0_probe19[4]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "D" }
	terminal	{ cell: "la0_probe19[5]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "D" }
	terminal	{ cell: "la0_probe19[6]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "D" }
	terminal	{ cell: "la0_probe19[7]~FF" port: "D" }
 }
net {
	name: "oTestPort[3]"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[3]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" port: "in" }
	terminal	{ cell: "la0_probe15~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_ESC[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_ESC[2]" port: "inpad" }
	terminal	{ cell: "la0_probe2[2]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_SYNC_HS_LAN1"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN1" port: "in" }
	terminal	{ cell: "la0_probe1[1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_LP_CLK"
	terminal	{ cell: "MipiDphyRx1_LP_CLK" port: "inpad" }
	terminal	{ cell: "la0_probe17~FF" port: "D" }
 }
net {
	name: "oTestPort[0]"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[0]" port: "outpad" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "D" }
	terminal	{ cell: "la0_probe1[0]~FF" port: "D" }
	terminal	{ cell: "LUT__15092" port: "in[1]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_ESC[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_ESC[3]" port: "inpad" }
	terminal	{ cell: "la0_probe2[3]~FF" port: "D" }
 }
net {
	name: "oTestPort[25]"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[25]" port: "outpad" }
 }
net {
	name: "oTestPort[24]"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[24]" port: "outpad" }
	terminal	{ cell: "la0_probe8~FF" port: "D" }
	terminal	{ cell: "LUT__15092" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_ESC[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_ESC[4]" port: "inpad" }
	terminal	{ cell: "la0_probe2[4]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_ESC[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_ESC[5]" port: "inpad" }
	terminal	{ cell: "la0_probe2[5]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_ESC[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_ESC[6]" port: "inpad" }
	terminal	{ cell: "la0_probe2[6]~FF" port: "D" }
 }
net {
	name: "jtag_inst2_UPDATE"
	terminal	{ cell: "jtag_inst2_UPDATE" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__4979" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4991" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4999" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5029" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5032" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5033" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5038" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5042" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5383" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5387" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6018" port: "in[2]" }
 }
net {
	name: "jtag_inst2_TDI"
	terminal	{ cell: "jtag_inst2_TDI" port: "inpad" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5399" port: "in[1]" }
 }
net {
	name: "jtag_inst2_SHIFT"
	terminal	{ cell: "jtag_inst2_SHIFT" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__5089" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6019" port: "in[1]" }
 }
net {
	name: "jtag_inst2_SEL"
	terminal	{ cell: "jtag_inst2_SEL" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__6018" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6019" port: "in[0]" }
 }
net {
	name: "jtag_inst2_RESET"
	terminal	{ cell: "jtag_inst2_RESET" port: "inpad" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[19].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[20].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[21].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[22].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "SR" }
 }
net {
	name: "jtag_inst2_CAPTURE"
	terminal	{ cell: "jtag_inst2_CAPTURE" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__5030" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5089" port: "in[0]" }
 }
net {
	name: "oTestPort[17]"
	type: GLOBAL_CLOCK
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS" port: "inpad" }
	terminal	{ cell: "oTestPort[17]" port: "outpad" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12~FF" port: "D" }
	terminal	{ cell: "wCddFifoFull~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WCLK" }
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "out" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_ESC[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_ESC[7]" port: "inpad" }
	terminal	{ cell: "la0_probe2[7]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_LPDT_ESC"
	terminal	{ cell: "MipiDphyRx1_RX_LPDT_ESC" port: "inpad" }
	terminal	{ cell: "la0_probe6~FF" port: "D" }
 }
net {
	name: "iAdv7511Scl"
	terminal	{ cell: "iAdv7511Scl" port: "in" }
	terminal	{ cell: "LUT__15299" port: "in[0]" }
	terminal	{ cell: "LUT__15326" port: "in[0]" }
 }
net {
	name: "iAdv7511Sda"
	terminal	{ cell: "iAdv7511Sda" port: "in" }
	terminal	{ cell: "LUT__15305" port: "in[0]" }
	terminal	{ cell: "LUT__15313" port: "in[1]" }
	terminal	{ cell: "LUT__15315" port: "in[0]" }
	terminal	{ cell: "LUT__15318" port: "in[0]" }
	terminal	{ cell: "LUT__15320" port: "in[0]" }
	terminal	{ cell: "LUT__15463" port: "in[2]" }
 }
net {
	name: "MipiDphyRx1_ERR_CONTROL_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_CONTROL_LAN0" port: "inpad" }
	terminal	{ cell: "la0_probe11~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0" port: "in" }
	terminal	{ cell: "la0_probe7~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_SOT_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_HS_LAN0" port: "in" }
	terminal	{ cell: "la0_probe20~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "in" }
	terminal	{ cell: "la0_probe14[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "D" }
	terminal	{ cell: "la0_probe14[1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "D" }
	terminal	{ cell: "la0_probe14[2]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "D" }
	terminal	{ cell: "la0_probe14[3]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "D" }
	terminal	{ cell: "la0_probe14[4]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "D" }
	terminal	{ cell: "la0_probe14[5]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "D" }
	terminal	{ cell: "la0_probe14[6]~FF" port: "D" }
 }
net {
	name: "pll_inst2_LOCKED"
	terminal	{ cell: "pll_inst2_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__15089" port: "in[1]" }
 }
net {
	name: "oTestPort[1]"
	terminal	{ cell: "MipiDphyRx1_RX_CLK_ESC_LAN0" port: "inpad" }
	terminal	{ cell: "oTestPort[1]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "D" }
	terminal	{ cell: "la0_probe14[7]~FF" port: "D" }
 }
net {
	name: "iCfgCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iCfgCLK" port: "inpad" }
	terminal	{ cell: "iCfgCLK~CLKOUT~1~37" port: "outpad" }
 }
net {
	name: "iFBCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iFBCLK" port: "inpad" }
	terminal	{ cell: "iFBCLK~CLKOUT~102~1" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "OUT" }
	terminal	{ cell: "pt_input_flop_0" port: "CLK" }
	terminal	{ cell: "pt_input_flop_1" port: "CLK" }
	terminal	{ cell: "pt_input_flop_2" port: "CLK" }
	terminal	{ cell: "pt_input_flop_10" port: "CLK" }
	terminal	{ cell: "pt_input_flop_9" port: "CLK" }
	terminal	{ cell: "pt_input_flop_8" port: "CLK" }
	terminal	{ cell: "pt_input_flop_7" port: "CLK" }
	terminal	{ cell: "pt_input_flop_6" port: "CLK" }
	terminal	{ cell: "pt_input_flop_5" port: "CLK" }
	terminal	{ cell: "pt_input_flop_4" port: "CLK" }
	terminal	{ cell: "pt_input_flop_3" port: "CLK" }
	terminal	{ cell: "pt_input_flop_18" port: "CLK" }
	terminal	{ cell: "pt_input_flop_17" port: "CLK" }
	terminal	{ cell: "pt_input_flop_16" port: "CLK" }
	terminal	{ cell: "pt_input_flop_15" port: "CLK" }
	terminal	{ cell: "pt_input_flop_14" port: "CLK" }
	terminal	{ cell: "pt_input_flop_13" port: "CLK" }
	terminal	{ cell: "pt_input_flop_12" port: "CLK" }
	terminal	{ cell: "pt_input_flop_11" port: "CLK" }
	terminal	{ cell: "pt_input_flop_19" port: "CLK" }
	terminal	{ cell: "pt_input_flop_20" port: "CLK" }
	terminal	{ cell: "pt_input_flop_21" port: "CLK" }
	terminal	{ cell: "pt_input_flop_22" port: "CLK" }
	terminal	{ cell: "pt_input_flop_23" port: "CLK" }
	terminal	{ cell: "pt_input_flop_24" port: "CLK" }
	terminal	{ cell: "pt_input_flop_25" port: "CLK" }
	terminal	{ cell: "pt_input_flop_26" port: "CLK" }
	terminal	{ cell: "pt_output_flop_29" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~334_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "OUT" }
	terminal	{ cell: "pt_input_flop_28" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~335_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "OUT" }
	terminal	{ cell: "pt_input_flop_27" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~336_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "OUT" }
	terminal	{ cell: "pt_output_flop_31" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~337_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "OUT" }
	terminal	{ cell: "pt_output_flop_30" port: "CLK" }
 }
net {
	name: "pt_input_flop_0_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_0" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_1_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_1" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_10_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_10" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_11_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_11" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_12_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_12" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_13_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_13" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_14_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_14" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_15_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_15" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_16_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_16" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_17_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_17" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_18_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_18" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_19_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_19" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_2_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_2" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_20_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_20" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_21_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_21" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_22_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_22" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_23_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_23" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_24_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_24" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_25_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_25" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_26_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_26" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_27_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_27" port: "Q" }
	terminal	{ cell: "iAdv7511Scl" port: "IN" }
 }
net {
	name: "pt_input_flop_28_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_28" port: "Q" }
	terminal	{ cell: "iAdv7511Sda" port: "IN" }
 }
net {
	name: "pt_input_flop_3_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_3" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_4_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_4" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_5_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_5" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_6_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_6" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_7_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_7" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_8_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_8" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_9_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_9" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "IN" }
 }
net {
	name: "MipiDphyRx1_RST0_N_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "OUT" }
	terminal	{ cell: "pt_output_flop_29" port: "D" }
 }
net {
	name: "oAdv7511SclOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SclOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_30" port: "D" }
 }
net {
	name: "oAdv7511SdaOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SdaOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_31" port: "D" }
 }
