$date
	Wed Jun 03 07:39:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module xor1 $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$scope module and_1 $end
$var wire 1 % a $end
$var wire 1 " x $end
$var wire 1 & y $end
$upscope $end
$scope module and_2 $end
$var wire 1 $ a $end
$var wire 1 # y $end
$var wire 1 ' x $end
$upscope $end
$scope module not_a $end
$var wire 1 ' a $end
$var wire 1 " x $end
$upscope $end
$scope module not_b $end
$var wire 1 & a $end
$var wire 1 # x $end
$upscope $end
$scope module or_1 $end
$var wire 1 ! a $end
$var wire 1 % x $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
0%
0$
0#
0"
0!
$end
#20000
1!
1%
0'
1"
#40000
0!
0%
0&
1#
#60000
1!
1$
1'
0"
#80000
