WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2516784 heartbeat IPC: 3.973 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5033289 heartbeat IPC: 3.974 cumulative IPC: 3.974 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6291364 cumulative IPC: 3.974 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6291364 cumulative IPC: 3.974 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 15051951 heartbeat IPC: 0.9981 cumulative IPC: 0.5707 (Simulation time: 00 hr 01 min 30 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_43.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 32165356 heartbeat IPC: 0.5843 cumulative IPC: 0.5797 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 49212676 heartbeat IPC: 0.5866 cumulative IPC: 0.5825 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 66313093 heartbeat IPC: 0.5848 cumulative IPC: 0.5831 (Simulation time: 00 hr 04 min 50 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_43.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 83309041 heartbeat IPC: 0.5884 cumulative IPC: 0.5843 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 100407308 heartbeat IPC: 0.5849 cumulative IPC: 0.5844 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 117493060 heartbeat IPC: 0.5853 cumulative IPC: 0.5845 (Simulation time: 00 hr 08 min 09 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_43.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 134490578 heartbeat IPC: 0.5883 cumulative IPC: 0.585 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 151541042 heartbeat IPC: 0.5865 cumulative IPC: 0.5852 (Simulation time: 00 hr 10 min 21 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 168623402 heartbeat IPC: 0.5854 cumulative IPC: 0.5852 (Simulation time: 00 hr 11 min 28 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_43.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 170799601 cumulative IPC: 0.5855 (Simulation time: 00 hr 12 min 01 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 170799601 cumulative IPC: 0.5855 (Simulation time: 00 hr 12 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_43.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5855 instructions: 100000000 cycles: 170799601
CPU 0 Branch Prediction Accuracy: 71.06% MPKI: 51.5 Average ROB Occupancy at Mispredict: 5.104
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.22
BRANCH_INDIRECT: 35.9
BRANCH_CONDITIONAL: 9.53
BRANCH_DIRECT_CALL: 1.56
BRANCH_INDIRECT_CALL: 2.25
BRANCH_RETURN: 1.07

L1D TOTAL        ACCESS:   34249755 HIT:   30134347 MISS:    4115408
L1D LOAD         ACCESS:   21242680 HIT:   19049180 MISS:    2193500
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12906296 HIT:   11083942 MISS:    1822354
L1D TRANSLATION  ACCESS:     100779 HIT:       1225 MISS:      99554
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 11.57 cycles
L1I TOTAL        ACCESS:    9950209 HIT:    4557666 MISS:    5392543
L1I LOAD         ACCESS:    9950209 HIT:    4557666 MISS:    5392543
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 10.91 cycles
L2C TOTAL        ACCESS:    8094389 HIT:    6559306 MISS:    1535083
L2C LOAD         ACCESS:    6250226 HIT:    5085672 MISS:    1164554
L2C RFO          ACCESS:     674238 HIT:     480436 MISS:     193802
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1070543 HIT:     968303 MISS:     102240
L2C TRANSLATION  ACCESS:      99382 HIT:      24895 MISS:      74487
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 25.07 cycles
LLC TOTAL        ACCESS:    1745097 HIT:    1681543 MISS:      63554
LLC LOAD         ACCESS:    1164553 HIT:    1125476 MISS:      39077
LLC RFO          ACCESS:     193801 HIT:     187653 MISS:       6148
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     312256 HIT:     309512 MISS:       2744
LLC TRANSLATION  ACCESS:      74487 HIT:      58902 MISS:      15585
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 153.6 cycles
cpu0_DTLB TOTAL        ACCESS:   27436926 HIT:   26319800 MISS:    1117126
cpu0_DTLB LOAD         ACCESS:   27436926 HIT:   26319800 MISS:    1117126
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.41 cycles
cpu0_ITLB TOTAL        ACCESS:    8909861 HIT:    7473895 MISS:    1435966
cpu0_ITLB LOAD         ACCESS:    8909861 HIT:    7473895 MISS:    1435966
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.041 cycles
cpu0_STLB TOTAL        ACCESS:    1672169 HIT:    1613333 MISS:      58836
cpu0_STLB LOAD         ACCESS:    1672169 HIT:    1613333 MISS:      58836
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 98.52 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      15423
  ROW_BUFFER_MISS:      45386
 AVG DBUS CONGESTED CYCLE: 3.905
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2357
  FULL:      12307
