// Seed: 1399008396
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0();
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1,
    input  wire  id_2
);
  wire id_4;
  or (id_1, id_2, id_4);
  module_0();
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  supply1 id_3;
  tri id_4;
  wand id_5 = 1;
  or (id_1, id_3, id_4, id_5, id_6, id_7);
  wire id_6;
  wor  id_7 = 1;
  assign id_4 = 1;
  module_0();
  assign id_5 = id_3;
endmodule
