# Author: Vincenzo Maisto <vincenzo.maisto2@unina.it>
# Description: Mark nets in the post-syntesis netlist for debug

# System master AXI interface
#set_property MARK_DEBUG 1 [get_nets sys_master_u/m_axi_rvalid*]
