<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>
time_elapsed: 0.012s
ram usage: 9548 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e parallel_if <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:8</a>:14-18:
   | 
   | if (reset == 1&#39;b0) begin
   |              ^^^^       
   = note: Casts `1&#39;b0` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:8</a>:14-18:
   | 
   | if (reset == 1&#39;b0) begin
   |              ^^^^       

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:9</a>:15-22:
   | 
   |    counter &lt;= 4&#39;b0000; 
   |               ^^^^^^^  
   = note: Casts `4&#39;b0000` from `bit [3:0]` to `logic [3:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:9</a>:15-22:
   | 
   |    counter &lt;= 4&#39;b0000; 
   |               ^^^^^^^  

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>:17-21:
   | 
   |   if (enable == 1&#39;b1 &amp;&amp; up_en == 1&#39;b1) begin
   |                 ^^^^                        
   = note: Casts `1&#39;b1` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>:17-21:
   | 
   |   if (enable == 1&#39;b1 &amp;&amp; up_en == 1&#39;b1) begin
   |                 ^^^^                        

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>:34-38:
   | 
   |   if (enable == 1&#39;b1 &amp;&amp; up_en == 1&#39;b1) begin
   |                                  ^^^^       
   = note: Casts `1&#39;b1` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>:34-38:
   | 
   |   if (enable == 1&#39;b1 &amp;&amp; up_en == 1&#39;b1) begin
   |                                  ^^^^       

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:13</a>:26-30:
   | 
   |     counter &lt;= counter + 1&#39;b1;
   |                          ^^^^ 
   = note: Casts `1&#39;b1` from `bit [3:0]` to `logic [3:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:13</a>:26-30:
   | 
   |     counter &lt;= counter + 1&#39;b1;
   |                          ^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:13</a>:26-30:
   | 
   |     counter &lt;= counter + 1&#39;b1;
   |                          ^^^^ 
   = note: Casts `1&#39;b1` from `bit [0:0]` to `bit [3:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:13</a>:26-30:
   | 
   |     counter &lt;= counter + 1&#39;b1;
   |                          ^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>:17-21:
   | 
   |   if (enable == 1&#39;b1 &amp;&amp; down_en == 1&#39;b1) begin
   |                 ^^^^                          
   = note: Casts `1&#39;b1` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>:17-21:
   | 
   |   if (enable == 1&#39;b1 &amp;&amp; down_en == 1&#39;b1) begin
   |                 ^^^^                          

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>:36-40:
   | 
   |   if (enable == 1&#39;b1 &amp;&amp; down_en == 1&#39;b1) begin
   |                                    ^^^^       
   = note: Casts `1&#39;b1` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>:36-40:
   | 
   |   if (enable == 1&#39;b1 &amp;&amp; down_en == 1&#39;b1) begin
   |                                    ^^^^       

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:17</a>:26-30:
   | 
   |     counter &lt;= counter - 1&#39;b1;
   |                          ^^^^ 
   = note: Casts `1&#39;b1` from `bit [3:0]` to `logic [3:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:17</a>:26-30:
   | 
   |     counter &lt;= counter - 1&#39;b1;
   |                          ^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:17</a>:26-30:
   | 
   |     counter &lt;= counter - 1&#39;b1;
   |                          ^^^^ 
   = note: Casts `1&#39;b1` from `bit [0:0]` to `bit [3:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:17</a>:26-30:
   | 
   |     counter &lt;= counter - 1&#39;b1;
   |                          ^^^^ 

proc %parallel_if.always.229.0 (i1$ %clk, i1$ %reset, i1$ %enable, i1$ %up_en, i1$ %down_en) -&gt; (i4$ %counter) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %reset1 = prb i1$ %reset
    %3 = eq i1 %reset1, %0
    %4 = neq i1 %3, %0
    %5 = const time 0s 1d
    br %4, %if_false, %if_true
if_true:
    %6 = const i4 0
    drv i4$ %counter, %6, %5
    br %init
if_false:
    %enable1 = prb i1$ %enable
    %7 = const i1 1
    %8 = eq i1 %enable1, %7
    %9 = neq i1 %8, %0
    %up_en1 = prb i1$ %up_en
    %10 = eq i1 %up_en1, %7
    %11 = neq i1 %10, %0
    %12 = and i1 %9, %11
    %13 = neq i1 %12, %0
    %counter1 = prb i4$ %counter
    %14 = const i4 1
    br %13, %if_exit, %if_true1
if_true1:
    %15 = add i4 %counter1, %14
    drv i4$ %counter, %15, %5
    br %if_exit
if_exit:
    %down_en1 = prb i1$ %down_en
    %16 = eq i1 %down_en1, %7
    %17 = neq i1 %16, %0
    %18 = and i1 %9, %17
    %19 = neq i1 %18, %0
    br %19, %init, %if_true2
if_true2:
    %20 = sub i4 %counter1, %14
    drv i4$ %counter, %20, %5
    br %init
}

entity @parallel_if () -&gt; () {
    %0 = const i4 0
    %counter = sig i4 %0
    %1 = const i1 0
    %clk = sig i1 %1
    %reset = sig i1 %1
    %enable = sig i1 %1
    %up_en = sig i1 %1
    %down_en = sig i1 %1
    inst %parallel_if.always.229.0 (i1$ %clk, i1$ %reset, i1$ %enable, i1$ %up_en, i1$ %down_en) -&gt; (i4$ %counter)
    halt
}

</pre>
</body>