###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Thu Jan 30 23:29:09 2020
#  Design:            benes
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix benes_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin port_en_n_reg[5]_inst/CP 
Endpoint:   port_en_n_reg[5]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: port_en_n_reg[5]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | port_en_n_reg[5] ^ |       |       |   0.000 |    9.977 | 
     | port_en_n_reg[5]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I5            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | port_en_n_reg[5]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin in_input_reg[31]_inst/CP 
Endpoint:   in_input_reg[31]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[31]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[31] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[31]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I5            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[31]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin in_input_reg[35]_inst/CP 
Endpoint:   in_input_reg[35]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[35]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[35] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[35]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[35]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin in_input_reg[76]_inst/CP 
Endpoint:   in_input_reg[76]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[76]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[76] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[76]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[76]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin in_input_reg[95]_inst/CP 
Endpoint:   in_input_reg[95]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[95]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[95] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[95]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I5            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[95]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin in_control_reg[5]_inst/CP 
Endpoint:   in_control_reg[5]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[5]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_control_reg[5] ^ |       |       |   0.000 |    9.977 | 
     | in_control_reg[5]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_control_reg[5]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin in_control_reg[6]_inst/CP 
Endpoint:   in_control_reg[6]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[6]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_control_reg[6] ^ |       |       |   0.000 |    9.977 | 
     | in_control_reg[6]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_control_reg[6]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin in_control_reg[7]_inst/CP 
Endpoint:   in_control_reg[7]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[7]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_control_reg[7] ^ |       |       |   0.000 |    9.977 | 
     | in_control_reg[7]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_control_reg[7]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin in_control_reg[8]_inst/CP 
Endpoint:   in_control_reg[8]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[8]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_control_reg[8] ^ |       |       |   0.000 |    9.977 | 
     | in_control_reg[8]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I0             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_control_reg[8]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin in_control_reg[9]_inst/CP 
Endpoint:   in_control_reg[9]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[9]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_control_reg[9] ^ |       |       |   0.000 |    9.977 | 
     | in_control_reg[9]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_control_reg[9]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin in_control_reg[10]_inst/CP 
Endpoint:   in_control_reg[10]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[10]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell | Delay | Arrival | Required | 
     |                         |                      |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+-------+-------+---------+----------| 
     |                         | in_control_reg[10] ^ |       |       |   0.000 |    9.977 | 
     | in_control_reg[10]_inst | D ^                  | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                         |            |        |       |  Time   |   Time   | 
     |-------------------------+------------+--------+-------+---------+----------| 
     |                         | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0              | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6              | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_control_reg[10]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +----------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin in_control_reg[11]_inst/CP 
Endpoint:   in_control_reg[11]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[11]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell | Delay | Arrival | Required | 
     |                         |                      |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+-------+-------+---------+----------| 
     |                         | in_control_reg[11] ^ |       |       |   0.000 |    9.977 | 
     | in_control_reg[11]_inst | D ^                  | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                         |            |        |       |  Time   |   Time   | 
     |-------------------------+------------+--------+-------+---------+----------| 
     |                         | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0              | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6              | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_control_reg[11]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +----------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin in_control_reg[12]_inst/CP 
Endpoint:   in_control_reg[12]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[12]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell | Delay | Arrival | Required | 
     |                         |                      |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+-------+-------+---------+----------| 
     |                         | in_control_reg[12] ^ |       |       |   0.000 |    9.977 | 
     | in_control_reg[12]_inst | D ^                  | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                         |            |        |       |  Time   |   Time   | 
     |-------------------------+------------+--------+-------+---------+----------| 
     |                         | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0              | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6              | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_control_reg[12]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +----------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin in_control_reg[13]_inst/CP 
Endpoint:   in_control_reg[13]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[13]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell | Delay | Arrival | Required | 
     |                         |                      |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+-------+-------+---------+----------| 
     |                         | in_control_reg[13] ^ |       |       |   0.000 |    9.977 | 
     | in_control_reg[13]_inst | D ^                  | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                         |            |        |       |  Time   |   Time   | 
     |-------------------------+------------+--------+-------+---------+----------| 
     |                         | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0              | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I5              | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_control_reg[13]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +----------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin in_control_reg[14]_inst/CP 
Endpoint:   in_control_reg[14]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_control_reg[14]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |         Arc          |  Cell | Delay | Arrival | Required | 
     |                         |                      |       |       |  Time   |   Time   | 
     |-------------------------+----------------------+-------+-------+---------+----------| 
     |                         | in_control_reg[14] ^ |       |       |   0.000 |    9.977 | 
     | in_control_reg[14]_inst | D ^                  | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                         |            |        |       |  Time   |   Time   | 
     |-------------------------+------------+--------+-------+---------+----------| 
     |                         | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0              | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I0              | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_control_reg[14]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +----------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin in_input_reg[3]_inst/CP 
Endpoint:   in_input_reg[3]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[3]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance       |        Arc        |  Cell | Delay | Arrival | Required | 
     |                      |                   |       |       |  Time   |   Time   | 
     |----------------------+-------------------+-------+-------+---------+----------| 
     |                      | in_input_reg[3] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[3]_inst | D ^               | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0           | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6           | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[3]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +-------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin in_input_reg[4]_inst/CP 
Endpoint:   in_input_reg[4]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[4]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance       |        Arc        |  Cell | Delay | Arrival | Required | 
     |                      |                   |       |       |  Time   |   Time   | 
     |----------------------+-------------------+-------+-------+---------+----------| 
     |                      | in_input_reg[4] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[4]_inst | D ^               | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0           | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I1           | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[4]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +-------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin in_input_reg[7]_inst/CP 
Endpoint:   in_input_reg[7]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[7]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance       |        Arc        |  Cell | Delay | Arrival | Required | 
     |                      |                   |       |       |  Time   |   Time   | 
     |----------------------+-------------------+-------+-------+---------+----------| 
     |                      | in_input_reg[7] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[7]_inst | D ^               | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0           | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4           | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[7]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +-------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin in_input_reg[11]_inst/CP 
Endpoint:   in_input_reg[11]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[11]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[11] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[11]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[11]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin in_input_reg[12]_inst/CP 
Endpoint:   in_input_reg[12]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[12]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[12] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[12]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I5            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[12]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin in_input_reg[15]_inst/CP 
Endpoint:   in_input_reg[15]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[15]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[15] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[15]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[15]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin in_input_reg[19]_inst/CP 
Endpoint:   in_input_reg[19]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[19]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[19] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[19]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[19]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin in_input_reg[20]_inst/CP 
Endpoint:   in_input_reg[20]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[20]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[20] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[20]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I1            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[20]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin in_input_reg[28]_inst/CP 
Endpoint:   in_input_reg[28]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[28]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[28] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[28]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I5            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[28]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin in_input_reg[36]_inst/CP 
Endpoint:   in_input_reg[36]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[36]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[36] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[36]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I1            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[36]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin in_input_reg[39]_inst/CP 
Endpoint:   in_input_reg[39]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[39]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[39] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[39]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I7            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[39]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin in_input_reg[44]_inst/CP 
Endpoint:   in_input_reg[44]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[44]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[44] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[44]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[44]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin in_input_reg[46]_inst/CP 
Endpoint:   in_input_reg[46]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[46]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[46] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[46]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I0            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[46]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin in_input_reg[47]_inst/CP 
Endpoint:   in_input_reg[47]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[47]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[47] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[47]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[47]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin in_input_reg[51]_inst/CP 
Endpoint:   in_input_reg[51]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[51]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[51] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[51]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I6            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[51]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin in_input_reg[52]_inst/CP 
Endpoint:   in_input_reg[52]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[52]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[52] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[52]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I1            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[52]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin in_input_reg[55]_inst/CP 
Endpoint:   in_input_reg[55]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[55]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[55] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[55]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I7            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[55]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin in_input_reg[60]_inst/CP 
Endpoint:   in_input_reg[60]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[60]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[60] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[60]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[60]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin in_input_reg[63]_inst/CP 
Endpoint:   in_input_reg[63]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[63]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[63] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[63]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[63]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin in_input_reg[67]_inst/CP 
Endpoint:   in_input_reg[67]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[67]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[67] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[67]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I0            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[67]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin in_input_reg[68]_inst/CP 
Endpoint:   in_input_reg[68]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[68]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[68] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[68]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I1            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[68]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin in_input_reg[71]_inst/CP 
Endpoint:   in_input_reg[71]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[71]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[71] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[71]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[71]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin in_input_reg[79]_inst/CP 
Endpoint:   in_input_reg[79]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[79]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[79] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[79]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I5            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[79]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin in_input_reg[83]_inst/CP 
Endpoint:   in_input_reg[83]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[83]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[83] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[83]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I0            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[83]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin in_input_reg[84]_inst/CP 
Endpoint:   in_input_reg[84]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[84]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[84] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[84]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I1            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[84]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin in_input_reg[87]_inst/CP 
Endpoint:   in_input_reg[87]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[87]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[87] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[87]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[87]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin in_input_reg[92]_inst/CP 
Endpoint:   in_input_reg[92]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[92]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[92] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[92]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I5            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[92]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin in_input_reg[99]_inst/CP 
Endpoint:   in_input_reg[99]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[99]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |        Arc         |  Cell | Delay | Arrival | Required | 
     |                       |                    |       |       |  Time   |   Time   | 
     |-----------------------+--------------------+-------+-------+---------+----------| 
     |                       | in_input_reg[99] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[99]_inst | D ^                | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I0            | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[99]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +--------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin in_input_reg[100]_inst/CP 
Endpoint:   in_input_reg[100]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[100]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_input_reg[100] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[100]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I1             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[100]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin in_input_reg[103]_inst/CP 
Endpoint:   in_input_reg[103]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[103]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_input_reg[103] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[103]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[103]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin in_input_reg[108]_inst/CP 
Endpoint:   in_input_reg[108]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[108]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_input_reg[108] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[108]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I5             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[108]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin in_input_reg[111]_inst/CP 
Endpoint:   in_input_reg[111]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[111]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_input_reg[111] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[111]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[111]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin in_input_reg[115]_inst/CP 
Endpoint:   in_input_reg[115]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[115]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_input_reg[115] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[115]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I1             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[115]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin in_input_reg[116]_inst/CP 
Endpoint:   in_input_reg[116]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[116]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_input_reg[116] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[116]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I1             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[116]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin in_input_reg[119]_inst/CP 
Endpoint:   in_input_reg[119]_inst/D (^) checked with  leading edge of 'clk'
Beginpoint: in_input_reg[119]        (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                  10.000
= Required Time                 9.978
- Arrival Time                  0.000
= Slack Time                    9.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |         Arc         |  Cell | Delay | Arrival | Required | 
     |                        |                     |       |       |  Time   |   Time   | 
     |------------------------+---------------------+-------+-------+---------+----------| 
     |                        | in_input_reg[119] ^ |       |       |   0.000 |    9.977 | 
     | in_input_reg[119]_inst | D ^                 | DFQD1 | 0.000 |   0.000 |    9.978 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk ^      |        |       |   0.000 |   -9.977 | 
     | clk__L1_I0             | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.977 | 
     | clk__L2_I4             | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.977 | 
     | in_input_reg[119]_inst | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.977 | 
     +---------------------------------------------------------------------------+ 

