#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 23 12:17:21 2022
# Process ID: 8592
# Current directory: C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/Application
# Command line: vivado.exe -source C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/AMDPrj/CB4CLED_JP.tcl
# Log file: C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/Application/vivado.log
# Journal file: C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/Application\vivado.jou
#-----------------------------------------------------------
start_gui
source C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/AMDPrj/CB4CLED_JP.tcl
# cd {C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP} 
# start_gui
# create_project  CB4CLED_JP  ./VHDL/AMDprj -part xc7z020clg400-1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/AMDprj'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
# set_property target_language VHDL [current_project]
# add_files -norecurse  ./VHDL/model/CB4CLED_JP.vhd
# update_compile_order -fileset sources_1
# set_property SOURCE_SET sources_1 [get_filesets sim_1]
# add_files -fileset sim_1 -norecurse ./VHDL/testbench/CB4CLED_JP_tb.vhd
# update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/AMDprj/CB4CLED_JP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CB4CLED_JP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/AMDprj/CB4CLED_JP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj CB4CLED_JP_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/model/CB4CLED_JP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CB4CLED_JP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/testbench/CB4CLED_JP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CB4CLED_JP_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/AMDprj/CB4CLED_JP.sim/sim_1/behav/xsim'
"xelab -wto 2cfcc32c1d904513a9b4443bc0efcbd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CB4CLED_JP_TB_behav xil_defaultlib.CB4CLED_JP_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2cfcc32c1d904513a9b4443bc0efcbd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CB4CLED_JP_TB_behav xil_defaultlib.CB4CLED_JP_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.CB4CLED_JP [cb4cled_jp_default]
Compiling architecture behave of entity xil_defaultlib.cb4cled_jp_tb
Built simulation snapshot CB4CLED_JP_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/AMDprj/CB4CLED_JP.sim/sim_1/behav/xsim/xsim.dir/CB4CLED_JP_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/AMDprj/CB4CLED_JP.sim/sim_1/behav/xsim/xsim.dir/CB4CLED_JP_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Sep 23 12:18:15 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 23 12:18:15 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/AMDprj/CB4CLED_JP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CB4CLED_JP_TB_behav -key {Behavioral:sim_1:Functional:CB4CLED_JP_TB} -tclbatch {CB4CLED_JP_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CB4CLED_JP_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %N Simulation start
Time: 0 ps  Iteration: 0  Process: /CB4CLED_JP_TB/stim_p  File: C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/testbench/CB4CLED_JP_tb.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /CB4CLED_JP_TB/stim_p  File: C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/testbench/CB4CLED_JP_tb.vhd
Note: %N Simulation done
Time: 724 ns  Iteration: 0  Process: /CB4CLED_JP_TB/stim_p  File: C:/Users/johnp/Documents/5thYear/mastersProject/HDLGen/User_Projects/CB4CLED_JP/VHDL/testbench/CB4CLED_JP_tb.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 772.375 ; gain = 28.855
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CB4CLED_JP_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 772.375 ; gain = 30.684
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 23 12:19:13 2022...
