Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Sep 29 06:43:21 2018
| Host         : z400 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -pb xilinx_pcie_2_1_ep_7x_timing_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : 7a25t-csg325
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.022        0.000                      0                 3682        0.030        0.000                      0                 3682        0.543        0.000                       0                  1274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
sys_clk        {0.000 5.000}        10.000          100.000         
txoutclk_x0y0  {0.000 5.000}        10.000          100.000         
  clk_125mhz   {0.000 4.000}        8.000           125.000         
  clk_250mhz   {0.000 2.000}        4.000           250.000         
  mmcm_fb      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk              8.414        0.000                      0                    7        0.215        0.000                      0                    7        4.020        0.000                       0                    12  
txoutclk_x0y0                                                                                                                                                    3.000        0.000                       0                     3  
  clk_125mhz         2.022        0.000                      0                 3673        0.030        0.000                      0                 3673        0.543        0.000                       0                  1255  
  clk_250mhz                                                                                                                                                     1.845        0.000                       0                     2  
  mmcm_fb                                                                                                                                                        8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_125mhz         clk_125mhz               5.854        0.000                      0                    2        0.639        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.533     5.396    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     7.024 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.024    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.417    14.157    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.239    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)        0.077    15.437    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    1.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.543     5.406    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     7.034 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.034    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X32Y84         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.425    14.165    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.241    15.406    
                         clock uncertainty           -0.035    15.370    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.077    15.447    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 1.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.533     5.396    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.135     6.531 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.531    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.417    14.157    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.239    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X32Y72         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    15.316    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 1.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    1.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.543     5.406    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.135     6.541 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     6.541    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.425    14.165    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.241    15.406    
                         clock uncertainty           -0.035    15.370    
    SLICE_X32Y84         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    15.326    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 1.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.533     5.396    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.128     6.524 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.524    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.417    14.157    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.239    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X32Y72         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    15.330    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 1.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    1.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.543     5.406    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.128     6.534 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.534    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.425    14.165    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.241    15.406    
                         clock uncertainty           -0.035    15.370    
    SLICE_X32Y84         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    15.340    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 1.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    1.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  refclk_ibuf/O
                         net (fo=2, routed)           1.082     3.767    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.863 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.543     5.406    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.134     6.540 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.540    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    11.616 r  refclk_ibuf/O
                         net (fo=2, routed)           1.033    12.649    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.740 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.425    14.165    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.241    15.406    
                         clock uncertainty           -0.035    15.370    
    SLICE_X32Y84         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    15.351    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  8.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.555     1.326    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.658 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.658    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.823     1.913    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.588     1.326    
    SLICE_X32Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.443    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.652 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.652    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.816     1.906    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.587     1.320    
    SLICE_X32Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.437    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.555     1.326    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.657 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.657    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.823     1.913    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.326    
    SLICE_X32Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.441    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.651 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.651    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.816     1.906    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.587     1.320    
    SLICE_X32Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.435    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.555     1.326    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.658 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.658    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.823     1.913    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.326    
    SLICE_X32Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.435    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.555     1.326    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.816 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.816    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X32Y84         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.823     1.913    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y84         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.588     1.326    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.120     1.446    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=2, routed)           0.304     0.745    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.771 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.549     1.320    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         SRLC32E                                      r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.810 r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.810    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=2, routed)           0.330     1.062    pcie_7x_0_support_i/sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.091 r  pcie_7x_0_support_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.816     1.906    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X32Y72         FDRE                                         r  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.587     1.320    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.120     1.440    pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16     pcie_7x_0_support_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.538         10.000      8.462      IBUFDS_GTE2_X0Y0   refclk_ibuf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y0  pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y84       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         5.000       4.020      SLICE_X32Y72       pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            4.266         10.000      5.734      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17      pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 0.718ns (13.125%)  route 4.752ns (86.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 13.798 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.549     6.141    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y57         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDPE (Prop_fdpe_C_Q)         0.419     6.560 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/Q
                         net (fo=265, routed)         3.429     9.990    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/pwropt_2
    SLICE_X24Y80         LUT5 (Prop_lut5_I1_O)        0.299    10.289 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/xlnx_opt_LUT_ep_mem64_inst_REGCEAREGCE_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.323    11.612    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y17         RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.466    13.798    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X0Y17         RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/CLKARDCLK
                         clock pessimism              0.268    14.065    
                         clock uncertainty           -0.071    13.994    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    13.634    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32_inst/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.718ns (15.480%)  route 3.920ns (84.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.795ns = ( 13.795 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.549     6.141    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y57         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDPE (Prop_fdpe_C_Q)         0.419     6.560 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/Q
                         net (fo=265, routed)         3.437     9.997    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/pwropt_2
    SLICE_X24Y80         LUT5 (Prop_lut5_I1_O)        0.299    10.296 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/xlnx_opt_LUT_ep_mem32_inst_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.483    10.779    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32_inst_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X1Y16         RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32_inst/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.463    13.795    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X1Y16         RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32_inst/CLKARDCLK
                         clock pessimism              0.339    14.133    
                         clock uncertainty           -0.071    14.062    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    13.702    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32_inst
  -------------------------------------------------------------------
                         required time                         13.702    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem_inst/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.718ns (15.863%)  route 3.808ns (84.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 13.790 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.549     6.141    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y57         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDPE (Prop_fdpe_C_Q)         0.419     6.560 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/Q
                         net (fo=265, routed)         3.275     9.835    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/pwropt_2
    SLICE_X24Y78         LUT5 (Prop_lut5_I1_O)        0.299    10.134 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/xlnx_opt_LUT_ep_io_mem_inst_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.533    10.667    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem_inst_REGCEAREGCE_cooolgate_en_sig_1
    RAMB36_X1Y15         RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem_inst/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.458    13.790    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X1Y15         RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem_inst/CLKARDCLK
                         clock pessimism              0.339    14.128    
                         clock uncertainty           -0.071    14.057    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    13.697    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem_inst
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_xhdl2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.766ns (17.206%)  route 3.686ns (82.794%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.795ns = ( 13.795 - 8.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.543     6.135    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X26Y67         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_xhdl2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_xhdl2_reg/Q
                         net (fo=15, routed)          1.283     7.936    app/PIO_interface/PIO_EP_inst/EP_RX_inst/m_axis_rx_tvalid
    SLICE_X24Y73         LUT4 (Prop_lut4_I0_O)        0.124     8.060 r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.wr_data[31]_i_1/O
                         net (fo=37, routed)          1.175     9.236    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/pwropt_5
    SLICE_X23Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.360 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst_REGCEB_cooolgate_en_gate_13/O
                         net (fo=1, routed)           1.228    10.587    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst_REGCEB_cooolgate_en_sig_7
    RAMB36_X0Y17         RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.463    13.795    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk_out
    RAMB36_X0Y17         RAMB36E1                                     r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst/CLKBWRCLK
                         clock pessimism              0.268    14.062    
                         clock uncertainty           -0.071    13.991    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    13.631    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64_inst
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.937ns (40.106%)  route 2.893ns (59.894%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 13.759 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.535     6.127    app/PIO_interface/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X26Y72         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.518     6.645 r  app/PIO_interface/PIO_EP_inst/EP_RX_inst/pio_rx_sm_64_gen.m_axis_rx_tready_int_reg/Q
                         net (fo=13, routed)          0.922     7.567    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/m_axis_rx_tready
    SLICE_X30Y70         LUT3 (Prop_lut3_I0_O)        0.124     7.691 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.691    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_i_4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.224 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.224    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.443 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/minusOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.675     9.118    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter__0[5]
    SLICE_X31Y71         LUT5 (Prop_lut5_I0_O)        0.295     9.413 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_8/O
                         net (fo=1, routed)           0.492     9.905    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_8_n_0
    SLICE_X30Y69         LUT5 (Prop_lut5_I4_O)        0.124    10.029 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_4/O
                         net (fo=4, routed)           0.804    10.833    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_tkeep[7]_i_4_n_0
    SLICE_X27Y65         LUT6 (Prop_lut6_I0_O)        0.124    10.957 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/m_axis_rx_tuser_xhdl1[21]_i_2/O
                         net (fo=1, routed)           0.000    10.957    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/D[1]
    SLICE_X27Y65         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.428    13.759    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X27Y65         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]/C
                         clock pessimism              0.354    14.113    
                         clock uncertainty           -0.071    14.042    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)        0.031    14.073    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_reg[21]
  -------------------------------------------------------------------
                         required time                         14.073    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.580ns (13.864%)  route 3.603ns (86.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 13.757 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.535     6.127    app/PIO_interface/user_clk_out
    SLICE_X23Y78         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.456     6.583 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.449     7.032    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X23Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.156 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.155    10.311    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X12Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.426    13.757    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X12Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[11]/C
                         clock pessimism              0.268    14.025    
                         clock uncertainty           -0.071    13.954    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.524    13.430    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[11]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.580ns (13.864%)  route 3.603ns (86.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 13.757 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.535     6.127    app/PIO_interface/user_clk_out
    SLICE_X23Y78         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.456     6.583 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.449     7.032    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X23Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.156 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.155    10.311    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X12Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.426    13.757    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X12Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[21]/C
                         clock pessimism              0.268    14.025    
                         clock uncertainty           -0.071    13.954    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.524    13.430    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[21]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.580ns (13.864%)  route 3.603ns (86.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 13.757 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.535     6.127    app/PIO_interface/user_clk_out
    SLICE_X23Y78         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.456     6.583 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.449     7.032    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X23Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.156 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.155    10.311    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X12Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.426    13.757    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X12Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[23]/C
                         clock pessimism              0.268    14.025    
                         clock uncertainty           -0.071    13.954    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.524    13.430    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[23]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.580ns (13.864%)  route 3.603ns (86.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 13.757 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.535     6.127    app/PIO_interface/user_clk_out
    SLICE_X23Y78         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.456     6.583 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.449     7.032    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X23Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.156 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.155    10.311    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X12Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.426    13.757    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X12Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[29]/C
                         clock pessimism              0.268    14.025    
                         clock uncertainty           -0.071    13.954    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.524    13.430    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[29]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 app/PIO_interface/pio_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.580ns (13.864%)  route 3.603ns (86.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 13.757 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.535     6.127    app/PIO_interface/user_clk_out
    SLICE_X23Y78         FDRE                                         r  app/PIO_interface/pio_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.456     6.583 f  app/PIO_interface/pio_reset_n_reg/Q
                         net (fo=10, routed)          0.449     7.032    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pio_reset_n
    SLICE_X23Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.156 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state[2]_i_1/O
                         net (fo=517, routed)         3.155    10.311    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/SS[0]
    SLICE_X12Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.426    13.757    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X12Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[30]/C
                         clock pessimism              0.268    14.025    
                         clock uncertainty           -0.071    13.954    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.524    13.430    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[30]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  3.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.031ns (6.122%)  route 0.475ns (93.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.559     1.997    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[6])
                                                      0.031     2.028 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[6]
                         net (fo=2, routed)           0.475     2.503    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/gt_rxelecidle_q_reg_1[6]
    RAMB36_X0Y14         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.857     2.642    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X0Y14         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.351     2.290    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.473    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.023ns (4.458%)  route 0.493ns (95.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.559     1.997    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[3])
                                                      0.023     2.020 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[3]
                         net (fo=2, routed)           0.493     2.513    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/gt_rxelecidle_q_reg_1[3]
    RAMB36_X0Y13         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.863     2.648    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X0Y13         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.351     2.296    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.479    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.039ns (7.570%)  route 0.476ns (92.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.559     1.997    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[9])
                                                      0.039     2.036 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[9]
                         net (fo=2, routed)           0.476     2.512    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/gt_rxelecidle_q_reg_2[9]
    RAMB36_X0Y14         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.860     2.645    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X0Y14         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
                         clock pessimism             -0.351     2.293    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.476    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.036ns (7.001%)  route 0.478ns (92.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.559     1.997    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[4])
                                                      0.036     2.033 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[4]
                         net (fo=2, routed)           0.478     2.511    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/gt_rxelecidle_q_reg_1[4]
    RAMB36_X0Y14         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.857     2.642    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X0Y14         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.351     2.290    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.473    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.048ns (9.120%)  route 0.478ns (90.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.559     1.997    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[1])
                                                      0.048     2.045 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[1]
                         net (fo=2, routed)           0.478     2.523    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/gt_rxelecidle_q_reg_2[1]
    RAMB36_X0Y13         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.865     2.650    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X0Y13         RAMB36E1                                     r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
                         clock pessimism             -0.351     2.298    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.481    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.767%)  route 0.187ns (47.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.552     1.990    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X14Y79         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.164     2.154 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q_reg[2]/Q
                         net (fo=1, routed)           0.187     2.341    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q[2]
    SLICE_X19Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.386 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.386    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/w_pre_wr_data[2]
    SLICE_X19Y78         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.815     2.599    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X19Y78         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[2]/C
                         clock pessimism             -0.351     2.248    
    SLICE_X19Y78         FDRE (Hold_fdre_C_D)         0.092     2.340    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.243%)  route 0.191ns (47.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.557     1.995    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X14Y84         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.164     2.159 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q_reg[25]/Q
                         net (fo=1, routed)           0.191     2.350    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q[25]
    SLICE_X21Y83         LUT6 (Prop_lut6_I2_O)        0.045     2.395 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data[25]_i_1/O
                         net (fo=1, routed)           0.000     2.395    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/w_pre_wr_data[25]
    SLICE_X21Y83         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.822     2.606    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X21Y83         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[25]/C
                         clock pessimism             -0.351     2.255    
    SLICE_X21Y83         FDRE (Hold_fdre_C_D)         0.092     2.347    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.609%)  route 0.221ns (51.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.553     1.991    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X14Y80         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164     2.155 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q_reg[28]/Q
                         net (fo=1, routed)           0.221     2.376    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data3_q[28]
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.421 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data[28]_i_1/O
                         net (fo=1, routed)           0.000     2.421    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/w_pre_wr_data[28]
    SLICE_X18Y80         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.817     2.601    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X18Y80         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[28]/C
                         clock pessimism             -0.351     2.250    
    SLICE_X18Y80         FDRE (Hold_fdre_C_D)         0.121     2.371    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.199%)  route 0.217ns (53.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.552     1.990    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X15Y79         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     2.131 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[4]/Q
                         net (fo=1, routed)           0.217     2.348    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q[4]
    SLICE_X19Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.393 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.393    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/w_pre_wr_data[4]
    SLICE_X19Y78         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.815     2.599    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X19Y78         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[4]/C
                         clock pessimism             -0.351     2.248    
    SLICE_X19Y78         FDRE (Hold_fdre_C_D)         0.092     2.340    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.856%)  route 0.248ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.553     1.991    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X15Y80         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     2.132 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q_reg[8]/Q
                         net (fo=1, routed)           0.248     2.380    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data2_q[8]
    SLICE_X18Y80         LUT6 (Prop_lut6_I5_O)        0.045     2.425 r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.425    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/w_pre_wr_data[8]
    SLICE_X18Y80         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.817     2.601    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/user_clk_out
    SLICE_X18Y80         FDRE                                         r  app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[8]/C
                         clock pessimism             -0.351     2.250    
    SLICE_X18Y80         FDRE (Hold_fdre_C_D)         0.121     2.371    app/PIO_interface/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK      n/a                6.400         8.000       1.600      GTPE2_COMMON_X0Y0   pcie_7x_0_support_i/gt_common_i_0/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK     n/a                6.400         8.000       1.600      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a                5.333         8.000       2.667      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a                5.333         8.000       2.667      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a                5.333         8.000       2.667      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a                5.333         8.000       2.667      GTPE2_CHANNEL_X0Y3  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     PCIE_2_1/PIPECLK         n/a                4.000         8.000       4.000      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     PCIE_2_1/USERCLK         n/a                4.000         8.000       4.000      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period        n/a     PCIE_2_1/USERCLK2        n/a                4.000         8.000       4.000      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a                2.576         8.000       5.424      RAMB36_X1Y15        app/PIO_interface/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem_inst/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a                213.360       8.000       205.360    MMCME2_ADV_X0Y0     pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                0.980         4.000       3.020      SLICE_X28Y50        pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/ltssm_reg1_reg[3]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK   0.560         0.017       0.543      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Fast    PCIE_2_1/USERCLK         PCIE_2_1/USERCLK2  0.560         0.013       0.547      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK   0.640         0.026       0.614      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/USERCLK         PCIE_2_1/USERCLK2  0.640         0.022       0.618      PCIE_X0Y0           pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        5.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.580ns (34.307%)  route 1.111ns (65.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 13.763 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.549     6.141    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y58         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.456     6.597 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.577     7.174    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X24Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.298 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.534     7.832    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X24Y57         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.432    13.763    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y57         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/C
                         clock pessimism              0.353    14.116    
                         clock uncertainty           -0.071    14.045    
    SLICE_X24Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    13.686    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.580ns (34.307%)  route 1.111ns (65.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 13.763 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.082     1.082    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.178 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.569     2.748    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.836 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.660     4.496    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.592 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.549     6.141    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y58         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.456     6.597 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.577     7.174    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X24Y57         LUT2 (Prop_lut2_I0_O)        0.124     7.298 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.534     7.832    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X24Y57         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     8.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.033     9.033    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.124 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.452    10.576    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.660 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.581    12.241    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.332 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        1.432    13.763    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y57         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
                         clock pessimism              0.353    14.116    
                         clock uncertainty           -0.071    14.045    
    SLICE_X24Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    13.686    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  5.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.236%)  route 0.374ns (66.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.560     1.998    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y58         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.194     2.333    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X24Y57         LUT2 (Prop_lut2_I0_O)        0.045     2.378 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.180     2.558    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X24Y57         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.828     2.613    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y57         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg/C
                         clock pessimism             -0.599     2.014    
    SLICE_X24Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.919    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.236%)  route 0.374ns (66.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.304     0.304    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.330 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.547     0.877    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.927 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.486     1.412    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.438 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.560     1.998    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y58         FDRE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.194     2.333    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pl_received_hot_rst
    SLICE_X24Y57         LUT2 (Prop_lut2_I0_O)        0.045     2.378 f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.180     2.558    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_i_1_n_0
    SLICE_X24Y57         FDPE                                         f  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.330     0.330    pcie_7x_0_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.359 r  pcie_7x_0_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.815     1.173    pcie_7x_0_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.226 r  pcie_7x_0_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.530     1.756    pcie_7x_0_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.785 r  pcie_7x_0_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1112, routed)        0.828     2.613    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/pipe_userclk2_in
    SLICE_X24Y57         FDPE                                         r  pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg/C
                         clock pessimism             -0.599     2.014    
    SLICE_X24Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.919    pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.639    





