// Seed: 1765438661
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  always @(posedge 1'd0) begin
    id_5 <= id_2;
  end
endmodule
