set ::env(PROJECT_NAME) lfsr_randgen
set ::env(DESIGN_TOP) lfsr
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/lfsr_randgen/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/lfsr_randgen/rtl/lfsr.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
