module top_module(
    output reg zero);
    
    always @(0)
        zero = 0;
        
endmodule
