#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000022b30ab4a40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000022b30ac90b0 .scope module, "top_tb" "top_tb" 3 9;
 .timescale -6 -9;
v0000022b30b2b660_0 .net "b", 1 0, L_0000022b30b3e9e0;  1 drivers
v0000022b30b2cec0_0 .var "clk", 0 0;
v0000022b30b2b700_0 .net "g", 1 0, L_0000022b30b3e1c0;  1 drivers
v0000022b30b2b7a0_0 .net "r", 1 0, L_0000022b30b3dfe0;  1 drivers
v0000022b30b2c420_0 .var "rst", 0 0;
S_0000022b30ac9240 .scope module, "top" "top_m" 3 18, 4 8 0, S_0000022b30ac90b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 2 "r";
    .port_info 3 /OUTPUT 2 "g";
    .port_info 4 /OUTPUT 2 "b";
v0000022b30b2cc40_0 .var "WE", 0 0;
L_0000022b30b703e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022b30b2bfc0_0 .net/2u *"_ivl_0", 1 0, L_0000022b30b703e8;  1 drivers
L_0000022b30b70430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022b30b2c920_0 .net/2u *"_ivl_4", 1 0, L_0000022b30b70430;  1 drivers
L_0000022b30b70478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022b30b2d000_0 .net/2u *"_ivl_8", 1 0, L_0000022b30b70478;  1 drivers
v0000022b30b2b160_0 .net "b", 1 0, L_0000022b30b3e9e0;  alias, 1 drivers
v0000022b30b2c9c0_0 .net "clk", 0 0, v0000022b30b2cec0_0;  1 drivers
v0000022b30b2c1a0_0 .net "g", 1 0, L_0000022b30b3e1c0;  alias, 1 drivers
v0000022b30b2b3e0_0 .net "gpu_b", 1 0, L_0000022b30b3eda0;  1 drivers
v0000022b30b2cd80_0 .net "gpu_g", 1 0, L_0000022b30b3ed00;  1 drivers
v0000022b30b2b480_0 .net "gpu_r", 1 0, L_0000022b30b3f020;  1 drivers
v0000022b30b2c4c0_0 .net "hsync", 0 0, v0000022b30acf850_0;  1 drivers
v0000022b30b2ca60_0 .net "r", 1 0, L_0000022b30b3dfe0;  alias, 1 drivers
v0000022b30b2cb00_0 .net "rst", 0 0, v0000022b30b2c420_0;  1 drivers
v0000022b30b2b520_0 .net "visible", 0 0, L_0000022b30acb3e0;  1 drivers
v0000022b30b2b5c0_0 .net "vram_addr", 14 0, L_0000022b30b3e8a0;  1 drivers
v0000022b30b2c380_0 .net "vram_data", 7 0, L_0000022b30b2c6a0;  1 drivers
v0000022b30b2c2e0_0 .net "vsync", 0 0, v0000022b30b2c7e0_0;  1 drivers
L_0000022b30b3dfe0 .functor MUXZ 2, L_0000022b30b703e8, L_0000022b30b3f020, L_0000022b30acb3e0, C4<>;
L_0000022b30b3e1c0 .functor MUXZ 2, L_0000022b30b70430, L_0000022b30b3ed00, L_0000022b30acb3e0, C4<>;
L_0000022b30b3e9e0 .functor MUXZ 2, L_0000022b30b70478, L_0000022b30b3eda0, L_0000022b30acb3e0, C4<>;
S_0000022b30ac93d0 .scope module, "gpu" "gpu_m" 4 28, 5 6 0, S_0000022b30ac9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 15 "vram_addr";
    .port_info 3 /INPUT 8 "vram_data";
    .port_info 4 /OUTPUT 2 "r";
    .port_info 5 /OUTPUT 2 "g";
    .port_info 6 /OUTPUT 2 "b";
    .port_info 7 /OUTPUT 1 "visible";
    .port_info 8 /OUTPUT 1 "hsync";
    .port_info 9 /OUTPUT 1 "vsync";
L_0000022b30acb8b0 .functor BUFZ 1, v0000022b30b2cec0_0, C4<0>, C4<0>, C4<0>;
L_0000022b30acb370 .functor AND 1, v0000022b30aab1a0_0, v0000022b30b2b980_0, C4<1>, C4<1>;
L_0000022b30acba00 .functor NOT 1, v0000022b30b2c420_0, C4<0>, C4<0>, C4<0>;
L_0000022b30acb3e0 .functor AND 1, L_0000022b30acb370, L_0000022b30acba00, C4<1>, C4<1>;
L_0000022b30b70160 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022b30ad0070_0 .net/2u *"_ivl_10", 1 0, L_0000022b30b70160;  1 drivers
v0000022b30ad0bb0_0 .net *"_ivl_12", 31 0, L_0000022b30b2bc00;  1 drivers
L_0000022b30b701a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022b30ad04d0_0 .net *"_ivl_15", 22 0, L_0000022b30b701a8;  1 drivers
L_0000022b30b701f0 .functor BUFT 1, C4<00000000000000000000000100000111>, C4<0>, C4<0>, C4<0>;
v0000022b30ad0cf0_0 .net/2u *"_ivl_16", 31 0, L_0000022b30b701f0;  1 drivers
v0000022b30acf0d0_0 .net *"_ivl_18", 0 0, L_0000022b30b2bca0;  1 drivers
v0000022b30acf170_0 .net *"_ivl_2", 31 0, L_0000022b30b2b8e0;  1 drivers
v0000022b30ad06b0_0 .net *"_ivl_20", 1 0, L_0000022b30b3dcc0;  1 drivers
L_0000022b30b70238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022b30ad0c50_0 .net *"_ivl_23", 0 0, L_0000022b30b70238;  1 drivers
v0000022b30acf8f0_0 .net *"_ivl_24", 1 0, L_0000022b30b3e3a0;  1 drivers
L_0000022b30b70280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022b30ad0d90_0 .net/2u *"_ivl_28", 1 0, L_0000022b30b70280;  1 drivers
v0000022b30ad0610_0 .net *"_ivl_30", 31 0, L_0000022b30b3e440;  1 drivers
L_0000022b30b702c8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022b30acf2b0_0 .net *"_ivl_33", 21 0, L_0000022b30b702c8;  1 drivers
L_0000022b30b70310 .functor BUFT 1, C4<00000000000000000000001001110011>, C4<0>, C4<0>, C4<0>;
v0000022b30acfdf0_0 .net/2u *"_ivl_34", 31 0, L_0000022b30b70310;  1 drivers
v0000022b30acf210_0 .net *"_ivl_36", 0 0, L_0000022b30b3ea80;  1 drivers
v0000022b30acf350_0 .net *"_ivl_38", 1 0, L_0000022b30b3e940;  1 drivers
L_0000022b30b70358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022b30ad0110_0 .net *"_ivl_41", 0 0, L_0000022b30b70358;  1 drivers
v0000022b30ad0750_0 .net *"_ivl_42", 1 0, L_0000022b30b3d360;  1 drivers
v0000022b30acf670_0 .net *"_ivl_46", 0 0, L_0000022b30acb370;  1 drivers
v0000022b30acf3f0_0 .net *"_ivl_48", 0 0, L_0000022b30acba00;  1 drivers
L_0000022b30b700d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022b30acffd0_0 .net *"_ivl_5", 22 0, L_0000022b30b700d0;  1 drivers
v0000022b30ad0ed0_0 .net *"_ivl_56", 13 0, L_0000022b30b3e620;  1 drivers
L_0000022b30b70118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022b30acf5d0_0 .net/2u *"_ivl_6", 31 0, L_0000022b30b70118;  1 drivers
L_0000022b30b703a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022b30ad07f0_0 .net *"_ivl_61", 0 0, L_0000022b30b703a0;  1 drivers
v0000022b30ad0b10_0 .net "b", 1 0, L_0000022b30b3eda0;  alias, 1 drivers
v0000022b30ad0890_0 .net "clk", 0 0, v0000022b30b2cec0_0;  alias, 1 drivers
v0000022b30ad0930_0 .net "g", 1 0, L_0000022b30b3ed00;  alias, 1 drivers
v0000022b30acf710_0 .net "hcounter_clk", 0 0, L_0000022b30acb8b0;  1 drivers
v0000022b30acfa30_0 .net "hcounter_count", 8 0, v0000022b30ad0390_0;  1 drivers
v0000022b30acf7b0_0 .net "hcounter_rst", 0 0, L_0000022b30b3eb20;  1 drivers
v0000022b30acf850_0 .var "hsync", 0 0;
v0000022b30aab1a0_0 .var "hvisible", 0 0;
v0000022b30b2c560_0 .net "r", 1 0, L_0000022b30b3f020;  alias, 1 drivers
v0000022b30b2bde0_0 .net "rst", 0 0, v0000022b30b2c420_0;  alias, 1 drivers
v0000022b30b2c740_0 .net "vcounter_clk", 0 0, L_0000022b30b2bac0;  1 drivers
v0000022b30b2b2a0_0 .net "vcounter_count", 9 0, v0000022b30ad0430_0;  1 drivers
v0000022b30b2bb60_0 .net "vcounter_rst", 0 0, L_0000022b30b3e760;  1 drivers
v0000022b30b2ce20_0 .net "visible", 0 0, L_0000022b30acb3e0;  alias, 1 drivers
v0000022b30b2cf60_0 .net "vram_addr", 14 0, L_0000022b30b3e8a0;  alias, 1 drivers
v0000022b30b2cba0_0 .net "vram_data", 7 0, L_0000022b30b2c6a0;  alias, 1 drivers
v0000022b30b2c7e0_0 .var "vsync", 0 0;
v0000022b30b2b980_0 .var "vvisible", 0 0;
v0000022b30b2c100_0 .net "xp", 6 0, L_0000022b30b3ee40;  1 drivers
v0000022b30b2bf20_0 .net "yp", 6 0, L_0000022b30b3e800;  1 drivers
E_0000022b30ab1d60 .event negedge, v0000022b30b2bde0_0;
E_0000022b30ab1da0/0 .event anyedge, v0000022b30ad0430_0;
E_0000022b30ab1da0/1 .event posedge, v0000022b30acfcb0_0;
E_0000022b30ab1da0 .event/or E_0000022b30ab1da0/0, E_0000022b30ab1da0/1;
E_0000022b30ab1420/0 .event anyedge, v0000022b30ad0390_0;
E_0000022b30ab1420/1 .event posedge, v0000022b30ad0570_0;
E_0000022b30ab1420 .event/or E_0000022b30ab1420/0, E_0000022b30ab1420/1;
L_0000022b30b2b8e0 .concat [ 9 23 0 0], v0000022b30ad0390_0, L_0000022b30b700d0;
L_0000022b30b2bac0 .cmp/eq 32, L_0000022b30b2b8e0, L_0000022b30b70118;
L_0000022b30b2bc00 .concat [ 9 23 0 0], v0000022b30ad0390_0, L_0000022b30b701a8;
L_0000022b30b2bca0 .cmp/eq 32, L_0000022b30b2bc00, L_0000022b30b701f0;
L_0000022b30b3dcc0 .concat [ 1 1 0 0], L_0000022b30b2bca0, L_0000022b30b70238;
L_0000022b30b3e3a0 .functor MUXZ 2, L_0000022b30b3dcc0, L_0000022b30b70160, v0000022b30b2c420_0, C4<>;
L_0000022b30b3eb20 .part L_0000022b30b3e3a0, 0, 1;
L_0000022b30b3e440 .concat [ 10 22 0 0], v0000022b30ad0430_0, L_0000022b30b702c8;
L_0000022b30b3ea80 .cmp/eq 32, L_0000022b30b3e440, L_0000022b30b70310;
L_0000022b30b3e940 .concat [ 1 1 0 0], L_0000022b30b3ea80, L_0000022b30b70358;
L_0000022b30b3d360 .functor MUXZ 2, L_0000022b30b3e940, L_0000022b30b70280, v0000022b30b2c420_0, C4<>;
L_0000022b30b3e760 .part L_0000022b30b3d360, 0, 1;
L_0000022b30b3ee40 .part v0000022b30ad0390_0, 1, 7;
L_0000022b30b3e800 .part v0000022b30ad0430_0, 3, 7;
L_0000022b30b3e620 .concat [ 7 7 0 0], L_0000022b30b3ee40, L_0000022b30b3e800;
L_0000022b30b3e8a0 .concat [ 14 1 0 0], L_0000022b30b3e620, L_0000022b30b703a0;
L_0000022b30b3f020 .part L_0000022b30b2c6a0, 4, 2;
L_0000022b30b3ed00 .part L_0000022b30b2c6a0, 2, 2;
L_0000022b30b3eda0 .part L_0000022b30b2c6a0, 0, 2;
S_0000022b30ac36c0 .scope module, "hcounter" "counter_m" 5 20, 6 4 0, S_0000022b30ac93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 9 "count";
P_0000022b30ab2060 .param/l "NUM_BITS" 0 6 6, +C4<00000000000000000000000000001001>;
v0000022b30ad0570_0 .net "clk", 0 0, L_0000022b30acb8b0;  alias, 1 drivers
v0000022b30ad0390_0 .var "count", 8 0;
v0000022b30ad09d0_0 .net "rst", 0 0, L_0000022b30b3eb20;  alias, 1 drivers
E_0000022b30ab1660 .event posedge, v0000022b30ad0570_0;
S_0000022b30ac3850 .scope module, "vcounter" "counter_m" 5 30, 6 4 0, S_0000022b30ac93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 10 "count";
P_0000022b30ab1f60 .param/l "NUM_BITS" 0 6 6, +C4<00000000000000000000000000001010>;
v0000022b30acfcb0_0 .net "clk", 0 0, L_0000022b30b2bac0;  alias, 1 drivers
v0000022b30ad0430_0 .var "count", 9 0;
v0000022b30acff30_0 .net "rst", 0 0, L_0000022b30b3e760;  alias, 1 drivers
E_0000022b30ab1fe0 .event posedge, v0000022b30acfcb0_0;
S_0000022b30ac39e0 .scope module, "vram" "ram_m" 4 21, 7 5 0, S_0000022b30ac9240;
 .timescale 0 0;
    .port_info 0 /INPUT 15 "address";
    .port_info 1 /INOUT 8 "data";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 1 "OE";
P_0000022b30abf080 .param/l "ADDR_WIDTH" 0 7 8, +C4<00000000000000000000000000001111>;
P_0000022b30abf0b8 .param/l "DATA_WIDTH" 0 7 7, +C4<00000000000000000000000000001000>;
P_0000022b30abf0f0 .param/l "DEPTH" 0 7 16, +C4<00000000000000000000000000000001000000000000000>;
v0000022b30b2b340 .array "MEM", 32767 0, 7 0;
v0000022b30b2be80_0 .net "OE", 0 0, L_0000022b30acb3e0;  alias, 1 drivers
v0000022b30b2c600_0 .net "WE", 0 0, v0000022b30b2cc40_0;  1 drivers
v0000022b30b2cce0_0 .net *"_ivl_0", 7 0, L_0000022b30b2c060;  1 drivers
v0000022b30b2c880_0 .net *"_ivl_2", 16 0, L_0000022b30b2b840;  1 drivers
L_0000022b30b70088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022b30b2bd40_0 .net *"_ivl_5", 1 0, L_0000022b30b70088;  1 drivers
o0000022b30ad5bf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000022b30b2c240_0 name=_ivl_6
v0000022b30b2b200_0 .net "address", 14 0, L_0000022b30b3e8a0;  alias, 1 drivers
v0000022b30b2ba20_0 .net "data", 7 0, L_0000022b30b2c6a0;  alias, 1 drivers
E_0000022b30ab2160 .event anyedge, v0000022b30b2c600_0, v0000022b30b2cba0_0, v0000022b30b2cf60_0, v0000022b30b2ce20_0;
L_0000022b30b2c060 .array/port v0000022b30b2b340, L_0000022b30b2b840;
L_0000022b30b2b840 .concat [ 15 2 0 0], L_0000022b30b3e8a0, L_0000022b30b70088;
L_0000022b30b2c6a0 .functor MUXZ 8, o0000022b30ad5bf8, L_0000022b30b2c060, L_0000022b30acb3e0, C4<>;
    .scope S_0000022b30ac39e0;
T_0 ;
    %wait E_0000022b30ab2160;
    %load/vec4 v0000022b30b2c600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000022b30b2ba20_0;
    %load/vec4 v0000022b30b2b200_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022b30b2b340, 0, 4;
T_0.0 ;
    %load/vec4 v0000022b30b2c600_0;
    %load/vec4 v0000022b30b2be80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 7 32 "$display", "RAM ERROR: OE and WE both active" {0 0 0};
T_0.2 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022b30ac39e0;
T_1 ;
    %vpi_call/w 7 37 "$readmemh", "data/finch.dat", v0000022b30b2b340 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000022b30ac36c0;
T_2 ;
    %wait E_0000022b30ab1660;
    %load/vec4 v0000022b30ad09d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000022b30ad0390_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022b30ad0390_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000022b30ad0390_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022b30ac3850;
T_3 ;
    %wait E_0000022b30ab1fe0;
    %load/vec4 v0000022b30acff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000022b30ad0430_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000022b30ad0430_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000022b30ad0430_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022b30ac93d0;
T_4 ;
    %wait E_0000022b30ab1420;
    %load/vec4 v0000022b30acfa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 9;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 9;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 210, 0, 9;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 242, 0, 9;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b30aab1a0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b30aab1a0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b30acf850_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b30acf850_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022b30ac93d0;
T_5 ;
    %wait E_0000022b30ab1da0;
    %load/vec4 v0000022b30b2b2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 600, 0, 10;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 601, 0, 10;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 605, 0, 10;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b30b2b980_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b30b2b980_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b30b2c7e0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b30b2c7e0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022b30ac93d0;
T_6 ;
    %wait E_0000022b30ab1d60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b30aab1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b30acf850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022b30b2b980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022b30b2c7e0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022b30ac9240;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022b30b2cc40_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0000022b30ac90b0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022b30b2cec0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0000022b30ac90b0;
T_9 ;
    %delay 50, 0;
    %load/vec4 v0000022b30b2cec0_0;
    %inv;
    %store/vec4 v0000022b30b2cec0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022b30ac90b0;
T_10 ;
    %vpi_call/w 3 26 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022b30ac9240 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022b30b2c420_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022b30b2c420_0, 0, 1;
    %delay 16582000, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "top.tb.v";
    "./modules/top.v";
    "./modules/gpu.v";
    "./modules/counter.v";
    "./modules/ram.v";
