# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/Contact_bounce_destroyer.v" \
"../../../../project_2.srcs/sources_1/new/Counter.v" \
"../../../../project_2.srcs/sources_1/new/D_trigger.v" \
"../../../../project_2.srcs/sources_1/new/Div_clk.v" \
"../../../../project_2.srcs/sources_1/new/Indicator.v" \
"../../../../project_2.srcs/sources_1/new/Module.v" \
"../../../../project_2.srcs/sources_1/new/StateMachine.v" \
"../../../../project_2.srcs/sources_1/new/Synchronizer.v" \
"../../../../project_2.srcs/sim_1/new/teasst.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
