<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="and2_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="and2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="and2_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="and_gate.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="and_gate.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="and_gate.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="and_gate.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="and_gate.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="and_gate.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="and_gate.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="and_gate.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="and_gate.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="and_gate.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="and_gate.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="and_gate.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="and_gate.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="and_gate.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="and_gate.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="and_gate.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="and_gate.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="and_gate.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="and_gate.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="and_gate.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="and_gate.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="and_gate.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="and_gate.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="and_gate.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="and_gate.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="and_gate_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="and_gate_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="and_gate_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="and_gate_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="and_gate_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="and_gate_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="and_gate_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="and_gate_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="and_gate_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="and_gate_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="and_gate_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="and_gate_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="and_gate_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="and_gate_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="and_gate_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="and_gate_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bcdto7led_bh.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bcdto7led_bh.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="bcdto7led_bh.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bcdto7led_bh.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bcdto7led_bh.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bcdto7led_bh.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bcdto7led_bh.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bcdto7led_bh.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="bcdto7led_bh.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bcdto7led_bh.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="bcdto7led_bh.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="bcdto7led_bh.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="bcdto7led_bh.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bcdto7led_bh.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="bcdto7led_bh.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bcdto7led_bh.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bcdto7led_bh.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="bcdto7led_bh.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="bcdto7led_bh.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="bcdto7led_bh.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bcdto7led_bh.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="bcdto7led_bh.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bcdto7led_bh.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bcdto7led_bh_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="bcdto7led_bh_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bcdto7led_bh_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bcdto7led_bh_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bcdto7led_bh_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="bcdto7led_bh_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bcdto7led_bh_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bcdto7led_bh_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="bcdto7led_bh_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="bcdto7led_bh_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bcdto7led_bh_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bcdto7led_bh_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="bcdto7led_bh_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="bcdto7led_bh_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bcdto7led_bh_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1517454141" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1517454141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526543080" xil_pn:in_ck="-1319849018805815022" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1526543080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="lab3/share/part1/and2.v"/>
      <outfile xil_pn:name="lab3/share/part1/and2_tb.v"/>
      <outfile xil_pn:name="lab3/share/part3/bcdto7led_bh.v"/>
      <outfile xil_pn:name="lab3/share/part3/bcdtoled_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1517454141" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7283848606699623232" xil_pn:start_ts="1517454141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526543081" xil_pn:in_ck="5075837297102803775" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6722882923829679746" xil_pn:start_ts="1526543080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_gate.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1526543081" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6418087823986570566" xil_pn:start_ts="1526543081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526543081" xil_pn:in_ck="-8963870409253776777" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1526543081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="and_gate.vhf"/>
      <outfile xil_pn:name="lab3/share/part1/and2.v"/>
      <outfile xil_pn:name="lab3/share/part1/and2_tb.v"/>
      <outfile xil_pn:name="lab3/share/part3/bcdto7led_bh.v"/>
      <outfile xil_pn:name="lab3/share/part3/bcdtoled_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1526543085" xil_pn:in_ck="-8963870409253776777" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8681237349743459854" xil_pn:start_ts="1526543081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="and2_tb_beh.prj"/>
      <outfile xil_pn:name="and2_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1526543085" xil_pn:in_ck="8801113667243666793" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2523550149590626207" xil_pn:start_ts="1526543085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="and2_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1526600911" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1526600911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526600914" xil_pn:in_ck="5075837297102803775" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1774850559673387785" xil_pn:start_ts="1526600911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526600914" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6418087823986570566" xil_pn:start_ts="1526600914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526600914" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1526600914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526600914" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1389748998690206215" xil_pn:start_ts="1526600914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526600914" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1526600914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526600914" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2367877752419977476" xil_pn:start_ts="1526600914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526600922" xil_pn:in_ck="-5188720173814788567" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3312188588737490832" xil_pn:start_ts="1526600914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bcdto7led_bh.lso"/>
      <outfile xil_pn:name="bcdto7led_bh.ngc"/>
      <outfile xil_pn:name="bcdto7led_bh.ngr"/>
      <outfile xil_pn:name="bcdto7led_bh.prj"/>
      <outfile xil_pn:name="bcdto7led_bh.stx"/>
      <outfile xil_pn:name="bcdto7led_bh.syr"/>
      <outfile xil_pn:name="bcdto7led_bh.xst"/>
      <outfile xil_pn:name="bcdto7led_bh_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1526600922" xil_pn:in_ck="2030840697554997472" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8000704928814127101" xil_pn:start_ts="1526600922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526600927" xil_pn:in_ck="3512627581191252320" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9217939072163784135" xil_pn:start_ts="1526600922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="bcdto7led_bh.bld"/>
      <outfile xil_pn:name="bcdto7led_bh.ngd"/>
      <outfile xil_pn:name="bcdto7led_bh_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1526600934" xil_pn:in_ck="-587471972640697118" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1526600927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="bcdto7led_bh.pcf"/>
      <outfile xil_pn:name="bcdto7led_bh_map.map"/>
      <outfile xil_pn:name="bcdto7led_bh_map.mrp"/>
      <outfile xil_pn:name="bcdto7led_bh_map.ncd"/>
      <outfile xil_pn:name="bcdto7led_bh_map.ngm"/>
      <outfile xil_pn:name="bcdto7led_bh_map.xrpt"/>
      <outfile xil_pn:name="bcdto7led_bh_summary.xml"/>
      <outfile xil_pn:name="bcdto7led_bh_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1526600943" xil_pn:in_ck="6666297783803213588" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1526600934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="bcdto7led_bh.ncd"/>
      <outfile xil_pn:name="bcdto7led_bh.pad"/>
      <outfile xil_pn:name="bcdto7led_bh.par"/>
      <outfile xil_pn:name="bcdto7led_bh.ptwx"/>
      <outfile xil_pn:name="bcdto7led_bh.unroutes"/>
      <outfile xil_pn:name="bcdto7led_bh.xpi"/>
      <outfile xil_pn:name="bcdto7led_bh_pad.csv"/>
      <outfile xil_pn:name="bcdto7led_bh_pad.txt"/>
      <outfile xil_pn:name="bcdto7led_bh_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1526600950" xil_pn:in_ck="5626021154158688890" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1526600943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="bcdto7led_bh.bgn"/>
      <outfile xil_pn:name="bcdto7led_bh.bit"/>
      <outfile xil_pn:name="bcdto7led_bh.drc"/>
      <outfile xil_pn:name="bcdto7led_bh.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1526600943" xil_pn:in_ck="5670090995599631834" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1526600940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="bcdto7led_bh.twr"/>
      <outfile xil_pn:name="bcdto7led_bh.twx"/>
    </transform>
  </transforms>

</generated_project>
