;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-22
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	ADD -130, 9
	SUB <0, @2
	DJN -1, @-20
	JMZ 400, 337
	SUB @127, 106
	DJN 100, 10
	JMZ 400, 337
	SUB 0, @2
	CMP -4, <-20
	SUB -7, <-29
	CMP -4, <-20
	SUB -7, <-29
	ADD 210, 30
	SUB -7, <-29
	CMP @0, @2
	SUB 0, @2
	SPL 0, <-902
	CMP -7, <-420
	SUB @0, @2
	ADD 210, 30
	CMP @0, @2
	SPL -7, @-420
	SUB <0, @2
	ADD 270, 2
	SPL -400, -11
	SUB #72, @200
	SUB #0, -4
	SUB @121, 103
	ADD 210, 30
	SPL 300, 90
	SUB -4, <-20
	ADD 270, 60
	SPL 0, <-902
	ADD 240, 0
	SPL 0, <-902
	DAT #0, #100
	ADD 240, 0
	SPL 300, 90
	SPL 0, <-902
	SPL 0, <-902
	MOV -7, <-20
	CMP #0, -4
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
