$comment
	File created using the following command:
		vcd file LogicalStep_Lab2.msim.vcd -direction
$end
$date
	Sat Jun 08 18:20:44 2019
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab2_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 4 " pb [3:0] $end
$var reg 8 # sw [7:0] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , seg7_char1 $end
$var wire 1 - seg7_char2 $end
$var wire 1 . seg7_data [6] $end
$var wire 1 / seg7_data [5] $end
$var wire 1 0 seg7_data [4] $end
$var wire 1 1 seg7_data [3] $end
$var wire 1 2 seg7_data [2] $end
$var wire 1 3 seg7_data [1] $end
$var wire 1 4 seg7_data [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 < ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 = ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 > seg7_data[1]~output_o $end
$var wire 1 ? seg7_data[5]~output_o $end
$var wire 1 @ seg7_data[6]~output_o $end
$var wire 1 A leds[0]~output_o $end
$var wire 1 B leds[1]~output_o $end
$var wire 1 C leds[2]~output_o $end
$var wire 1 D leds[3]~output_o $end
$var wire 1 E leds[4]~output_o $end
$var wire 1 F leds[5]~output_o $end
$var wire 1 G leds[6]~output_o $end
$var wire 1 H leds[7]~output_o $end
$var wire 1 I seg7_data[0]~output_o $end
$var wire 1 J seg7_data[2]~output_o $end
$var wire 1 K seg7_data[3]~output_o $end
$var wire 1 L seg7_data[4]~output_o $end
$var wire 1 M seg7_char1~output_o $end
$var wire 1 N seg7_char2~output_o $end
$var wire 1 O pb[3]~input_o $end
$var wire 1 P pb[0]~input_o $end
$var wire 1 Q pb[2]~input_o $end
$var wire 1 R pb[1]~input_o $end
$var wire 1 S SEG7_INPUT|Mux7~1_combout $end
$var wire 1 T sw[6]~input_o $end
$var wire 1 U sw[2]~input_o $end
$var wire 1 V sw[5]~input_o $end
$var wire 1 W sw[1]~input_o $end
$var wire 1 X sw[0]~input_o $end
$var wire 1 Y sw[4]~input_o $end
$var wire 1 Z ADDER_OUTPUT|OUTPUT[0]~1 $end
$var wire 1 [ ADDER_OUTPUT|OUTPUT[1]~3 $end
$var wire 1 \ ADDER_OUTPUT|OUTPUT[2]~4_combout $end
$var wire 1 ] SEG7_INPUT|Mux7~0_combout $end
$var wire 1 ^ SEG7_INPUT|Mux5~0_combout $end
$var wire 1 _ ADDER_OUTPUT|OUTPUT[1]~2_combout $end
$var wire 1 ` SEG7_INPUT|Mux6~0_combout $end
$var wire 1 a sw[7]~input_o $end
$var wire 1 b sw[3]~input_o $end
$var wire 1 c ADDER_OUTPUT|OUTPUT[2]~5 $end
$var wire 1 d ADDER_OUTPUT|OUTPUT[3]~6_combout $end
$var wire 1 e SEG7_INPUT|Mux4~0_combout $end
$var wire 1 f ADDER_OUTPUT|OUTPUT[0]~0_combout $end
$var wire 1 g SEG7_INPUT|Mux7~2_combout $end
$var wire 1 h INST1|Mux5~0_combout $end
$var wire 1 i SEG7_INPUT|Mux2~0_combout $end
$var wire 1 j SEG7_INPUT|Mux1~0_combout $end
$var wire 1 k ADDER_OUTPUT|OUTPUT[3]~7 $end
$var wire 1 l ADDER_OUTPUT|OUTPUT[4]~8_combout $end
$var wire 1 m SEG7_INPUT|Mux3~0_combout $end
$var wire 1 n LED_INPUT|Mux3~0_combout $end
$var wire 1 o SEG7_INPUT|Mux0~0_combout $end
$var wire 1 p INST2|Mux5~0_combout $end
$var wire 1 q clkin_50~input_o $end
$var wire 1 r clkin_50~inputclkctrl_outclk $end
$var wire 1 s INST3|clk_proc:COUNT[0]~0_combout $end
$var wire 1 t INST3|clk_proc:COUNT[0]~q $end
$var wire 1 u INST3|clk_proc:COUNT[1]~1_combout $end
$var wire 1 v INST3|clk_proc:COUNT[1]~q $end
$var wire 1 w INST3|clk_proc:COUNT[1]~2 $end
$var wire 1 x INST3|clk_proc:COUNT[2]~1_combout $end
$var wire 1 y INST3|clk_proc:COUNT[2]~q $end
$var wire 1 z INST3|clk_proc:COUNT[2]~2 $end
$var wire 1 { INST3|clk_proc:COUNT[3]~1_combout $end
$var wire 1 | INST3|clk_proc:COUNT[3]~q $end
$var wire 1 } INST3|clk_proc:COUNT[3]~2 $end
$var wire 1 ~ INST3|clk_proc:COUNT[4]~1_combout $end
$var wire 1 !! INST3|clk_proc:COUNT[4]~q $end
$var wire 1 "! INST3|clk_proc:COUNT[4]~2 $end
$var wire 1 #! INST3|clk_proc:COUNT[5]~1_combout $end
$var wire 1 $! INST3|clk_proc:COUNT[5]~q $end
$var wire 1 %! INST3|clk_proc:COUNT[5]~2 $end
$var wire 1 &! INST3|clk_proc:COUNT[6]~1_combout $end
$var wire 1 '! INST3|clk_proc:COUNT[6]~q $end
$var wire 1 (! INST3|clk_proc:COUNT[6]~2 $end
$var wire 1 )! INST3|clk_proc:COUNT[7]~1_combout $end
$var wire 1 *! INST3|clk_proc:COUNT[7]~q $end
$var wire 1 +! INST3|clk_proc:COUNT[7]~2 $end
$var wire 1 ,! INST3|clk_proc:COUNT[8]~1_combout $end
$var wire 1 -! INST3|clk_proc:COUNT[8]~q $end
$var wire 1 .! INST3|clk_proc:COUNT[8]~2 $end
$var wire 1 /! INST3|clk_proc:COUNT[9]~1_combout $end
$var wire 1 0! INST3|clk_proc:COUNT[9]~q $end
$var wire 1 1! INST3|clk_proc:COUNT[9]~2 $end
$var wire 1 2! INST3|clk_proc:COUNT[10]~1_combout $end
$var wire 1 3! INST3|clk_proc:COUNT[10]~q $end
$var wire 1 4! INST3|DOUT_TEMP[1]~0_combout $end
$var wire 1 5! INST1|Mux1~0_combout $end
$var wire 1 6! INST2|Mux1~0_combout $end
$var wire 1 7! INST3|DOUT_TEMP[5]~1_combout $end
$var wire 1 8! INST1|Mux0~0_combout $end
$var wire 1 9! INST2|Mux0~0_combout $end
$var wire 1 :! INST3|DOUT_TEMP[6]~2_combout $end
$var wire 1 ;! LED_INPUT|Mux7~0_combout $end
$var wire 1 <! LED_INPUT|Mux7~1_combout $end
$var wire 1 =! LED_INPUT|Mux7~2_combout $end
$var wire 1 >! LED_INPUT|Mux6~5_combout $end
$var wire 1 ?! LED_INPUT|Mux6~3_combout $end
$var wire 1 @! LED_INPUT|Mux6~2_combout $end
$var wire 1 A! LOGIC_OUTPUT|OUTPUT~0_combout $end
$var wire 1 B! LED_INPUT|Mux6~1_combout $end
$var wire 1 C! LED_INPUT|Mux6~4_combout $end
$var wire 1 D! LED_INPUT|Mux6~0_combout $end
$var wire 1 E! LED_INPUT|Mux6~6_combout $end
$var wire 1 F! LED_INPUT|Mux5~0_combout $end
$var wire 1 G! LOGIC_OUTPUT|OUTPUT~1_combout $end
$var wire 1 H! LED_INPUT|Mux5~1_combout $end
$var wire 1 I! LED_INPUT|Mux5~2_combout $end
$var wire 1 J! LED_INPUT|Mux5~3_combout $end
$var wire 1 K! LED_INPUT|Mux4~2_combout $end
$var wire 1 L! LOGIC_OUTPUT|OUTPUT~2_combout $end
$var wire 1 M! LED_INPUT|Mux4~0_combout $end
$var wire 1 N! LED_INPUT|Mux4~1_combout $end
$var wire 1 O! LED_INPUT|Mux4~3_combout $end
$var wire 1 P! LED_INPUT|Mux3~1_combout $end
$var wire 1 Q! LED_INPUT|Mux3~2_combout $end
$var wire 1 R! INST2|Mux6~0_combout $end
$var wire 1 S! INST1|Mux6~0_combout $end
$var wire 1 T! INST3|DOUT[0]~0_combout $end
$var wire 1 U! INST1|Mux4~0_combout $end
$var wire 1 V! INST2|Mux4~0_combout $end
$var wire 1 W! INST3|DOUT[2]~2_combout $end
$var wire 1 X! INST1|Mux3~0_combout $end
$var wire 1 Y! INST2|Mux3~0_combout $end
$var wire 1 Z! INST3|DOUT[3]~3_combout $end
$var wire 1 [! INST2|Mux2~0_combout $end
$var wire 1 \! INST1|Mux2~0_combout $end
$var wire 1 ]! INST3|DOUT[4]~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
bx "
bx0000 #
x+
x*
x)
x(
x'
x&
x%
x$
1,
0-
x4
z3
x2
x1
x0
z/
z.
05
16
x7
18
19
1:
0;
z<
z=
z>
z?
z@
xA
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
xL
1M
0N
xO
xP
xQ
xR
xS
xT
0U
xV
0W
0X
xY
0Z
1[
x\
x]
x^
x_
x`
xa
0b
0c
xd
xe
xf
xg
xh
xi
xj
1k
0l
xm
xn
xo
xp
xq
xr
1s
0t
0u
0v
0w
0x
0y
1z
0{
0|
0}
0~
0!!
1"!
0#!
0$!
0%!
0&!
0'!
1(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
xG!
xH!
xI!
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
xV!
xW!
xX!
xY!
xZ!
x[!
x\!
x]!
$end
#50000
bx0001 #
1X
xZ
x[
xc
xk
xl
#100000
bx0011 #
bx0010 #
1W
0X
0Z
#150000
bx0011 #
1X
xZ
#200000
bx0111 #
bx0101 #
bx0100 #
1U
0W
0X
0Z
1[
#250000
bx0101 #
1X
xZ
x[
#300000
bx0111 #
bx0110 #
1W
0X
0Z
#350000
bx0111 #
1X
xZ
#400000
bx1111 #
bx1011 #
bx1001 #
bx1000 #
1b
0U
0W
0X
0Z
1[
0c
#450000
bx1001 #
1X
xZ
x[
xc
#500000
bx1011 #
bx1010 #
1W
0X
0Z
#550000
bx1011 #
1X
xZ
#600000
bx1111 #
bx1101 #
bx1100 #
1U
0W
0X
0Z
1[
#650000
bx1101 #
1X
xZ
x[
#700000
bx1111 #
bx1110 #
1W
0X
0Z
#750000
bx1111 #
1X
xZ
#800000
bx0111 #
bx0011 #
bx0001 #
bx0000 #
0b
0U
0W
0X
0Z
1[
0c
1k
0l
#850000
bx0001 #
1X
xZ
x[
xc
xk
xl
#900000
bx0011 #
bx0010 #
1W
0X
0Z
#950000
bx0011 #
1X
xZ
#1000000
