// Seed: 2171385746
module module_0 ();
  parameter id_1 = 1;
  tri1 id_2;
  assign id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output supply1 id_1;
  assign id_1 = 1;
  parameter id_3 = 1;
  localparam id_4 = id_3;
  wire \id_5 ;
  module_0 modCall_1 ();
  wire [-1 : 1] id_6;
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    input wor id_2,
    output logic id_3,
    input supply0 id_4
);
  final begin : LABEL_0
    id_3 <= 1;
  end
  wire id_6;
  module_0 modCall_1 ();
endmodule
