read -sv run_verilog_mid/adder_32b_14_91_b8059bbdab880b1432bf6a7d0597b726.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_91_b8059bbdab880b1432bf6a7d0597b726_yosys.v
