<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll1" module="pll1" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2017 03 26 13:16:46.618" version="5.8" type="Module" synthesis="lse" source_format="Verilog HDL">
  <Package>
		<File name="pll1.lpc" type="lpc" modified="2017 03 26 13:16:42.958"/>
		<File name="pll1.v" type="top_level_verilog" modified="2017 03 26 13:16:43.081"/>
		<File name="pll1_tmpl.v" type="template_verilog" modified="2017 03 26 13:16:43.081"/>
  </Package>
</DiamondModule>
