$date
	Sun Oct 23 05:16:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#544893
b1000 !
1"
#544894
b1000 &
b1000 %
1$
#544895
0"
#544898
b100 &
b100 %
#544902
b10 &
b10 %
#544906
b1 &
b1 %
1#
#544910
b0 &
0#
b0 %
0$
#1492543
b10110 !
1"
#1492546
b10110 &
b10110 %
1$
#1492547
0"
#1492550
b1011 &
b1011 %
#1492554
b100010 &
b100010 %
#1492558
b10001 &
b10001 %
#1492562
b110100 &
b110100 %
#1492566
b11010 &
b11010 %
#1492570
b1101 &
b1101 %
#1492574
b101000 &
b101000 %
#1492578
b10100 &
b10100 %
#1492582
b1010 &
b1010 %
#1492586
b101 &
b101 %
#1492590
b10000 &
b10000 %
#1492594
b1000 &
b1000 %
#1492598
b100 &
b100 %
#1492602
b10 &
b10 %
#1492606
b1 &
1#
b1 %
#1492610
b0 &
b0 %
0#
0$
#2536811
b10 !
1"
#2536814
b10 &
b10 %
1$
#2536815
0"
#2536818
b1 &
b1 %
1#
#2536822
b0 &
0#
b0 %
0$
#4500012
