{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 28 07:13:50 2025 " "Info: Processing started: Sat Jun 28 07:13:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SpectAnalyzer_top_dp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/SpectAnalyzer_top_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpectAnalyzer_top_dp-rtl " "Info: Found design unit 1: SpectAnalyzer_top_dp-rtl" {  } { { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SpectAnalyzer_top_dp " "Info: Found entity 1: SpectAnalyzer_top_dp" {  } { { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mag_sqr_fft_dp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/mag_sqr_fft_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mag_sqr_fft_dp-rtl " "Info: Found design unit 1: mag_sqr_fft_dp-rtl" {  } { { "src/mag_sqr_fft_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft_dp.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mag_sqr_fft_dp " "Info: Found entity 1: mag_sqr_fft_dp" {  } { { "src/mag_sqr_fft_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft_dp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_dp_optimized.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/ram_dp_optimized.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_dp_optimized-rtl " "Info: Found design unit 1: ram_dp_optimized-rtl" {  } { { "src/ram_dp_optimized.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_dp_optimized.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_dp_optimized " "Info: Found entity 1: ram_dp_optimized" {  } { { "src/ram_dp_optimized.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_dp_optimized.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spect_pkg0.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file src/spect_pkg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spect_pkg0 " "Info: Found design unit 1: spect_pkg0" {  } { { "src/spect_pkg0.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg0.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spect_pkg0-body " "Info: Found design unit 2: spect_pkg0-body" {  } { { "src/spect_pkg0.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg0.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spect_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file src/spect_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spect_pkg " "Info: Found design unit 1: spect_pkg" {  } { { "src/spect_pkg.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spect_pkg-body " "Info: Found design unit 2: spect_pkg-body" {  } { { "src/spect_pkg.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/input_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/input_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_buffer-rtl " "Info: Found design unit 1: input_buffer-rtl" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_buffer " "Info: Found entity 1: input_buffer" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/output_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-rtl " "Info: Found design unit 1: output_buffer-rtl" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Info: Found entity 1: output_buffer" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpectAnalyzer_top_dp " "Info: Elaborating entity \"SpectAnalyzer_top_dp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_ram_addr_a SpectAnalyzer_top_dp.vhd(49) " "Warning (10036): Verilog HDL or VHDL warning at SpectAnalyzer_top_dp.vhd(49): object \"fft_ram_addr_a\" assigned a value but never read" {  } { { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_ram_dout_a SpectAnalyzer_top_dp.vhd(50) " "Warning (10036): Verilog HDL or VHDL warning at SpectAnalyzer_top_dp.vhd(50): object \"fft_ram_dout_a\" assigned a value but never read" {  } { { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_ram_we_a SpectAnalyzer_top_dp.vhd(51) " "Warning (10036): Verilog HDL or VHDL warning at SpectAnalyzer_top_dp.vhd(51): object \"fft_ram_we_a\" assigned a value but never read" {  } { { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_ram_addr_b SpectAnalyzer_top_dp.vhd(52) " "Warning (10036): Verilog HDL or VHDL warning at SpectAnalyzer_top_dp.vhd(52): object \"fft_ram_addr_b\" assigned a value but never read" {  } { { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_ram_dout_b SpectAnalyzer_top_dp.vhd(53) " "Warning (10036): Verilog HDL or VHDL warning at SpectAnalyzer_top_dp.vhd(53): object \"fft_ram_dout_b\" assigned a value but never read" {  } { { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_ram_we_b SpectAnalyzer_top_dp.vhd(54) " "Warning (10036): Verilog HDL or VHDL warning at SpectAnalyzer_top_dp.vhd(54): object \"fft_ram_we_b\" assigned a value but never read" {  } { { "src/SpectAnalyzer_top_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dp_optimized ram_dp_optimized:ram_inst " "Info: Elaborating entity \"ram_dp_optimized\" for hierarchy \"ram_dp_optimized:ram_inst\"" {  } { { "src/SpectAnalyzer_top_dp.vhd" "ram_inst" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_buffer input_buffer:input_buffer_inst " "Info: Elaborating entity \"input_buffer\" for hierarchy \"input_buffer:input_buffer_inst\"" {  } { { "src/SpectAnalyzer_top_dp.vhd" "input_buffer_inst" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mag_sqr_fft_dp mag_sqr_fft_dp:fft_inst " "Info: Elaborating entity \"mag_sqr_fft_dp\" for hierarchy \"mag_sqr_fft_dp:fft_inst\"" {  } { { "src/SpectAnalyzer_top_dp.vhd" "fft_inst" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mag_sqr_fft_dp.vhd(226) " "Warning (10027): Verilog HDL or VHDL warning at the mag_sqr_fft_dp.vhd(226): index expression is not wide enough to address all of the elements in the array" {  } { { "src/mag_sqr_fft_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft_dp.vhd" 226 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mag_sqr_fft_dp.vhd(227) " "Warning (10027): Verilog HDL or VHDL warning at the mag_sqr_fft_dp.vhd(227): index expression is not wide enough to address all of the elements in the array" {  } { { "src/mag_sqr_fft_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft_dp.vhd" 227 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "p mag_sqr_fft_dp.vhd(77) " "Warning (10542): VHDL Variable Declaration warning at mag_sqr_fft_dp.vhd(77): used initial value expression for variable \"p\" because variable was never assigned a value" {  } { { "src/mag_sqr_fft_dp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft_dp.vhd" 77 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_buffer output_buffer:output_buffer_inst " "Info: Elaborating entity \"output_buffer\" for hierarchy \"output_buffer:output_buffer_inst\"" {  } { { "src/SpectAnalyzer_top_dp.vhd" "output_buffer_inst" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top_dp.vhd" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTDPRAM_INFERRED" "ram_dp_optimized:ram_inst\|mem\[0\]\[0\]~1024 " "Info: Inferred altdpram megafunction from the following logic: \"ram_dp_optimized:ram_inst\|mem\[0\]\[0\]~1024\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Info: Parameter WIDTH set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD 4 " "Info: Parameter WIDTHAD set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS 16 " "Info: Parameter NUMWORDS set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_REG INCLOCK " "Info: Parameter WRADDRESS_REG set to INCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_ACLR OFF " "Info: Parameter WRADDRESS_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_REG INCLOCK " "Info: Parameter WRCONTROL_REG set to INCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR OFF " "Info: Parameter WRCONTROL_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_REG UNREGISTERED " "Info: Parameter RDADDRESS_REG set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_ACLR OFF " "Info: Parameter RDADDRESS_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG UNREGISTERED " "Info: Parameter RDCONTROL_REG set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_ACLR OFF " "Info: Parameter RDCONTROL_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG INCLOCK " "Info: Parameter INDATA_REG set to INCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR OFF " "Info: Parameter INDATA_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG OUTCLOCK " "Info: Parameter OUTDATA_REG set to OUTCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR OFF " "Info: Parameter OUTDATA_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "LPM_FILE UNUSED " "Info: Parameter LPM_FILE set to UNUSED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "src/ram_dp_optimized.vhd" "mem\[0\]\[0\]~1024" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_dp_optimized.vhd" 26 -1 0 } }  } 0 0 "Inferred altdpram megafunction from the following logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0 " "Info: Elaborated megafunction instantiation \"ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0 " "Info: Instantiated megafunction \"ram_dp_optimized:ram_inst\|altdpram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Info: Parameter \"WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 4 " "Info: Parameter \"WIDTHAD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16 " "Info: Parameter \"NUMWORDS\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_REG INCLOCK " "Info: Parameter \"WRADDRESS_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_ACLR OFF " "Info: Parameter \"WRADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_REG INCLOCK " "Info: Parameter \"WRCONTROL_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR OFF " "Info: Parameter \"WRCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_REG UNREGISTERED " "Info: Parameter \"RDADDRESS_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_ACLR OFF " "Info: Parameter \"RDADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG UNREGISTERED " "Info: Parameter \"RDCONTROL_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR OFF " "Info: Parameter \"RDCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG INCLOCK " "Info: Parameter \"INDATA_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR OFF " "Info: Parameter \"INDATA_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG OUTCLOCK " "Info: Parameter \"OUTDATA_REG\" = \"OUTCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR OFF " "Info: Parameter \"OUTDATA_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE UNUSED " "Info: Parameter \"LPM_FILE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "input_buffer:input_buffer_inst\|st.WRITE " "Info: Register \"input_buffer:input_buffer_inst\|st.WRITE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Info: Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Info: Implemented 134 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 28 07:13:51 2025 " "Info: Processing ended: Sat Jun 28 07:13:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
