#include "cumetal/ptx/lower_to_metal.h"

#include "cumetal/metal/lower_to_msl.h"
#include "cumetal/passes/phase1_pipeline.h"
#include "cumetal/ptx/parser.h"

#include <array>
#include <cctype>
#include <cstdint>
#include <cstring>
#include <iomanip>
#include <sstream>
#include <string>
#include <string_view>
#include <unordered_map>
#include <unordered_set>

namespace cumetal::ptx {
namespace {

constexpr std::string_view kKernelNameToken = "__KERNEL_NAME__";

bool kernel_name_contains(const std::string& kernel_name, std::string_view needle) {
    return kernel_name.find(needle) != std::string::npos;
}

bool entry_uses_supported_convert_unary(const std::string& entry_name) {
    return kernel_name_contains(entry_name, "convert_unaryIfDF16_E") ||
           kernel_name_contains(entry_name, "convert_unaryIDF16_fE");
}

bool entry_uses_supported_rope_norm(const std::string& entry_name) {
    return kernel_name_contains(entry_name, "rope_normILb1ELb0EffEv") ||
           kernel_name_contains(entry_name, "rope_normILb1ELb0EfDF16_Ev");
}

bool entry_uses_supported_rope_neox(const std::string& entry_name) {
    return kernel_name_contains(entry_name, "rope_neoxILb1ELb0EffEv") ||
           kernel_name_contains(entry_name, "rope_neoxILb1ELb0EfDF16_Ev");
}

bool entry_uses_supported_cpy_scalar(const std::string& entry_name) {
    if (!kernel_name_contains(entry_name, "_ZL10cpy_scalarI")) {
        return false;
    }
    return kernel_name_contains(entry_name, "cpy_1_scalarIffE") ||
           kernel_name_contains(entry_name, "cpy_1_scalarIfDF16_E") ||
           kernel_name_contains(entry_name, "cpy_1_scalarIDF16_fE") ||
           kernel_name_contains(entry_name, "cpy_1_scalarIDF16_DF16_E");
}

// A few direct-MSL templates are passthru / placeholder stubs that let a GGML
// run proceed without computing the real result (they copy or zero data instead
// of unpacking quantized blocks, rotating rope embeddings, etc.). They keep the
// kernel table populated but their numerical output is wrong. Callers use this
// to flag such kernels as unsafe so the runtime can refuse them by default
// rather than silently emit garbage. Keep this list in sync with the passthru
// branches in emit_metal_source_for_entry.
bool entry_uses_approximate_stub(const std::string& entry_name) {
    return (kernel_name_contains(entry_name, "convert_unary") &&
            !entry_uses_supported_convert_unary(entry_name)) ||
           (kernel_name_contains(entry_name, "rope_norm") &&
            !entry_uses_supported_rope_norm(entry_name)) ||
           (kernel_name_contains(entry_name, "rope_neox") &&
            !entry_uses_supported_rope_neox(entry_name)) ||
           kernel_name_contains(entry_name, "dequantize_q5_0") ||
           kernel_name_contains(entry_name, "dequantize_block_q5") ||
           kernel_name_contains(entry_name, "k_set_rows") ||
           (kernel_name_contains(entry_name, "cpy_") &&
            !entry_uses_supported_cpy_scalar(entry_name)) ||
           kernel_name_contains(entry_name, "k_cpy");
}

std::string replace_kernel_name(std::string source, const std::string& entry_name) {
    std::size_t pos = 0;
    while ((pos = source.find(kKernelNameToken, pos)) != std::string::npos) {
        source.replace(pos, kKernelNameToken.size(), entry_name);
        pos += entry_name.size();
    }
    return source;
}

std::string emit_metal_source_for_entry(const std::string& entry_name) {
    static constexpr std::string_view kPreamble = R"METAL(#include <metal_stdlib>
#include <metal_atomic>

using namespace metal;

)METAL";

    std::string kernel_template;

    if (kernel_name_contains(entry_name, "encoder_forward_kernel3")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float4* out [[buffer(0)]],
    device const int* inp [[buffer(1)]],
    device const float4* wte [[buffer(2)]],
    device const float4* wpe [[buffer(3)]],
    constant int& B [[buffer(4)]],
    constant int& T [[buffer(5)]],
    constant int& C [[buffer(6)]],
    uint gid [[thread_position_in_grid]]) {
    const int C4 = C / 4;
    const int N = B * T * C4;
    const int idx = static_cast<int>(gid);
    if (idx >= N || C4 <= 0) {
        return;
    }

    const int bt = idx / C4;
    const int b = bt / T;
    const int t = bt % T;
    const int c4 = idx % C4;
    const int ix = inp[b * T + t];
    out[b * T * C4 + t * C4 + c4] = wte[ix * C4 + c4] + wpe[t * C4 + c4];
}
)METAL";
    } else if (kernel_name_contains(entry_name, "encoder_backward_kernel")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* dwte [[buffer(0)]],
    device float* dwpe [[buffer(1)]],
    device const float* dout [[buffer(2)]],
    device const int* inp [[buffer(3)]],
    constant int& B [[buffer(4)]],
    constant int& T [[buffer(5)]],
    constant int& C [[buffer(6)]],
    uint gid [[thread_position_in_grid]]) {
    const int idx = static_cast<int>(gid);
    const int N = B * T * C;
    if (idx >= N || C <= 0) {
        return;
    }

    const int bt = idx / C;
    const int b = bt / T;
    const int t = bt % T;
    const int c = idx % C;
    const int ix = inp[b * T + t];
    const float grad = dout[idx];

    device atomic_float* dwte_ptr = reinterpret_cast<device atomic_float*>(dwte + ix * C + c);
    device atomic_float* dwpe_ptr = reinterpret_cast<device atomic_float*>(dwpe + t * C + c);
    atomic_fetch_add_explicit(dwte_ptr, grad, memory_order_relaxed);
    atomic_fetch_add_explicit(dwpe_ptr, grad, memory_order_relaxed);
}
)METAL";
    } else if (kernel_name_contains(entry_name, "layernorm_forward_kernel3")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* out [[buffer(0)]],
    device float* mean [[buffer(1)]],
    device float* rstd [[buffer(2)]],
    device const float* inp [[buffer(3)]],
    device const float* weight [[buffer(4)]],
    device const float* bias [[buffer(5)]],
    constant int& N [[buffer(6)]],
    constant int& C [[buffer(7)]],
    uint gid [[thread_position_in_grid]]) {
    if (C <= 0) {
        return;
    }

    const int linear = static_cast<int>(gid);
    const int row = linear / 32;
    const int lane = linear % 32;
    if (row >= N || lane != 0) {
        return;
    }

    const int base = row * C;
    const device float* x = inp + base;

    float sum = 0.0f;
    for (int i = 0; i < C; ++i) {
        sum += x[i];
    }
    const float m = sum / static_cast<float>(C);
    if (mean != nullptr) {
        mean[row] = m;
    }

    float var_sum = 0.0f;
    for (int i = 0; i < C; ++i) {
        const float diff = x[i] - m;
        var_sum += diff * diff;
    }
    const float s = rsqrt(var_sum / static_cast<float>(C) + 1.0e-5f);
    if (rstd != nullptr) {
        rstd[row] = s;
    }

    device float* o = out + base;
    for (int i = 0; i < C; ++i) {
        const float n = (x[i] - m) * s;
        o[i] = n * weight[i] + bias[i];
    }
}
)METAL";
    } else if (kernel_name_contains(entry_name, "unpermute_kernel_backward")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* dinp [[buffer(0)]],
    device const float* dout [[buffer(1)]],
    constant int& B [[buffer(2)]],
    constant int& N [[buffer(3)]],
    constant int& NH [[buffer(4)]],
    constant int& d [[buffer(5)]],
    uint gid [[thread_position_in_grid]]) {
    const int idx = static_cast<int>(gid);
    const int total = B * NH * N * d;
    if (idx >= total || N <= 0 || NH <= 0 || d <= 0) {
        return;
    }

    const int b = idx / (NH * N * d);
    int rest = idx % (NH * N * d);
    const int nh = rest / (N * d);
    rest = rest % (N * d);
    const int n = rest / d;
    const int di = rest % d;

    const int other_idx = (b * NH * N * d) + (n * NH * d) + (nh * d) + di;
    dinp[idx] = dout[other_idx];
}
)METAL";
    } else if (kernel_name_contains(entry_name, "unpermute_kernel")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* inp [[buffer(0)]],
    device float* out [[buffer(1)]],
    constant int& B [[buffer(2)]],
    constant int& N [[buffer(3)]],
    constant int& NH [[buffer(4)]],
    constant int& d [[buffer(5)]],
    uint gid [[thread_position_in_grid]]) {
    const int idx = static_cast<int>(gid);
    const int total = B * NH * N * d;
    if (idx >= total || N <= 0 || NH <= 0 || d <= 0) {
        return;
    }

    const int b = idx / (NH * N * d);
    int rest = idx % (NH * N * d);
    const int nh = rest / (N * d);
    rest = rest % (N * d);
    const int n = rest / d;
    const int di = rest % d;

    const int other_idx = (b * NH * N * d) + (n * NH * d) + (nh * d) + di;
    out[other_idx] = inp[idx];
}
)METAL";
    } else if (kernel_name_contains(entry_name, "permute_kernel_backward") &&
               !kernel_name_contains(entry_name, "unpermute_kernel_backward")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* dinp [[buffer(0)]],
    device const float* dq [[buffer(1)]],
    device const float* dk [[buffer(2)]],
    device const float* dv [[buffer(3)]],
    constant int& B [[buffer(4)]],
    constant int& N [[buffer(5)]],
    constant int& NH [[buffer(6)]],
    constant int& d [[buffer(7)]],
    uint gid [[thread_position_in_grid]]) {
    const int idx = static_cast<int>(gid);
    const int total = B * NH * N * d;
    if (idx >= total || N <= 0 || NH <= 0 || d <= 0) {
        return;
    }

    const int b = idx / (NH * N * d);
    int rest = idx % (NH * N * d);
    const int nh = rest / (N * d);
    rest = rest % (N * d);
    const int n = rest / d;
    const int di = rest % d;

    const int inp_idx = (b * N * 3 * NH * d) + (n * 3 * NH * d) + (nh * d) + di;
    dinp[inp_idx] = dq[idx];
    dinp[inp_idx + NH * d] = dk[idx];
    dinp[inp_idx + 2 * NH * d] = dv[idx];
}
)METAL";
    } else if (kernel_name_contains(entry_name, "permute_kernel") &&
               !kernel_name_contains(entry_name, "unpermute_kernel")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* q [[buffer(0)]],
    device float* k [[buffer(1)]],
    device float* v [[buffer(2)]],
    device const float* inp [[buffer(3)]],
    constant int& B [[buffer(4)]],
    constant int& N [[buffer(5)]],
    constant int& NH [[buffer(6)]],
    constant int& d [[buffer(7)]],
    uint gid [[thread_position_in_grid]]) {
    const int idx = static_cast<int>(gid);
    const int total = B * NH * N * d;
    if (idx >= total || N <= 0 || NH <= 0 || d <= 0) {
        return;
    }

    const int b = idx / (NH * N * d);
    int rest = idx % (NH * N * d);
    const int nh = rest / (N * d);
    rest = rest % (N * d);
    const int n = rest / d;
    const int di = rest % d;

    const int inp_idx = (b * N * 3 * NH * d) + (n * 3 * NH * d) + (nh * d) + di;
    q[idx] = inp[inp_idx];
    k[idx] = inp[inp_idx + NH * d];
    v[idx] = inp[inp_idx + 2 * NH * d];
}
)METAL";
    } else if (kernel_name_contains(entry_name, "softmax_forward_kernel5")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* out [[buffer(0)]],
    constant float& inv_temperature [[buffer(1)]],
    device const float* inp [[buffer(2)]],
    constant int& N [[buffer(3)]],
    constant int& T [[buffer(4)]],
    uint gid [[thread_position_in_grid]]) {
    if (T <= 0) {
        return;
    }

    const int linear = static_cast<int>(gid);
    const int row = linear / 32;
    const int lane = linear % 32;
    if (row >= N * T || lane != 0) {
        return;
    }

    const int own_pos = row % T;
    const device float* x = inp + row * T;
    device float* y = out + row * T;

    float max_val = -3.402823466e+38f;
    for (int i = 0; i <= own_pos; ++i) {
        max_val = max(max_val, x[i]);
    }

    float sum = 0.0f;
    for (int i = 0; i <= own_pos; ++i) {
        sum += exp(inv_temperature * (x[i] - max_val));
    }
    const float norm = (sum > 0.0f) ? (1.0f / sum) : 0.0f;

    for (int i = 0; i <= own_pos; ++i) {
        y[i] = exp(inv_temperature * (x[i] - max_val)) * norm;
    }
    for (int i = own_pos + 1; i < T; ++i) {
        y[i] = 0.0f;
    }
}
)METAL";
    } else if (kernel_name_contains(entry_name, "residual_forward_kernel")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* out [[buffer(0)]],
    device const float* inp1 [[buffer(1)]],
    device const float* inp2 [[buffer(2)]],
    constant int& N [[buffer(3)]],
    uint gid [[thread_position_in_grid]]) {
    const int idx = static_cast<int>(gid);
    if (idx >= N) {
        return;
    }
    out[idx] = inp1[idx] + inp2[idx];
}
)METAL";
    } else if (kernel_name_contains(entry_name, "gelu_forward_kernel")) {
kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* out [[buffer(0)]],
    device const float* inp [[buffer(1)]],
    constant int& N [[buffer(2)]],
    uint3 gid [[thread_position_in_grid]],
    uint3 threads_per_grid [[threads_per_grid]]) {
    const int i = static_cast<int>(gid.x);
    const int launched = static_cast<int>(threads_per_grid.x);
    (void)N;
    if (i >= launched) {
        return;
    }

    constexpr float kScale = 0.7978845608028654f;
    const float x = inp[i];
    if (x > 10.0f) {
        out[i] = x;
        return;
    }
    if (x < -10.0f) {
        out[i] = 0.0f;
        return;
    }
    const float cube = 0.044715f * x * x * x;
    out[i] = 0.5f * x * (1.0f + tanh(kScale * (x + cube)));
}
)METAL";
    } else if (kernel_name_contains(entry_name, "gelu_backward_kernel")) {
kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* dinp [[buffer(0)]],
    device const float* inp [[buffer(1)]],
    device const float* dout [[buffer(2)]],
    constant int& N [[buffer(3)]],
    uint3 gid [[thread_position_in_grid]],
    uint3 threads_per_grid [[threads_per_grid]]) {
    const int i = static_cast<int>(gid.x);
    const int launched = static_cast<int>(threads_per_grid.x);
    (void)N;
    if (i >= launched) {
        return;
    }

    constexpr float kScale = 0.7978845608028654f;
    const float x = inp[i];
    if (x > 10.0f) {
        dinp[i] = dout[i];
        return;
    }
    if (x < -10.0f) {
        dinp[i] = 0.0f;
        return;
    }
    const float cube = 0.044715f * x * x * x;
    const float tanh_arg = kScale * (x + cube);
    const float tanh_out = tanh(tanh_arg);
    const float cosh_out = cosh(tanh_arg);
    const float sech2 = 1.0f / (cosh_out * cosh_out);
    const float local_grad = 0.5f * (1.0f + tanh_out) +
                             x * 0.5f * sech2 * kScale *
                                 (1.0f + 3.0f * 0.044715f * x * x);
    dinp[i] = local_grad * dout[i];
}
)METAL";
    } else if (kernel_name_contains(entry_name, "matmul_backward_bias_kernel4")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* dbias [[buffer(0)]],
    device const float* dout [[buffer(1)]],
    constant int& B [[buffer(2)]],
    constant int& T [[buffer(3)]],
    constant int& OC [[buffer(4)]],
    uint tid [[thread_index_in_threadgroup]],
    uint3 group_pos [[threadgroup_position_in_grid]]) {
    if (tid >= 32u || OC <= 0) {
        return;
    }

    const int col = static_cast<int>(group_pos.x * 32u + tid);
    if (col >= OC) {
        return;
    }

    float sum = 0.0f;
    const int rows = B * T;
    for (int row = 0; row < rows; ++row) {
        sum += dout[row * OC + col];
    }

    device atomic_float* dbias_ptr = reinterpret_cast<device atomic_float*>(dbias + col);
    atomic_fetch_add_explicit(dbias_ptr, sum, memory_order_relaxed);
}
)METAL";
    } else if (kernel_name_contains(entry_name, "layernorm_backward_kernel2")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* dinp [[buffer(0)]],
    device float* dweight [[buffer(1)]],
    device float* dbias [[buffer(2)]],
    device const float* dout [[buffer(3)]],
    device const float* inp [[buffer(4)]],
    device const float* weight [[buffer(5)]],
    device const float* mean [[buffer(6)]],
    device const float* rstd [[buffer(7)]],
    constant int& B [[buffer(8)]],
    constant int& T [[buffer(9)]],
    constant int& C [[buffer(10)]],
    uint gid [[thread_position_in_grid]]) {
    if (C <= 0) {
        return;
    }

    const int linear = static_cast<int>(gid);
    const int row = linear / 32;
    const int lane = linear % 32;
    const int N = B * T;
    if (row >= N || lane != 0) {
        return;
    }

    const int base = row * C;
    const float mean_row = mean[row];
    const float rstd_row = rstd[row];
    const float inv_c = 1.0f / static_cast<float>(C);

    float dnorm_mean = 0.0f;
    float dnorm_norm_mean = 0.0f;
    for (int i = 0; i < C; ++i) {
        const float norm = (inp[base + i] - mean_row) * rstd_row;
        const float dnorm = weight[i] * dout[base + i];
        dnorm_mean += dnorm;
        dnorm_norm_mean += dnorm * norm;
    }
    dnorm_mean *= inv_c;
    dnorm_norm_mean *= inv_c;

    for (int i = 0; i < C; ++i) {
        const float norm = (inp[base + i] - mean_row) * rstd_row;
        const float dout_val = dout[base + i];
        const float dnorm = weight[i] * dout_val;

        device atomic_float* dbias_ptr = reinterpret_cast<device atomic_float*>(dbias + i);
        device atomic_float* dweight_ptr = reinterpret_cast<device atomic_float*>(dweight + i);
        atomic_fetch_add_explicit(dbias_ptr, dout_val, memory_order_relaxed);
        atomic_fetch_add_explicit(dweight_ptr, norm * dout_val, memory_order_relaxed);

        float dval = dnorm;
        dval -= dnorm_mean;
        dval -= norm * dnorm_norm_mean;
        dval *= rstd_row;

        device atomic_float* dinp_ptr = reinterpret_cast<device atomic_float*>(dinp + base + i);
        atomic_fetch_add_explicit(dinp_ptr, dval, memory_order_relaxed);
    }
}
)METAL";
    } else if (kernel_name_contains(entry_name, "softmax_autoregressive_backward_kernel")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* dpreatt [[buffer(0)]],
    device const float* datt [[buffer(1)]],
    device const float* att [[buffer(2)]],
    constant int& B [[buffer(3)]],
    constant int& T [[buffer(4)]],
    constant int& C [[buffer(5)]],
    constant float& scale [[buffer(6)]],
    uint tid [[thread_index_in_threadgroup]],
    uint3 group_pos [[threadgroup_position_in_grid]]) {
    (void)C;
    if (tid != 0u || T <= 0) {
        return;
    }

    const int idx = static_cast<int>(group_pos.y);
    const int t0 = T - 1 - 4 * static_cast<int>(group_pos.x);
    if (idx < 0 || idx >= B * (C / (T > 0 ? T : 1))) {
        // idx corresponds to B * NH in llm.c launches; keep permissive and rely on bounds below.
    }

    device float* dpreatt_base = dpreatt + static_cast<size_t>(idx) * static_cast<size_t>(T) * static_cast<size_t>(T);
    const device float* datt_base = datt + static_cast<size_t>(idx) * static_cast<size_t>(T) * static_cast<size_t>(T);
    const device float* att_base = att + static_cast<size_t>(idx) * static_cast<size_t>(T) * static_cast<size_t>(T);

    for (int to = 0; to < 4; ++to) {
        const int row = t0 - to;
        if (row < 0 || row >= T) {
            continue;
        }

        const int row_base = row * T;
        float local_sum = 0.0f;
        for (int col = 0; col <= row; ++col) {
            local_sum += att_base[row_base + col] * datt_base[row_base + col];
        }
        for (int col = 0; col <= row; ++col) {
            const float a = att_base[row_base + col];
            const float da = datt_base[row_base + col];
            dpreatt_base[row_base + col] = scale * a * (da - local_sum);
        }
        for (int col = row + 1; col < T; ++col) {
            dpreatt_base[row_base + col] = 0.0f;
        }
    }
}
)METAL";
    } else if (kernel_name_contains(entry_name, "adamw_kernel2")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* params [[buffer(0)]],
    device float* grads [[buffer(1)]],
    device float* m [[buffer(2)]],
    device float* v [[buffer(3)]],
    constant int& num_parameters [[buffer(4)]],
    constant float& learning_rate [[buffer(5)]],
    constant float& beta1 [[buffer(6)]],
    constant float& beta2 [[buffer(7)]],
    constant float& beta1_correction [[buffer(8)]],
    constant float& beta2_correction [[buffer(9)]],
    constant float& eps [[buffer(10)]],
    constant float& weight_decay [[buffer(11)]],
    uint gid [[thread_position_in_grid]]) {
    const int i = static_cast<int>(gid);
    if (i < 0 || i >= num_parameters) {
        return;
    }

    const float grad = grads[i];
    float m_val = m[i];
    float v_val = v[i];

    m_val = fma(beta1, m_val, (1.0f - beta1) * grad);
    v_val = fma(beta2, v_val, (1.0f - beta2) * (grad * grad));
    m[i] = m_val;
    v[i] = v_val;

    const float m_hat = m_val / beta1_correction;
    const float v_hat = v_val / beta2_correction;
    params[i] -= learning_rate * (m_hat / (sqrt(v_hat) + eps) + weight_decay * params[i]);
}
)METAL";
    } else if (kernel_name_contains(entry_name, "fused_classifier_kernel3")) {
kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* logits [[buffer(0)]],
    device float* losses [[buffer(1)]],
    device float* probs [[buffer(2)]],
    device const float* dlosses [[buffer(3)]],
    device const int* targets [[buffer(4)]],
    constant int& B [[buffer(5)]],
    constant int& T [[buffer(6)]],
    constant int& V [[buffer(7)]],
    constant int& P [[buffer(8)]],
    uint tid [[thread_index_in_threadgroup]],
    uint3 group_pos [[threadgroup_position_in_grid]],
    uint3 threads_per_group [[threads_per_threadgroup]]) {
    const int idx = static_cast<int>(group_pos.x);
    const int n = B * T;
    if (idx < 0 || idx >= n || V <= 0 || P <= 0 || V > P) {
        return;
    }

    const int target = targets[idx];
    if (target < 0 || target >= V) {
        return;
    }

    device float* row_logits = logits + static_cast<size_t>(idx) * static_cast<size_t>(P);

    threadgroup float tg_maxval;
    threadgroup float tg_scale;

    if (tid == 0u) {
        float max_val = -3.402823466e+38f;
        for (int i = 0; i < V; ++i) {
            max_val = max(max_val, row_logits[i]);
        }

        float sum = 0.0f;
        for (int i = 0; i < V; ++i) {
            sum += exp(row_logits[i] - max_val);
        }

        tg_maxval = max_val;
        tg_scale = (sum > 0.0f) ? (1.0f / sum) : 0.0f;
    }
    threadgroup_barrier(mem_flags::mem_threadgroup);
    const float max_val = tg_maxval;
    const float scale = tg_scale;

    if (tid == 0u) {
        const float prob = exp(row_logits[target] - max_val) * scale;
        losses[idx] = -log(max(prob, 1.0e-20f));
    }

    // Thread 0 reads row_logits[target] just above; every thread overwrites row_logits[] with
    // gradients just below. Without this barrier the thread that owns index `target` can store
    // its gradient before thread 0 has read the logit, so the loss is computed from a gradient
    // instead of a logit -- intermittently, depending on scheduling.
    //
    // Upstream llm.c has the same shape and gets away with it because every thread participates
    // in a block-wide cooperative reduction immediately before, which keeps the warps in step.
    // This port instead has thread 0 perform the whole max/sum scan alone and then do more work
    // after the barrier while the other threads are already storing, which widens the window
    // enormously. It showed up as the llm.c parity gate failing a few runs in fifteen.
    threadgroup_barrier(mem_flags::mem_device);

    const float dloss = dlosses != nullptr ? dlosses[idx] : (1.0f / static_cast<float>(n));
    const int stride = static_cast<int>(threads_per_group.x);
    for (int i = static_cast<int>(tid); i < V; i += stride) {
        const float prob = exp(row_logits[i] - max_val) * scale;
        if (probs != nullptr) {
            probs[static_cast<size_t>(idx) * static_cast<size_t>(P) + static_cast<size_t>(i)] = prob;
        }
        const float indicator = (i == target) ? 1.0f : 0.0f;
        row_logits[i] = (prob - indicator) * dloss;
    }
}
)METAL";
    } else if (kernel_name_contains(entry_name, "matmul_forward_kernel4")) {
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device float* out [[buffer(0)]],
    device const float* inp [[buffer(1)]],
    device const float* weight [[buffer(2)]],
    device const float* bias [[buffer(3)]],
    constant int& C [[buffer(4)]],
    constant int& OC [[buffer(5)]],
    uint3 gid [[thread_position_in_grid]]) {
    if (C <= 0 || OC <= 0) {
        return;
    }

    const int row_base = static_cast<int>(gid.x) * 8;
    const int col_base = static_cast<int>(gid.y) * 8;

    for (int ii = 0; ii < 8; ++ii) {
        const int row = row_base + ii;
        const int inp_base = row * C;
        const int out_base = row * OC;
        for (int jj = 0; jj < 8; ++jj) {
            const int col = col_base + jj;
            if (col >= OC) {
                continue;
            }

            float acc = (bias != nullptr) ? bias[col] : 0.0f;
            const int w_base = col * C;
            for (int k = 0; k < C; ++k) {
                acc = fma(inp[inp_base + k], weight[w_base + k], acc);
            }
            out[out_base + col] = acc;
        }
    }
}
)METAL";
    } else if (kernel_name_contains(entry_name, "unary_gated_op_kernel") &&
               kernel_name_contains(entry_name, "op_silu") &&
               kernel_name_contains(entry_name, "EEfEv")) {
        // GGML float gated-SiLU: dst = silu(x) * gate. The two inputs can be
        // separate tensors or differently strided halves of one tensor.
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const float* x [[buffer(0)]],
    device const float* gate [[buffer(1)]],
    device float* dst [[buffer(2)]],
    constant long& k [[buffer(3)]],
    constant long& n [[buffer(4)]],
    constant long& o0 [[buffer(5)]],
    constant long& o1 [[buffer(6)]],
    uint gid [[thread_position_in_grid]]
) {
    const long i = (long)gid;
    if (i >= k || n <= 0) return;
    const long row = i / n;
    const long lane = i - row * n;
    const long j0 = row * o0 + lane;
    const long j1 = (o0 == o1) ? j0 : row * o1 + lane;
    const float value = x[j0];
    dst[i] = (value / (1.0f + exp(-value))) * gate[j1];
}
)METAL";
    } else if (
        // Fast negative for common complex GGML kernels (quant matmuls, most dequants, silu, flash, etc).
        // Avoids full PTX->LLVM->AIR emission attempts during registration of GGML's 1000s of templated
        // kernels from its fatbin PTX. These will hit the "registered kernel missing" path (GGML typically
        // falls back to CPU for that op/tensor) while still allowing covered ops (rms_norm_f32, k_bin_bcast
        // add/mul, convert, q8_0/q5_0 dequant, rope_*) to use the fast direct .metal + newLibraryWithSource GPU path.
        (kernel_name_contains(entry_name, "dequantize_block_q") &&
         !kernel_name_contains(entry_name, "q8_0_f16") &&
         !kernel_name_contains(entry_name, "q5_0") &&
         !kernel_name_contains(entry_name, "q6_K")) ||
        kernel_name_contains(entry_name, "mul_mat_q") ||
        kernel_name_contains(entry_name, "mul_mat_vec_q") ||
        kernel_name_contains(entry_name, "dequantize_block_iq") ||
        kernel_name_contains(entry_name, "flash_attn") ||
        kernel_name_contains(entry_name, "silu") ||
        kernel_name_contains(entry_name, "k_compute_batched_ptrs")
    ) {
        return {};
    } else if (kernel_name_contains(entry_name, "k_bin_bcast") && (kernel_name_contains(entry_name, "op_addff") || kernel_name_contains(entry_name, "op_mulff"))) {
        // GGML bin_bcast for float add/mul (addff is the residual add in transformer blocks,
        // mulff is elementwise multiply). Same template body; only the operator differs.
        // NB: the operator MUST be selected from the op tag — a single shared body that
        // hardcodes `*` silently turns every residual add into a multiply (token salad).
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const float* src0 [[buffer(0)]],
    device const float* src1 [[buffer(1)]],
    device float* dst [[buffer(2)]],
    constant uint& ne0 [[buffer(3)]],
    constant uint& ne1 [[buffer(4)]],
    constant uint& ne2 [[buffer(5)]],
    constant packed_uint3& ne3 [[buffer(6)]],
    constant packed_uint3& ne10 [[buffer(7)]],
    constant packed_uint3& ne11 [[buffer(8)]],
    constant packed_uint3& ne12 [[buffer(9)]],
    constant packed_uint3& ne13 [[buffer(10)]],
    constant uint& s1 [[buffer(11)]],
    constant uint& s2 [[buffer(12)]],
    constant uint& s3 [[buffer(13)]],
    constant uint& s00 [[buffer(14)]],
    constant uint& s01 [[buffer(15)]],
    constant uint& s02 [[buffer(16)]],
    constant uint& s03 [[buffer(17)]],
    constant uint& s10 [[buffer(18)]],
    constant uint& s11 [[buffer(19)]],
    constant uint& s12 [[buffer(20)]],
    constant uint& s13 [[buffer(21)]],
    device const float* extra_src1 [[buffer(22)]],
    uint3 pos [[thread_position_in_grid]],
    uint3 grid_size [[threads_per_grid]]
) {
    uint i0s = pos.x;
    uint i1 = pos.y;
    uint zidx = pos.z;
    uint i2 = (ne3.z > 0) ? (zidx / ne3.z) : 0u;
    uint i3 = zidx - i2 * ne3.z;
    if (i0s >= ne0 || i1 >= ne1 || i2 >= ne2 || i3 >= ne3.z) {
        return;
    }
    uint i11 = (ne11.z > 0) ? (i1 % ne11.z) : i1;
    uint i12 = (ne12.z > 0) ? (i2 % ne12.z) : i2;
    uint i13 = (ne13.z > 0) ? (i3 % ne13.z) : i3;
    size_t i_src0 = (size_t)i3 * s03 + (size_t)i2 * s02 + (size_t)i1 * s01;
    size_t i_src1 = (size_t)i13 * s13 + (size_t)i12 * s12 + (size_t)i11 * s11;
    size_t i_dst  = (size_t)i3 * s3  + (size_t)i2 * s2  + (size_t)i1 * s1;
    const device float* src0_row = (src0 != nullptr) ? (src0 + i_src0) : nullptr;
    device float* dst_row = dst + i_dst;
    uint xstride = grid_size.x;
    for (uint i0 = i0s; i0 < ne0; i0 += xstride) {
        uint i10 = (ne10.z > 0) ? (i0 % ne10.z) : i0;
        float result = (src0_row != nullptr) ? src0_row[i0 * s00] : 0.0f;
        float v1 = (src1 != nullptr) ? src1[i_src1 + i10 * s10] : 0.0f;
        if (extra_src1 != nullptr) {
            v1 = extra_src1[i_src1 + i10 * s10];
        }
        result = result __BINOP__ v1;
        dst_row[i0] = result;
    }
}
)METAL";
        // op_addff -> add, op_mulff -> multiply. Anything else falls through to the
        // generic PTX path (this branch only matches addff/mulff).
        {
            const std::string binop = kernel_name_contains(entry_name, "op_addff") ? "+" : "*";
            const std::size_t bp = kernel_template.find("__BINOP__");
            if (bp != std::string::npos) kernel_template.replace(bp, 9, binop);
        }
    } else if (kernel_name_contains(entry_name, "k_bin_bcast") && kernel_name_contains(entry_name, "op_addDF16")) {
        // f16 variant of bin_bcast add
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const half* src0 [[buffer(0)]],
    device const half* src1 [[buffer(1)]],
    device half* dst [[buffer(2)]],
    constant uint& ne0 [[buffer(3)]],
    constant uint& ne1 [[buffer(4)]],
    constant uint& ne2 [[buffer(5)]],
    constant packed_uint3& ne3 [[buffer(6)]],
    constant packed_uint3& ne10 [[buffer(7)]],
    constant packed_uint3& ne11 [[buffer(8)]],
    constant packed_uint3& ne12 [[buffer(9)]],
    constant packed_uint3& ne13 [[buffer(10)]],
    constant uint& s1 [[buffer(11)]],
    constant uint& s2 [[buffer(12)]],
    constant uint& s3 [[buffer(13)]],
    constant uint& s00 [[buffer(14)]],
    constant uint& s01 [[buffer(15)]],
    constant uint& s02 [[buffer(16)]],
    constant uint& s03 [[buffer(17)]],
    constant uint& s10 [[buffer(18)]],
    constant uint& s11 [[buffer(19)]],
    constant uint& s12 [[buffer(20)]],
    constant uint& s13 [[buffer(21)]],
    device const half* extra_src1 [[buffer(22)]],
    uint3 pos [[thread_position_in_grid]],
    uint3 grid_size [[threads_per_grid]]
) {
    uint i0s = pos.x;
    uint i1 = pos.y;
    uint zidx = pos.z;
    uint i2 = (ne3.z > 0) ? (zidx / ne3.z) : 0u;
    uint i3 = zidx - i2 * ne3.z;
    if (i0s >= ne0 || i1 >= ne1 || i2 >= ne2 || i3 >= ne3.z) {
        return;
    }
    uint i11 = (ne11.z > 0) ? (i1 % ne11.z) : i1;
    uint i12 = (ne12.z > 0) ? (i2 % ne12.z) : i2;
    uint i13 = (ne13.z > 0) ? (i3 % ne13.z) : i3;
    size_t i_src0 = (size_t)i3 * s03 + (size_t)i2 * s02 + (size_t)i1 * s01;
    size_t i_src1 = (size_t)i13 * s13 + (size_t)i12 * s12 + (size_t)i11 * s11;
    size_t i_dst  = (size_t)i3 * s3  + (size_t)i2 * s2  + (size_t)i1 * s1;
    const device half* src0_row = (src0 != nullptr) ? (src0 + i_src0) : nullptr;
    device half* dst_row = dst + i_dst;
    uint xstride = grid_size.x;
    for (uint i0 = i0s; i0 < ne0; i0 += xstride) {
        uint i10 = (ne10.z > 0) ? (i0 % ne10.z) : i0;
        half result = (src0_row != nullptr) ? src0_row[i0 * s00] : (half)0.0h;
        half v1 = (src1 != nullptr) ? src1[i_src1 + i10 * s10] : (half)0.0h;
        if (extra_src1 != nullptr) {
            v1 = extra_src1[i_src1 + i10 * s10];
        }
        result = result + v1;
        dst_row[i0] = result;
    }
}
)METAL";
    } else if (kernel_name_contains(entry_name, "rms_norm_f32")) {
        // GGML rms_norm_f32 for Llama/SmolLM2 etc. ggml-cuda launches it as one
        // threadgroup per row (grid.x = nrows) with block_size cooperating threads
        // (typically 256) that reduce sum_xx over ncols together. Mapping must use
        // threadgroup_position_in_grid as the row (bounded by grid = nrows) — NOT the
        // global thread id: using gid as row runs grid*block_size "rows" and writes
        // ~20MB past the buffer (rows that don't exist), silently corrupting adjacent
        // allocations → token salad. mul/add are the 1D [ncols] weight/bias, indexed
        // by column i (broadcast over rows).
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const float* x [[buffer(0)]],
    device float* dst [[buffer(1)]],
    constant int& ncols [[buffer(2)]],
    constant long& stride_row [[buffer(3)]],
    constant long& stride_channel [[buffer(4)]],
    constant long& stride_sample [[buffer(5)]],
    constant float& eps [[buffer(6)]],
    device const float* mul [[buffer(7)]],
    constant long& mul_stride_row [[buffer(8)]],
    constant long& mul_stride_channel [[buffer(9)]],
    constant long& mul_stride_sample [[buffer(10)]],
    constant packed_uint3& mul_ncols_packed [[buffer(11)]],
    constant packed_uint3& mul_nrows_packed [[buffer(12)]],
    constant packed_uint3& mul_nchannels_packed [[buffer(13)]],
    constant packed_uint3& mul_nsamples_packed [[buffer(14)]],
    device const float* add [[buffer(15)]],
    constant long& add_stride_row [[buffer(16)]],
    constant long& add_stride_channel [[buffer(17)]],
    constant long& add_stride_sample [[buffer(18)]],
    constant packed_uint3& add_ncols_packed [[buffer(19)]],
    constant packed_uint3& add_nrows_packed [[buffer(20)]],
    constant packed_uint3& add_nchannels_packed [[buffer(21)]],
    constant packed_uint3& add_nsamples_packed [[buffer(22)]],
    uint3 local_pos [[thread_position_in_threadgroup]],
    uint3 group_pos [[threadgroup_position_in_grid]],
    uint3 groups [[threadgroups_per_grid]],
    uint3 block_dims [[threads_per_threadgroup]]
) {
    if (ncols <= 0) return;
    const uint tid = local_pos.x;
    const uint block_size = block_dims.x;
    const uint row = group_pos.x;
    const uint channel = group_pos.y;
    const uint sample = group_pos.z;
    const uint nrows = groups.x;
    const uint nchannels = groups.y;
    const device float* row_x =
        x + (size_t)sample * stride_sample
          + (size_t)channel * stride_channel
          + (size_t)row * stride_row;
    // CUDA writes RMS output densely even when the source is a strided view.
    device float* row_dst =
        dst + (((size_t)sample * nchannels + channel) * nrows + row)
                  * (size_t)ncols;
    const device float* row_mul = mul;
    if (row_mul != nullptr) {
        const uint mul_row =
            (mul_nrows_packed.z > 0) ? row % mul_nrows_packed.z : 0u;
        const uint mul_channel =
            (mul_nchannels_packed.z > 0)
                ? channel % mul_nchannels_packed.z
                : 0u;
        const uint mul_sample =
            (mul_nsamples_packed.z > 0)
                ? sample % mul_nsamples_packed.z
                : 0u;
        row_mul += (size_t)mul_sample * mul_stride_sample
                 + (size_t)mul_channel * mul_stride_channel
                 + (size_t)mul_row * mul_stride_row;
    }
    const device float* row_add = add;
    if (row_add != nullptr) {
        const uint add_row =
            (add_nrows_packed.z > 0) ? row % add_nrows_packed.z : 0u;
        const uint add_channel =
            (add_nchannels_packed.z > 0)
                ? channel % add_nchannels_packed.z
                : 0u;
        const uint add_sample =
            (add_nsamples_packed.z > 0)
                ? sample % add_nsamples_packed.z
                : 0u;
        row_add += (size_t)add_sample * add_stride_sample
                 + (size_t)add_channel * add_stride_channel
                 + (size_t)add_row * add_stride_row;
    }
    // Each thread accumulates a partial sum of squares over its strided slice.
    float partial = 0.0f;
    for (int i = (int)tid; i < ncols; i += (int)block_size) {
        float xi = row_x[i];
        partial += xi * xi;
    }
    // Reduce within Metal's fixed-width 32-lane SIMD groups, then combine one
    // subtotal per SIMD group. This mirrors GGML's CUDA reduction and avoids a
    // large per-thread shared array whose values proved unreliable across
    // repeated real-model dispatches. The second stage has at most 32 values,
    // and works for non-power-of-two ncols such as SmolLM2's 576.
    const uint lane = tid & 31u;
    const uint simd_group = tid >> 5u;
    const uint simd_group_count = (block_size + 31u) >> 5u;
    const float simd_total = simd_sum(partial);
    threadgroup float shared[32];
    if (lane == 0u) shared[simd_group] = simd_total;
    threadgroup_barrier(mem_flags::mem_threadgroup);
    if (tid == 0) {
        float sum = 0.0f;
        for (uint i = 0; i < simd_group_count; ++i) sum += shared[i];
        shared[0] = sum;
    }
    threadgroup_barrier(mem_flags::mem_threadgroup);
    const float sum_xx = shared[0];
    const float scale = 1.0f / sqrt(sum_xx / (float)ncols + eps);
    for (int i = (int)tid; i < ncols; i += (int)block_size) {
        float val = row_x[i] * scale;
        if (row_mul != nullptr) {
            const uint mul_col =
                (mul_ncols_packed.z > 0)
                    ? (uint)i % mul_ncols_packed.z
                    : 0u;
            val *= row_mul[mul_col];
        }
        if (row_add != nullptr) {
            const uint add_col =
                (add_ncols_packed.z > 0)
                    ? (uint)i % add_ncols_packed.z
                    : 0u;
            val += row_add[add_col];
        }
        row_dst[i] = val;
    }
}
)METAL";
    } else if (kernel_name_contains(entry_name, "convert_unary")) {
        // GGML strided tensor conversion. The two variants exercised by
        // llama.cpp's F16 staging path are float -> half and half -> float;
        // their template types are encoded in the Itanium-mangled entry name.
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const void* src [[buffer(0)]],
    device void* dst [[buffer(1)]],
    constant long& ne00 [[buffer(2)]],
    constant long& ne01 [[buffer(3)]],
    constant long& ne0203 [[buffer(4)]],
    constant packed_uint3& ne02_fd [[buffer(5)]],
    constant long& s01 [[buffer(6)]],
    constant long& s02 [[buffer(7)]],
    constant long& s03 [[buffer(8)]],
    uint3 tid [[thread_position_in_threadgroup]],
    uint3 group [[threadgroup_position_in_grid]],
    uint3 grid_size [[threadgroups_per_grid]],
    uint3 block_size [[threads_per_threadgroup]]
) {
    const long i00 = (long)block_size.x * (long)group.x + (long)tid.x;
    if (i00 >= ne00) return;
    const long i01 = (long)group.y;
    const uint divisor = ne02_fd.z;
    if (divisor == 0) return;

    const device __SRC_TYPE__* typed_src =
        (const device __SRC_TYPE__*)src;
    device __DST_TYPE__* typed_dst = (device __DST_TYPE__*)dst;
    for (long i0203 = (long)group.z; i0203 < ne0203;
         i0203 += (long)grid_size.z) {
        const long i02 = i0203 % (long)divisor;
        const long i03 = i0203 / (long)divisor;
        const long ix = i03 * s03 + i02 * s02 + i01 * s01 + i00;
        const long iy = (i0203 * ne01 + i01) * ne00 + i00;
        typed_dst[iy] = (__DST_TYPE__)typed_src[ix];
    }
}
)METAL";
        const bool float_to_half =
            kernel_name_contains(entry_name, "convert_unaryIfDF16_E");
        const bool half_to_float =
            kernel_name_contains(entry_name, "convert_unaryIDF16_fE");
        const std::string src_type = float_to_half ? "float" : "half";
        const std::string dst_type = float_to_half ? "half" : "float";
        if (!float_to_half && !half_to_float) {
            // Unknown template types stay flagged approximate and are refused
            // by default; the body is never dispatched without explicit opt-in.
        }
        for (const auto& [placeholder, replacement] :
             std::array<std::pair<std::string_view, std::string>, 2>{
                 std::pair{"__SRC_TYPE__", src_type},
                 std::pair{"__DST_TYPE__", dst_type}}) {
            std::size_t pos = 0;
            while ((pos = kernel_template.find(placeholder, pos)) !=
                   std::string::npos) {
                kernel_template.replace(pos, placeholder.size(), replacement);
                pos += replacement.size();
            }
        }
    } else if (kernel_name_contains(entry_name, "dequantize_block_q8_0_f16")) {
        // GGML's optimized contiguous Q8_0 -> f16 conversion. Each CUDA
        // threadgroup owns 2048 output values (64 packed block_q8_0 records);
        // every record is a half scale followed by 32 signed quant bytes.
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const void* src [[buffer(0)]],
    device half* dst [[buffer(1)]],
    constant long& k [[buffer(2)]],
    uint tid [[thread_position_in_threadgroup]],
    uint group [[threadgroup_position_in_grid]],
    uint block_size [[threads_per_threadgroup]]
) {
    constexpr uint values_per_group = 2048;
    constexpr uint values_per_block = 32;
    constexpr uint bytes_per_block = 34;
    const uint group_base = group * values_per_group;
    const device uchar* packed = static_cast<const device uchar*>(src);

    for (uint local = tid; local < values_per_group; local += block_size) {
        const ulong out_index = (ulong)group_base + local;
        if (out_index >= (ulong)k) break;
        const ulong quant_block = out_index / values_per_block;
        const uint quant_lane = (uint)(out_index % values_per_block);
        const device uchar* record = packed + quant_block * bytes_per_block;
        const half scale = *reinterpret_cast<const device half*>(record);
        const char quant = *reinterpret_cast<const device char*>(
            record + sizeof(half) + quant_lane);
        dst[out_index] = half(float(scale) * float(quant));
    }
}
)METAL";
    } else if (kernel_name_contains(entry_name, "dequantize_block_q6_K")) {
        // Exact GGML Q6_K -> f16 conversion. A block packs 256 values into
        // 128 lower-nibble bytes, 64 upper-two-bit bytes, 16 signed scales,
        // and one trailing half super-scale (210 bytes total). llama.cpp
        // dispatches one 64-thread group per packed block.
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const void* src [[buffer(0)]],
    device half* dst [[buffer(1)]],
    uint tid [[thread_position_in_threadgroup]],
    uint group [[threadgroup_position_in_grid]]
) {
    constexpr ulong values_per_block = 256;
    constexpr ulong bytes_per_block = 210;
    constexpr ulong qh_offset = 128;
    constexpr ulong scales_offset = 192;
    constexpr ulong delta_offset = 208;
    if (tid >= 64u) return;

    const device uchar* record =
        static_cast<const device uchar*>(src) + (ulong)group * bytes_per_block;
    const uint ip = tid >> 5u;
    const uint il = tid & 31u;
    const uint scale_index = 8u * ip + (il >> 4u);
    const ulong ql_index = 64u * ip + il;
    const uchar qh = record[qh_offset + 32u * ip + il];
    const float delta = float(*reinterpret_cast<const device half*>(
        record + delta_offset));
    const ulong out = (ulong)group * values_per_block + 128u * ip + il;

    const uchar ql0 = record[ql_index];
    const uchar ql32 = record[ql_index + 32u];
    const int q0 = int((ql0 & 0x0fu) | (((qh >> 0u) & 0x03u) << 4u)) - 32;
    const int q1 = int((ql32 & 0x0fu) | (((qh >> 2u) & 0x03u) << 4u)) - 32;
    const int q2 = int((ql0 >> 4u) | (((qh >> 4u) & 0x03u) << 4u)) - 32;
    const int q3 = int((ql32 >> 4u) | (((qh >> 6u) & 0x03u) << 4u)) - 32;
    const device char* scales =
        reinterpret_cast<const device char*>(record + scales_offset);

    dst[out + 0u] = half(delta * float(scales[scale_index + 0u]) * float(q0));
    dst[out + 32u] = half(delta * float(scales[scale_index + 2u]) * float(q1));
    dst[out + 64u] = half(delta * float(scales[scale_index + 4u]) * float(q2));
    dst[out + 96u] = half(delta * float(scales[scale_index + 6u]) * float(q3));
}
)METAL";
    } else if (entry_uses_supported_rope_norm(entry_name)) {
        // Exact forward, no-frequency-factor GGML RoPE variants used by
        // SmolLM2. Input is float; output is either float or half.
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const float* src [[buffer(0)]],
    device __DST_TYPE__* dst [[buffer(1)]],
    constant int& ne00 [[buffer(2)]],
    constant int& ne01 [[buffer(3)]],
    constant int& ne02 [[buffer(4)]],
    constant int& s01 [[buffer(5)]],
    constant int& s02 [[buffer(6)]],
    constant int& s03 [[buffer(7)]],
    constant int& s1 [[buffer(8)]],
    constant int& s2 [[buffer(9)]],
    constant int& s3 [[buffer(10)]],
    constant int& n_dims [[buffer(11)]],
    device const int* pos [[buffer(12)]],
    constant float& freq_scale [[buffer(13)]],
    constant float& ext_factor [[buffer(14)]],
    constant float& attn_factor [[buffer(15)]],
    constant packed_float2& corr_dims [[buffer(16)]],
    constant float& theta_scale [[buffer(17)]],
    device const float* freq_factors [[buffer(18)]],
    device const long* row_indices [[buffer(19)]],
    constant int& set_rows_stride [[buffer(20)]],
    uint3 tid [[thread_position_in_threadgroup]],
    uint3 group [[threadgroup_position_in_grid]],
    uint3 group_size [[threads_per_threadgroup]]
) {
    (void)freq_factors;
    const int i0 = 2 * (int(group_size.y) * int(group.y) + int(tid.y));
    if (i0 >= ne00) return;
    const int row_dst = int(group_size.x) * int(group.x) + int(tid.x);
    const int rows12 = ne01 * ne02;
    const uint i3 = uint(row_dst / rows12);
    const uint rem3 = uint(row_dst - int(i3) * rows12);
    const uint i2 = rem3 / uint(ne01);
    const uint i1 = rem3 - i2 * uint(ne01);
    int idst = i0 + int(i1) * s1 + int(i2) * s2 + int(i3) * s3;
    const int ix = i0 + int(i1) * s01 + int(i2) * s02 + int(i3) * s03;
    if (set_rows_stride != 0) {
        idst = int(i1) * s1 + i0 +
               int(row_indices[i2]) * set_rows_stride;
    }
    const float x0 = src[ix];
    const float x1 = src[ix + 1];
    if (i0 >= n_dims) {
        dst[idst] = __DST_TYPE__(x0);
        dst[idst + 1] = __DST_TYPE__(x1);
        return;
    }

    const float theta_extrap =
        float(pos[i2]) * pow(theta_scale, float(i0) * 0.5f);
    const float theta_interp = freq_scale * theta_extrap;
    float theta = theta_interp;
    float mscale = attn_factor;
    if (ext_factor != 0.0f) {
        const float y =
            (float(i0 / 2) - corr_dims.x) /
            max(0.001f, corr_dims.y - corr_dims.x);
        const float ramp = 1.0f - clamp(y, 0.0f, 1.0f);
        const float mix = ramp * ext_factor;
        theta = theta_interp * (1.0f - mix) + theta_extrap * mix;
        mscale *= 1.0f + 0.1f * log(1.0f / freq_scale);
    }
    const float cosine = cos(theta) * mscale;
    const float sine = sin(theta) * mscale;
    dst[idst] = __DST_TYPE__(x0 * cosine - x1 * sine);
    dst[idst + 1] = __DST_TYPE__(x0 * sine + x1 * cosine);
}
)METAL";
        const std::string dst_type =
            kernel_name_contains(entry_name, "fDF16_Ev") ? "half" : "float";
        constexpr std::string_view token = "__DST_TYPE__";
        std::size_t pos = 0;
        while ((pos = kernel_template.find(token, pos)) != std::string::npos) {
            kernel_template.replace(pos, token.size(), dst_type);
            pos += dst_type.size();
        }
    } else if (entry_uses_supported_rope_neox(entry_name)) {
        // Exact forward, no-frequency-factor GPT-NeoX RoPE variants. Unlike
        // rope_norm, GPT-NeoX pairs the lower and upper halves of n_dims.
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const float* src [[buffer(0)]],
    device __DST_TYPE__* dst [[buffer(1)]],
    constant int& ne00 [[buffer(2)]],
    constant int& ne01 [[buffer(3)]],
    constant int& ne02 [[buffer(4)]],
    constant int& s01 [[buffer(5)]],
    constant int& s02 [[buffer(6)]],
    constant int& s03 [[buffer(7)]],
    constant int& s1 [[buffer(8)]],
    constant int& s2 [[buffer(9)]],
    constant int& s3 [[buffer(10)]],
    constant int& n_dims [[buffer(11)]],
    device const int* pos [[buffer(12)]],
    constant float& freq_scale [[buffer(13)]],
    constant float& ext_factor [[buffer(14)]],
    constant float& attn_factor [[buffer(15)]],
    constant packed_float2& corr_dims [[buffer(16)]],
    constant float& theta_scale [[buffer(17)]],
    device const float* freq_factors [[buffer(18)]],
    device const long* row_indices [[buffer(19)]],
    constant int& set_rows_stride [[buffer(20)]],
    uint3 tid [[thread_position_in_threadgroup]],
    uint3 group [[threadgroup_position_in_grid]],
    uint3 group_size [[threads_per_threadgroup]]
) {
    (void)freq_factors;
    const int i0 = 2 * (int(group_size.y) * int(group.y) + int(tid.y));
    if (i0 >= ne00) return;
    const int row_dst = int(group_size.x) * int(group.x) + int(tid.x);
    const int rows12 = ne01 * ne02;
    const uint i3 = uint(row_dst / rows12);
    const uint rem3 = uint(row_dst - int(i3) * rows12);
    const uint i2 = rem3 / uint(ne01);
    const uint i1 = rem3 - i2 * uint(ne01);
    int idst = i0 / 2 + int(i1) * s1 + int(i2) * s2 + int(i3) * s3;
    const int ix = i0 / 2 + int(i1) * s01 + int(i2) * s02 + int(i3) * s03;
    if (set_rows_stride != 0) {
        idst = int(i1) * s1 + i0 / 2 +
               int(row_indices[i2]) * set_rows_stride;
    }
    if (i0 >= n_dims) {
        dst[idst + i0 / 2] = __DST_TYPE__(src[ix + i0 / 2]);
        dst[idst + i0 / 2 + 1] = __DST_TYPE__(src[ix + i0 / 2 + 1]);
        return;
    }

    const float theta_extrap =
        float(pos[i2]) * pow(theta_scale, float(i0) * 0.5f);
    const float theta_interp = freq_scale * theta_extrap;
    float theta = theta_interp;
    float mscale = attn_factor;
    if (ext_factor != 0.0f) {
        const float y =
            (float(i0 / 2) - corr_dims.x) /
            max(0.001f, corr_dims.y - corr_dims.x);
        const float ramp = 1.0f - clamp(y, 0.0f, 1.0f);
        const float mix = ramp * ext_factor;
        theta = theta_interp * (1.0f - mix) + theta_extrap * mix;
        mscale *= 1.0f + 0.1f * log(1.0f / freq_scale);
    }
    const float cosine = cos(theta) * mscale;
    const float sine = sin(theta) * mscale;
    const float x0 = src[ix];
    const float x1 = src[ix + n_dims / 2];
    dst[idst] = __DST_TYPE__(x0 * cosine - x1 * sine);
    dst[idst + n_dims / 2] = __DST_TYPE__(x0 * sine + x1 * cosine);
}
)METAL";
        const std::string dst_type =
            kernel_name_contains(entry_name, "fDF16_Ev") ? "half" : "float";
        constexpr std::string_view token = "__DST_TYPE__";
        std::size_t pos = 0;
        while ((pos = kernel_template.find(token, pos)) != std::string::npos) {
            kernel_template.replace(pos, token.size(), dst_type);
            pos += dst_type.size();
        }
    } else if (kernel_name_contains(entry_name, "rope_norm") ||
               kernel_name_contains(entry_name, "rope_neox")) {
        // GGML rope variants hit during model decode with NGL>0. Provide a passthru to prevent
        // "ROPE failed" abort on missing kernel when offloading layers. (A full impl would apply
        // rotary position embeddings using pos, freqs etc; passthru allows run to complete and
        // exercise other covered kernels like rms/bcast on GPU.)
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const void* src [[buffer(0)]],
    device void* dst [[buffer(1)]],
    constant int& ne0 [[buffer(2)]],
    constant int& ne1 [[buffer(3)]],
    constant int& s1 [[buffer(4)]],
    constant int& s2 [[buffer(5)]],
    device const int* pos [[buffer(6)]],
    constant float& freq_scale [[buffer(7)]],
    constant float& freq_base [[buffer(8)]],
    constant float& ext_factor [[buffer(9)]],
    constant float& attn_factor [[buffer(10)]],
    constant packed_uint2& corr_dims [[buffer(11)]],
    constant float& theta_scale [[buffer(12)]],
    device const float* freq_factors [[buffer(13)]],
    device const int* freqs [[buffer(14)]],
    device const int* fids [[buffer(15)]],
    uint3 tpos [[thread_position_in_grid]]
) {
    int idx = (int)tpos.x;
    if (idx >= ne0 * ne1) return;
    const device float* sf = (const device float*)src;
    device float* df = (device float*)dst;
    df[idx] = sf[idx]; // passthru; real rope rotates by pos-dependent angles
}
)METAL";
    } else if (kernel_name_contains(entry_name, "dequantize_q5_0") || kernel_name_contains(entry_name, "dequantize_block_q5")) {
        // q5_0 dequant hit in Smol/Qwen runs (mangled has dequantize_q5_0). Passthru stub to avoid missing abort when NGL high.
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const void* vx [[buffer(0)]],
    device float* yy [[buffer(1)]],
    constant int& k [[buffer(2)]],
    uint gid [[thread_position_in_grid]]
) {
    int i = (int)gid;
    if (i >= k) return;
    const device float* sf = (const device float*)vx;
    yy[i] = (sf ? sf[i % 1024] : 0.0f); // wrong dequant but prevents crash; real unpacks 5-bit
}
)METAL";
    } else if (kernel_name_contains(entry_name, "k_set_rows")) {
        // set_rows kernel hit during load/NGL high. Passthru to avoid SET_ROWS failed abort.
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const void* src0 [[buffer(0)]],
    device const void* src1 [[buffer(1)]],
    device void* dst [[buffer(2)]],
    constant long& ne0 [[buffer(3)]],
    constant long& ne1 [[buffer(4)]],
    constant long& ne2 [[buffer(5)]],
    constant long& ne3 [[buffer(6)]],
    constant long& ne4 [[buffer(7)]],
    constant long& ne5 [[buffer(8)]],
    constant long& ne6 [[buffer(9)]],
    constant long& ne7 [[buffer(10)]],
    constant long& ne8 [[buffer(11)]],
    constant long& ne9 [[buffer(12)]],
    constant long& ne10 [[buffer(13)]],
    constant long& ne11 [[buffer(14)]],
    constant long& ne12 [[buffer(15)]],
    constant long& ne13 [[buffer(16)]],
    constant long& ne14 [[buffer(17)]],
    constant long& ne15 [[buffer(18)]],
    uint3 tpos [[thread_position_in_grid]]
) {
    // passthru copy for small range
    int idx = (int)tpos.x;
    if (idx >= 4096) return;
    const device float* s0 = (const device float*)src0;
    device float* d = (device float*)dst;
    if (s0) d[idx] = s0[idx % 1024];
}
)METAL";
    } else if (entry_uses_supported_cpy_scalar(entry_name)) {
        // Exact GGML scalar copy for strided 4-D tensors. Offloaded attention
        // uses this to materialize the transposed value-cache view before its
        // matrix multiply. All strides are byte strides, matching cpy.cu.
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const char* src [[buffer(0)]],
    device char* dst [[buffer(1)]],
    constant long& ne [[buffer(2)]],
    constant long& ne00 [[buffer(3)]],
    constant long& ne01 [[buffer(4)]],
    constant long& ne02 [[buffer(5)]],
    constant long& nb00 [[buffer(6)]],
    constant long& nb01 [[buffer(7)]],
    constant long& nb02 [[buffer(8)]],
    constant long& nb03 [[buffer(9)]],
    constant long& ne10 [[buffer(10)]],
    constant long& ne11 [[buffer(11)]],
    constant long& ne12 [[buffer(12)]],
    constant long& nb10 [[buffer(13)]],
    constant long& nb11 [[buffer(14)]],
    constant long& nb12 [[buffer(15)]],
    constant long& nb13 [[buffer(16)]],
    uint gid [[thread_position_in_grid]]
) {
    const long i = (long)gid;
    if (i >= ne || ne00 <= 0 || ne01 <= 0 || ne02 <= 0 ||
        ne10 <= 0 || ne11 <= 0 || ne12 <= 0) {
        return;
    }

    const long ne00_ne01 = ne00 * ne01;
    const long ne10_ne11 = ne10 * ne11;
    const long i03 = i / (ne00_ne01 * ne02);
    const long rem03 = i - i03 * ne00_ne01 * ne02;
    const long i02 = rem03 / ne00_ne01;
    const long rem02 = rem03 - i02 * ne00_ne01;
    const long i01 = rem02 / ne00;
    const long i00 = rem02 - i01 * ne00;
    const long src_offset =
        i00 * nb00 + i01 * nb01 + i02 * nb02 + i03 * nb03;

    const long i13 = i / (ne10_ne11 * ne12);
    const long rem13 = i - i13 * ne10_ne11 * ne12;
    const long i12 = rem13 / ne10_ne11;
    const long rem12 = rem13 - i12 * ne10_ne11;
    const long i11 = rem12 / ne10;
    const long i10 = rem12 - i11 * ne10;
    const long dst_offset =
        i10 * nb10 + i11 * nb11 + i12 * nb12 + i13 * nb13;

    *reinterpret_cast<device __DST_TYPE__*>(dst + dst_offset) =
        (__DST_TYPE__)*reinterpret_cast<const device __SRC_TYPE__*>(
            src + src_offset);
}
)METAL";
        std::string src_type = "half";
        std::string dst_type = "half";
        if (kernel_name_contains(entry_name, "cpy_1_scalarIffE")) {
            src_type = "float";
            dst_type = "float";
        } else if (kernel_name_contains(entry_name, "cpy_1_scalarIfDF16_E")) {
            src_type = "float";
        } else if (kernel_name_contains(entry_name, "cpy_1_scalarIDF16_fE")) {
            dst_type = "float";
        }
        for (const auto& [placeholder, replacement] :
             std::array<std::pair<std::string_view, std::string>, 2>{
                 std::pair{"__SRC_TYPE__", src_type},
                 std::pair{"__DST_TYPE__", dst_type}}) {
            std::size_t pos = 0;
            while ((pos = kernel_template.find(placeholder, pos)) !=
                   std::string::npos) {
                kernel_template.replace(pos, placeholder.size(), replacement);
                pos += replacement.size();
            }
        }
    } else if (kernel_name_contains(entry_name, "cpy_") || kernel_name_contains(entry_name, "k_cpy")) {
        // cpy / copy kernels (scalar contiguous, block, etc.) hit in high-NGL paths for buffer movement.
        // Passthru stub to prevent "CPY failed" aborts; GGML will launch, data may be approximate.
        kernel_template = R"METAL(kernel void __KERNEL_NAME__(
    device const void* src [[buffer(0)]],
    device void* dst [[buffer(1)]],
    constant long& ne00 [[buffer(2)]],
    constant long& ne01 [[buffer(3)]],
    constant long& ne02 [[buffer(4)]],
    constant long& ne03 [[buffer(5)]],
    constant long& ne0 [[buffer(6)]],
    constant long& ne1 [[buffer(7)]],
    constant long& ne2 [[buffer(8)]],
    constant long& ne3 [[buffer(9)]],
    constant long& ne [[buffer(10)]],
    constant long& ne10 [[buffer(11)]],
    constant long& ne11 [[buffer(12)]],
    constant long& ne12 [[buffer(13)]],
    constant long& ne13 [[buffer(14)]],
    constant long& ne14 [[buffer(15)]],
    constant long& ne15 [[buffer(16)]],
    uint3 tpos [[thread_position_in_grid]]
) {
    int idx = (int)tpos.x;
    if (idx >= 1024*1024) return;
    const device char* s = (const device char*)src;
    device char* d = (device char*)dst;
    d[idx] = s ? s[idx] : 0;
}
)METAL";
    }

    if (kernel_template.empty()) {
        return {};
    }

    std::string source(kPreamble);
    source += replace_kernel_name(kernel_template, entry_name);
    return source;
}

// Generic PTX → Metal emitter for kernels not matched by name.
//
// Handles simple 1-D elementwise kernels: detects the standard global-thread-ID
// computation pattern (mad.lo.u32 gid, ctaid, ntid, tid), resolves gid-indexed
// pointer accesses (base_ptr + gid*element_size), and translates common float/int
// arithmetic instructions to their Metal equivalents.  Returns empty string for
// any instruction or address pattern it cannot translate confidently; the caller
// then falls through to the PTX→LLVM path.
// Returns true if the operands of a call instruction target printf/vprintf.
bool is_printf_call(const std::vector<std::string>& operands) {
    for (const auto& op : operands) {
        const std::string lower = [&]() {
            std::string s = op;
            for (char& c : s) {
                c = static_cast<char>(std::tolower(static_cast<unsigned char>(c)));
            }
            return s;
        }();
        if (lower.find("vprintf") != std::string::npos || lower.find("printf") != std::string::npos) {
            return true;
        }
    }
    return false;
}

// Emit inline Metal code to write a printf record to the ring buffer.
// args_and_types is a list of (resolved_metal_expr, metal_type) pairs.
void emit_printf_record(std::ostringstream& metal,
                        std::uint32_t fmt_id,
                        const std::vector<std::pair<std::string, std::string>>& args_and_types,
                        int call_index) {
    const std::uint32_t n_args = static_cast<std::uint32_t>(args_and_types.size());
    const std::string suffix = std::to_string(call_index);
    metal << "    {\n";
    metal << "        const uint __pfw" << suffix << " = " << (2 + n_args) << "u;\n";
    metal << "        uint __ppos" << suffix << " = atomic_fetch_add_explicit(__printf_buf, "
          << "__pfw" << suffix << ", memory_order_relaxed);\n";
    metal << "        if (__ppos" << suffix << " + __pfw" << suffix << " < __printf_cap) {\n";
    metal << "            device uint* __pw" << suffix << " = (device uint*)__printf_buf;\n";
    metal << "            __pw" << suffix << "[__ppos" << suffix << " + 1] = "
          << fmt_id << "u;\n";
    metal << "            __pw" << suffix << "[__ppos" << suffix << " + 2] = "
          << n_args << "u;\n";
    for (std::uint32_t i = 0; i < n_args; ++i) {
        const std::string& expr = args_and_types[i].first;
        const std::string& type = args_and_types[i].second;
        std::string cast_expr;
        if (type == "float") {
            cast_expr = "as_type<uint>(" + expr + ")";
        } else if (type == "double") {
            // Store low 32 bits only for now (sufficient for common FP32-width values)
            cast_expr = "(uint)(as_type<ulong>(" + expr + ") & 0xFFFFFFFFu)";
        } else if (type == "ulong") {
            cast_expr = "(uint)(" + expr + " & 0xFFFFFFFFu)";
        } else if (type == "ushort") {
            cast_expr = "(uint)(" + expr + ")";
        } else {
            cast_expr = "(uint)(" + expr + ")";
        }
        metal << "            __pw" << suffix << "[__ppos" << suffix << " + " << (3 + i) << "] = "
              << cast_expr << ";\n";
    }
    metal << "        }\n";
    metal << "    }\n";
}

std::string emit_metal_source_generic(const std::string& entry_name,
                                      std::string_view ptx,
                                      const cumetal::passes::Phase1PipelineOutput* pipeline_hint) {
    ParseOptions parse_opts;
    parse_opts.strict = false;
    const ParseResult parsed = parse_ptx(ptx, parse_opts);
    if (!parsed.ok) {
        return {};
    }

    const EntryFunction* entry = nullptr;
    for (const auto& e : parsed.module.entries) {
        if (e.name == entry_name) {
            entry = &e;
            break;
        }
    }
    if (entry == nullptr || entry->params.empty()) {
        return {};
    }

    // Build line-number → printf call map from the phase1 output (if available).
    std::unordered_map<int, const cumetal::passes::PrintfLoweredCall*> line_to_printf;
    if (pipeline_hint != nullptr) {
        for (const auto& pc : pipeline_hint->printf_calls) {
            line_to_printf[pc.source_line] = &pc;
        }
    }
    const bool has_printf = !line_to_printf.empty();

    // Only attempt translation when every instruction is in the supported opcode set.
    // Exception: call printf/vprintf is handled inline even if "call" falls through.
    for (const auto& instr : entry->instructions) {
        if (!instr.supported) {
            return {};
        }
        // call instructions that are NOT printf calls (i.e. arbitrary function calls)
        // are not supported by the generic emitter.
        if (instr.opcode.rfind("call", 0) == 0 && !is_printf_call(instr.operands) &&
            !line_to_printf.count(instr.line)) {
            return {};
        }
    }

    // Require at least one global memory operation.  Skeleton PTX (e.g. just
    // a thread-index mov and ret) is meant for LLVM-based body synthesis, not
    // for literal instruction translation.
    {
        bool has_global_mem = false;
        for (const auto& instr : entry->instructions) {
            if (instr.opcode.find("ld.global") == 0 ||
                instr.opcode.find("st.global") == 0 ||
                instr.opcode.find("atom.global") == 0) {
                has_global_mem = true;
                break;
            }
        }
        if (!has_global_mem) {
            return {};
        }
    }

    // ── Pass 1: register provenance analysis ──────────────────────────────────

    enum class RegKind {
        Unknown,
        ParamPtr,      // loaded from a pointer (.is_pointer) param
        ParamScalar,   // loaded from a scalar param
        ThreadTid,     // %tid.x
        ThreadNtid,    // %ntid.x
        ThreadCtaid,   // %ctaid.x
        ThreadPartial, // mul.lo.u32(ctaid, ntid) — intermediate before adding tid
        ThreadGid,     // mad(ctaid, ntid, tid) or add(PartialGid, tid) → global 1-D thread ID
        ThreadGid64,   // (u64)ThreadGid
        ByteOffset,    // ThreadGid64 * byte_per_elem  (from shl / mul)
        DerivedPtr,    // ParamPtr + ByteOffset  → param[gid]
    };
    struct RegInfo {
        RegKind kind = RegKind::Unknown;
        std::string param_name;  // ParamPtr / ParamScalar
        std::string base_param;  // DerivedPtr: which pointer param
        int byte_per_elem = 4;   // ByteOffset / DerivedPtr: element byte width
    };
    std::unordered_map<std::string, RegInfo> reg;

    // Classification of the address register at each global memory instruction,
    // keyed by instruction index.
    //
    // `reg` is a single map per entry, so a register reassigned to a second
    // pointer base overwrites the first. Consumers that ran after classification
    // and looked the register up in `reg` therefore saw the *last* base for every
    // use, silently retargeting earlier accesses: reusing one register for a load
    // from param_in and a store to param_out lowered to
    // `param_out[gid] = -param_out[gid]`, dropping param_in entirely. Register
    // reuse across differing bases is ordinary in nvcc output, so snapshot the
    // classification at each use while the forward pass is still at that point.
    std::unordered_map<std::size_t, RegInfo> addr_at_instr;
    auto addr_info = [&addr_at_instr](std::size_t index) -> const RegInfo* {
        const auto it = addr_at_instr.find(index);
        return it == addr_at_instr.end() ? nullptr : &it->second;
    };

    // Extract the first %register from an operand string (handles "[%rd0]", "[%rd0+4]").
    auto get_reg = [](const std::string& op) -> std::string {
        const std::size_t pct = op.find('%');
        if (pct == std::string::npos) {
            return {};
        }
        std::size_t end = pct + 1;
        while (end < op.size() &&
               (std::isalnum(static_cast<unsigned char>(op[end])) ||
                op[end] == '_' || op[end] == '.')) {
            ++end;
        }
        return (end > pct + 1) ? op.substr(pct, end - pct) : std::string{};
    };

    // Byte displacement of a memory operand: "[%rd3]" → 0, "[%rd3+4]" → 4.
    // Returns -1 for anything else (negative or non-decimal), which callers treat
    // as unmodellable.
    auto get_addr_disp = [](const std::string& op) -> int {
        const std::size_t plus = op.find('+');
        if (plus == std::string::npos) {
            return 0;
        }
        int val = 0;
        bool any_digit = false;
        for (std::size_t i = plus + 1; i < op.size() && op[i] != ']'; ++i) {
            if (!std::isdigit(static_cast<unsigned char>(op[i]))) {
                return -1;
            }
            val = val * 10 + (op[i] - '0');
            any_digit = true;
        }
        return any_digit ? val : -1;
    };

    // Byte width of an element type name produced by param_etype below.
    auto etype_bytes = [](const std::string& type) -> int {
        if (type == "double" || type == "long" || type == "ulong") return 8;
        if (type == "float" || type == "int" || type == "uint") return 4;
        if (type == "short" || type == "ushort") return 2;
        if (type == "char" || type == "uchar") return 1;
        return 0;
    };

    // Return a non-negative integer if the operand is a plain decimal immediate.
    auto get_imm = [](const std::string& op) -> int {
        if (op.empty() || op[0] == '%') {
            return -1;
        }
        int val = 0;
        for (const char c : op) {
            if (!std::isdigit(static_cast<unsigned char>(c))) {
                return -1;
            }
            val = val * 10 + (c - '0');
        }
        return val;
    };

    std::unordered_map<std::string, bool> param_is_ptr;
    for (const auto& p : entry->params) {
        param_is_ptr[p.name] = p.is_pointer;
    }

    for (std::size_t instr_index = 0; instr_index < entry->instructions.size(); ++instr_index) {
        const auto& instr = entry->instructions[instr_index];
        const auto& op = instr.opcode;
        const auto& ops = instr.operands;
        if (ops.empty()) {
            continue;
        }

        // Record what the address register resolves to *here*, before any later
        // instruction can reassign it. Global memory instructions do not define a
        // classified register, so this does not interfere with classification.
        if (op.find("ld.global") == 0 || op.find("st.global") == 0 ||
            op.find("atom.global") == 0) {
            const bool is_store = (op.find("st.global") == 0);
            const std::size_t addr_index = is_store ? 0u : 1u;
            if (ops.size() > addr_index) {
                const std::string mreg = get_reg(ops[addr_index]);
                const auto it = reg.find(mreg);
                if (it != reg.end()) {
                    addr_at_instr[instr_index] = it->second;
                }
            }
        }

        if (op.size() >= 8 && op.substr(0, 8) == "ld.param" && ops.size() >= 2) {
            const std::string dest = get_reg(ops[0]);
            std::string pname;
            if (!ops[1].empty() && ops[1].front() == '[') {
                pname = ops[1].substr(1);
                const auto plus = pname.find('+');
                if (plus != std::string::npos) {
                    pname = pname.substr(0, plus);
                }
                const auto br = pname.find(']');
                if (br != std::string::npos) {
                    pname = pname.substr(0, br);
                }
                while (!pname.empty() &&
                       std::isspace(static_cast<unsigned char>(pname.back()))) {
                    pname.pop_back();
                }
            }
            if (!dest.empty() && !pname.empty()) {
                const auto it = param_is_ptr.find(pname);
                if (it != param_is_ptr.end()) {
                    reg[dest] = {.kind = it->second ? RegKind::ParamPtr : RegKind::ParamScalar,
                                 .param_name = pname};
                }
            }
            continue;
        }

        // Clang commonly canonicalizes pointer parameters through
        // cvta.to.global before doing address arithmetic. Metal device
        // pointers already have the final address-space semantics, so preserve
        // the original parameter provenance through this instruction.
        if (op.find("cvta.to.global") == 0 && ops.size() == 2) {
            const std::string dest = get_reg(ops[0]);
            const std::string src = get_reg(ops[1]);
            if (!dest.empty() && !src.empty() && reg.count(src) &&
                reg.at(src).kind == RegKind::ParamPtr) {
                reg[dest] = reg.at(src);
            }
            continue;
        }

        if ((op == "mov.u32" || op == "mov.s32") && ops.size() == 2) {
            const std::string dest = get_reg(ops[0]);
            if (!dest.empty()) {
                if (ops[1] == "%tid.x") {
                    reg[dest] = {.kind = RegKind::ThreadTid};
                } else if (ops[1] == "%ntid.x") {
                    reg[dest] = {.kind = RegKind::ThreadNtid};
                } else if (ops[1] == "%ctaid.x") {
                    reg[dest] = {.kind = RegKind::ThreadCtaid};
                }
            }
            continue;
        }

        // mad.lo.u32 gid, ctaid, ntid, tid  (or ntid, ctaid, tid)
        if ((op == "mad.lo.u32" || op == "mad.lo.s32") && ops.size() == 4) {
            const std::string dest = get_reg(ops[0]);
            const std::string s1 = get_reg(ops[1]);
            const std::string s2 = get_reg(ops[2]);
            const std::string s3 = get_reg(ops[3]);
            if (!dest.empty() && !s1.empty() && !s2.empty() && !s3.empty()) {
                const auto k1 = reg.count(s1) ? reg.at(s1).kind : RegKind::Unknown;
                const auto k2 = reg.count(s2) ? reg.at(s2).kind : RegKind::Unknown;
                const auto k3 = reg.count(s3) ? reg.at(s3).kind : RegKind::Unknown;
                const bool gid_pattern =
                    ((k1 == RegKind::ThreadCtaid && k2 == RegKind::ThreadNtid) ||
                     (k1 == RegKind::ThreadNtid && k2 == RegKind::ThreadCtaid)) &&
                    k3 == RegKind::ThreadTid;
                if (gid_pattern) {
                    reg[dest] = {.kind = RegKind::ThreadGid};
                }
            }
            continue;
        }

        // mul.lo.u32 partial, ctaid, ntid  (first half of two-instruction gid pattern)
        if ((op == "mul.lo.u32" || op == "mul.lo.s32") && ops.size() == 3) {
            const std::string dest = get_reg(ops[0]);
            const std::string s1 = get_reg(ops[1]);
            const std::string s2 = get_reg(ops[2]);
            if (!dest.empty() && !s1.empty() && !s2.empty()) {
                const auto k1 = reg.count(s1) ? reg.at(s1).kind : RegKind::Unknown;
                const auto k2 = reg.count(s2) ? reg.at(s2).kind : RegKind::Unknown;
                const bool partial_pattern =
                    (k1 == RegKind::ThreadCtaid && k2 == RegKind::ThreadNtid) ||
                    (k1 == RegKind::ThreadNtid && k2 == RegKind::ThreadCtaid);
                if (partial_pattern) {
                    reg[dest] = {.kind = RegKind::ThreadPartial};
                }
            }
            continue;
        }

        // add.u32 gid, partial, tid  (second half of two-instruction gid pattern)
        if ((op == "add.u32" || op == "add.s32") && ops.size() == 3) {
            const std::string dest = get_reg(ops[0]);
            const std::string s1 = get_reg(ops[1]);
            const std::string s2 = get_reg(ops[2]);
            if (!dest.empty() && !s1.empty() && !s2.empty()) {
                const auto k1 = reg.count(s1) ? reg.at(s1).kind : RegKind::Unknown;
                const auto k2 = reg.count(s2) ? reg.at(s2).kind : RegKind::Unknown;
                const bool gid_pattern =
                    (k1 == RegKind::ThreadPartial && k2 == RegKind::ThreadTid) ||
                    (k1 == RegKind::ThreadTid && k2 == RegKind::ThreadPartial);
                if (gid_pattern) {
                    reg[dest] = {.kind = RegKind::ThreadGid};
                }
            }
            continue;
        }

        // cvt.*.u64.{u32,s32} — promote 32-bit gid to 64-bit
        if (op.find("cvt") == 0 && op.find(".u64.") != std::string::npos && ops.size() == 2) {
            const std::string dest = get_reg(ops[0]);
            const std::string src = get_reg(ops[1]);
            if (!dest.empty() && !src.empty() && reg.count(src) &&
                reg.at(src).kind == RegKind::ThreadGid) {
                reg[dest] = {.kind = RegKind::ThreadGid64};
            }
            continue;
        }

        // shl.b64 rdN, rdGID64, imm  →  byte_offset = gid * 2^imm
        if (op == "shl.b64" && ops.size() == 3) {
            const std::string dest = get_reg(ops[0]);
            const std::string src = get_reg(ops[1]);
            const int imm = get_imm(ops[2]);
            if (!dest.empty() && !src.empty() && imm >= 0 && reg.count(src) &&
                reg.at(src).kind == RegKind::ThreadGid64) {
                reg[dest] = {.kind = RegKind::ByteOffset, .byte_per_elem = 1 << imm};
            }
            continue;
        }

        // mul.lo.u64 rdN, rdGID64, imm  →  byte_offset = gid * imm
        if ((op == "mul.lo.u64" || op == "mul.wide.u32" || op == "mul.wide.s32") &&
            ops.size() == 3) {
            const std::string dest = get_reg(ops[0]);
            const std::string src = get_reg(ops[1]);
            const int imm = get_imm(ops[2]);
            if (!dest.empty() && !src.empty() && imm > 0 && reg.count(src) &&
                (reg.at(src).kind == RegKind::ThreadGid64 ||
                 reg.at(src).kind == RegKind::ThreadGid)) {
                reg[dest] = {.kind = RegKind::ByteOffset, .byte_per_elem = imm};
            }
            continue;
        }

        // add.u64 rdP, rdBase, rdOffset  →  derived pointer: param[gid]
        if ((op == "add.u64" || op == "add.s64") && ops.size() == 3) {
            const std::string dest = get_reg(ops[0]);
            const std::string s1 = get_reg(ops[1]);
            const std::string s2 = get_reg(ops[2]);
            if (!dest.empty() && !s1.empty() && !s2.empty()) {
                const auto k1 = reg.count(s1) ? reg.at(s1).kind : RegKind::Unknown;
                const auto k2 = reg.count(s2) ? reg.at(s2).kind : RegKind::Unknown;
                const RegInfo* base_r = nullptr;
                const RegInfo* off_r = nullptr;
                if (k1 == RegKind::ParamPtr && k2 == RegKind::ByteOffset) {
                    base_r = &reg.at(s1);
                    off_r = &reg.at(s2);
                } else if (k2 == RegKind::ParamPtr && k1 == RegKind::ByteOffset) {
                    base_r = &reg.at(s2);
                    off_r = &reg.at(s1);
                }
                if (base_r != nullptr && off_r != nullptr) {
                    reg[dest] = {.kind = RegKind::DerivedPtr,
                                 .base_param = base_r->param_name,
                                 .byte_per_elem = off_r->byte_per_elem};
                }
            }
            continue;
        }
    }

    // ── Validate: every global load/store must have a resolved address ─────────

    bool has_global = false;
    for (std::size_t instr_index = 0; instr_index < entry->instructions.size(); ++instr_index) {
        const auto& instr = entry->instructions[instr_index];
        if (instr.opcode.find("ld.global") == 0 || instr.opcode.find("st.global") == 0) {
            has_global = true;
            const bool is_load = (instr.opcode[0] == 'l');
            const std::string& addr_op =
                is_load ? instr.operands[1] : instr.operands[0];
            if (addr_op.empty() || addr_op.front() != '[') {
                return {};
            }
            const std::string mreg = get_reg(addr_op);
            if (mreg.empty()) {
                return {};
            }
            // The emitter can only express `param[gid]`, which has no room for a
            // byte displacement into the element. Leave those to the generic path.
            if (get_addr_disp(addr_op) != 0) {
                return {};
            }
            const RegInfo* info = addr_info(instr_index);
            if (info == nullptr ||
                (info->kind != RegKind::DerivedPtr &&
                 info->kind != RegKind::ParamPtr)) {
                return {};
            }
        }
    }

    bool has_gid = false;
    for (const auto& kv : reg) {
        if (kv.second.kind == RegKind::ThreadGid) {
            has_gid = true;
            break;
        }
    }
    if (has_global && !has_gid) {
        return {};
    }

    // ── Determine element type for each pointer param ─────────────────────────
    //
    // Optimized Clang PTX commonly uses bit types for ordinary C/C++ values:
    //
    //   ld.global.b32 %r6, [%rd3];
    //   ld.global.b32 %r7, [%rd2];
    //   add.s32       %r8, %r7, %r6;
    //   st.global.b32 [%rd1], %r8;
    //
    // The `.b32` memory opcode does not say whether the pointee is float or int.
    // Defaulting it to float silently reinterprets `int*` buffers and turns small
    // integers into denormal floats. Infer the semantic register type from typed
    // consumers/producers instead. Keep `.b32` genuinely ambiguous when no typed
    // dataflow evidence exists; the generic emitter must not guess.
    std::unordered_map<std::string, std::string> reg_value_type;
    std::unordered_set<std::string> ambiguous_reg_value_type;

    auto record_reg_value_type = [&](const std::string& operand,
                                     const std::string& type) {
        const std::string r = get_reg(operand);
        if (r.empty() || type.empty() || ambiguous_reg_value_type.count(r)) {
            return;
        }
        const auto it = reg_value_type.find(r);
        if (it == reg_value_type.end()) {
            reg_value_type[r] = type;
        } else if (it->second != type) {
            reg_value_type.erase(it);
            ambiguous_reg_value_type.insert(r);
        }
    };

    auto metal_value_type = [](std::string_view token) -> std::string {
        if (token == "f64") return "double";
        if (token == "f32") return "float";
        if (token == "s64") return "long";
        if (token == "u64") return "ulong";
        if (token == "s32") return "int";
        if (token == "u32") return "uint";
        if (token == "s16") return "short";
        if (token == "u16") return "ushort";
        if (token == "s8") return "char";
        if (token == "u8") return "uchar";
        return {};
    };

    auto opcode_type_tokens = [](const std::string& opcode) {
        std::vector<std::string> tokens;
        std::size_t pos = 0;
        while (pos < opcode.size()) {
            const std::size_t dot = opcode.find('.', pos);
            const std::string token =
                opcode.substr(pos, dot == std::string::npos ? std::string::npos : dot - pos);
            if (!token.empty()) {
                const char first = token.front();
                if ((first == 'f' || first == 's' || first == 'u' || first == 'b') &&
                    token.size() > 1 &&
                    std::isdigit(static_cast<unsigned char>(token[1]))) {
                    tokens.push_back(token);
                }
            }
            if (dot == std::string::npos) break;
            pos = dot + 1;
        }
        return tokens;
    };

    for (const auto& instr : entry->instructions) {
        const auto& op = instr.opcode;
        const auto& ops = instr.operands;
        if (ops.empty()) continue;

        const std::vector<std::string> type_tokens = opcode_type_tokens(op);
        if (op.find("cvt") == 0 && type_tokens.size() >= 2 && ops.size() >= 2) {
            record_reg_value_type(ops[0],
                                  metal_value_type(type_tokens[type_tokens.size() - 2]));
            record_reg_value_type(ops[1],
                                  metal_value_type(type_tokens[type_tokens.size() - 1]));
            continue;
        }

        if (type_tokens.empty()) continue;
        const std::string type = metal_value_type(type_tokens.back());
        if (type.empty()) continue;  // .b32/.b64 carry no semantic type evidence.

        std::size_t first_value = 0;
        if (op.find("setp") == 0 || op.find("st.") == 0 ||
            op.find("atom.") == 0) {
            first_value = 1;
        }
        for (std::size_t i = first_value; i < ops.size(); ++i) {
            record_reg_value_type(ops[i], type);
        }
    }

    // Propagate semantic type through untyped bit moves. Two passes cover the
    // short move chains emitted by Clang without pretending to solve arbitrary
    // PTX dataflow here.
    for (int pass = 0; pass < 2; ++pass) {
        for (const auto& instr : entry->instructions) {
            if (instr.opcode.find("mov.b32") != 0 || instr.operands.size() != 2) {
                continue;
            }
            const std::string dest = get_reg(instr.operands[0]);
            const std::string src = get_reg(instr.operands[1]);
            if (dest.empty() || src.empty()) continue;
            if (reg_value_type.count(src)) {
                record_reg_value_type(dest, reg_value_type.at(src));
            }
            if (reg_value_type.count(dest)) {
                record_reg_value_type(src, reg_value_type.at(dest));
            }
        }
    }

    std::unordered_map<std::string, std::string> param_etype;
    for (std::size_t instr_index = 0; instr_index < entry->instructions.size(); ++instr_index) {
        const auto& instr = entry->instructions[instr_index];
        const auto& op = instr.opcode;
        if (op.find("ld.global") != 0 && op.find("st.global") != 0) {
            continue;
        }
        const bool is_load = (op[0] == 'l');
        const std::string mreg = get_reg(is_load ? instr.operands[1] : instr.operands[0]);
        if (mreg.empty()) {
            continue;
        }
        const RegInfo* info = addr_info(instr_index);
        if (info == nullptr) {
            continue;
        }
        const std::string& pname = (info->kind == RegKind::DerivedPtr)
                                       ? info->base_param
                                       : info->param_name;
        std::string etype;
        if (op.find(".f32") != std::string::npos) {
            etype = "float";
        } else if (op.find(".f64") != std::string::npos) {
            etype = "double";
        } else if (op.find(".u32") != std::string::npos) {
            etype = "uint";
        } else if (op.find(".s32") != std::string::npos) {
            etype = "int";
        } else if (op.find(".u64") != std::string::npos) {
            etype = "ulong";
        } else if (op.find(".b32") != std::string::npos) {
            const std::string value_reg =
                get_reg(is_load ? instr.operands[0] : instr.operands[1]);
            const auto value_type = reg_value_type.find(value_reg);
            if (value_type == reg_value_type.end()) {
                return {};
            }
            etype = value_type->second;
        } else {
            etype = "float";
        }
        // `param[gid]` advances by one element per thread, so it only reproduces the
        // PTX address when the stride the PTX scaled the thread id by is exactly the
        // element width. A struct-of-larger-stride or a vector element type indexes a
        // different address entirely; hand those to the generic path.
        if (info->kind == RegKind::DerivedPtr && info->byte_per_elem != etype_bytes(etype)) {
            return {};
        }
        if (!pname.empty()) {
            param_etype[pname] = etype;
        }
    }

    // ── Detect bounds-check setp pattern ─────────────────────────────────────
    // setp.ge/gt %p, %rGID, %rN  where rGID=ThreadGid and rN=ParamScalar →
    // emit `if (gid >= (uint)N) return;` in place of the setp + branch pair.

    std::unordered_map<std::string, std::string> pred_guard;  // pred_reg → Metal expr
    for (const auto& instr : entry->instructions) {
        const auto& op = instr.opcode;
        const auto& ops = instr.operands;
        if (op.find("setp") != 0 || ops.size() < 3) {
            continue;
        }
        const std::string dp = get_reg(ops[0]);
        const std::string s1 = get_reg(ops[1]);
        const std::string s2 = get_reg(ops[2]);
        const bool s1_gid = reg.count(s1) && reg.at(s1).kind == RegKind::ThreadGid;
        const bool s2_scalar = reg.count(s2) && reg.at(s2).kind == RegKind::ParamScalar;
        if (!s1_gid || !s2_scalar) {
            continue;
        }
        std::string cmp;
        if (op.find(".ge") != std::string::npos) {
            cmp = ">=";
        } else if (op.find(".gt") != std::string::npos) {
            cmp = ">";
        } else if (op.find(".lt") != std::string::npos) {
            cmp = "<";
        } else if (op.find(".le") != std::string::npos) {
            cmp = "<=";
        }
        if (!dp.empty() && !cmp.empty()) {
            pred_guard[dp] = "gid " + cmp + " (uint)" + reg.at(s2).param_name;
        }
    }

    // ── Pass 2: emit Metal source ─────────────────────────────────────────────

    std::ostringstream metal;
    metal << "#include <metal_stdlib>\n#include <metal_atomic>\n\nusing namespace metal;\n\n";
    metal << "kernel void " << entry_name << "(\n";

    int buf_idx = 0;
    bool first_arg = true;
    for (const auto& p : entry->params) {
        if (!first_arg) {
            metal << ",\n";
        }
        first_arg = false;
        if (p.is_pointer) {
            const std::string etype =
                param_etype.count(p.name) ? param_etype.at(p.name) : "float";
            metal << "    device " << etype << "* " << p.name
                  << " [[buffer(" << buf_idx << ")]]";
        } else {
            std::string mtype = "uint";
            if (p.type == ".u64" || p.type == ".s64" || p.type == ".b64") {
                mtype = "ulong";
            } else if (p.type == ".f32") {
                mtype = "float";
            } else if (p.type == ".f64") {
                mtype = "double";
            } else if (p.type == ".u16" || p.type == ".s16" || p.type == ".b16") {
                mtype = "ushort";
            }
            metal << "    constant " << mtype << "& " << p.name
                  << " [[buffer(" << buf_idx << ")]]";
        }
        ++buf_idx;
    }
    // ── Hidden printf ring-buffer args (spec §5.3) ──────────────────────────
    if (has_printf) {
        metal << ",\n    device atomic_uint* __printf_buf [[buffer(" << buf_idx << ")]]";
        ++buf_idx;
        metal << ",\n    constant uint& __printf_cap [[buffer(" << buf_idx << ")]]";
        ++buf_idx;
    }
    metal << ",\n    uint gid [[thread_position_in_grid]],\n"
          << "    ushort __laneid [[thread_index_in_simdgroup]]) {\n";

    // Metal variable name for a PTX register: %rd0 → vrd0, %f1 → vf1
    auto mvar = [](const std::string& r) -> std::string {
        return (r.size() > 1 && r[0] == '%') ? "v" + r.substr(1) : r;
    };

    // Resolve an operand to a Metal expression (reg or immediate)
    auto resolve = [&](const std::string& operand) -> std::string {
        const std::string r = get_reg(operand);
        if (r.empty()) {
            // PTX 0d<hex16> — IEEE 754 double bit-cast literal
            if (operand.size() == 18 && operand[0] == '0' && operand[1] == 'd') {
                const std::uint64_t bits = std::stoull(operand.substr(2), nullptr, 16);
                double val;
                std::memcpy(&val, &bits, sizeof(val));
                std::ostringstream oss;
                oss << std::scientific << std::setprecision(17) << val;
                return oss.str();
            }
            // PTX 0f<hex8> — IEEE 754 float bit-cast literal
            if (operand.size() == 10 && operand[0] == '0' && operand[1] == 'f') {
                const std::uint32_t bits =
                    static_cast<std::uint32_t>(std::stoul(operand.substr(2), nullptr, 16));
                float val;
                std::memcpy(&val, &bits, sizeof(val));
                std::ostringstream oss;
                oss << std::scientific << std::setprecision(9) << val << "f";
                return oss.str();
            }
            return operand;  // other immediate (decimal, hex with 0x prefix, etc.)
        }
        const auto it = reg.find(r);
        if (it != reg.end() && it->second.kind == RegKind::ThreadGid) {
            return "gid";
        }
        if (it != reg.end() && it->second.kind == RegKind::ParamScalar) {
            return it->second.param_name;
        }
        return mvar(r);
    };

    // Metal type inferred from PTX register name prefix
    auto reg_type = [](const std::string& r) -> std::string {
        if (r.size() > 2 && r[0] == '%' && r[1] == 'r' && r[2] == 'd') return "ulong";
        if (r.size() > 2 && r[0] == '%' && r[1] == 'f' && r[2] == 'd') return "double";
        if (r.size() > 1 && r[0] == '%' && r[1] == 'f') return "float";
        if (r.size() > 1 && r[0] == '%' && r[1] == 'p') return "bool";
        if (r.size() > 1 && r[0] == '%' && r[1] == 'h') return "ushort";
        return "uint";
    };

    // Optimized Clang PTX frequently stores floating-point values in .b32
    // registers named %rN. The instruction suffix, not the register spelling,
    // is authoritative for the value type.
    auto instruction_value_type = [&](const std::string& opcode,
                                      const std::string& dest) -> std::string {
        if (opcode.find(".f64") != std::string::npos) return "double";
        if (opcode.find(".f32") != std::string::npos) return "float";
        if (opcode.find(".s64") != std::string::npos) return "long";
        if (opcode.find(".u64") != std::string::npos ||
            opcode.find(".b64") != std::string::npos)
            return "ulong";
        if (opcode.find(".s32") != std::string::npos) return "int";
        if (opcode.find(".u32") != std::string::npos ||
            opcode.find(".b32") != std::string::npos)
            return reg_type(dest);
        return reg_type(dest);
    };

    std::unordered_set<std::string> consumed_guards;

    // Track registers that have been defined so far in the emitted Metal body.
    // Source operands that refer to undefined registers indicate the PTX body
    // is not self-contained (e.g. it relies on LLVM-synthesised setup) — bail.
    std::unordered_set<std::string> defined_regs;
    // Only structural registers that resolve to an actual MSL expression are
    // "defined". Pointer-provenance and byte-offset registers are consumed by
    // the specialized global load/store paths, but no MSL variable is emitted
    // for them. Treating those as generally defined allowed pointer arithmetic
    // to reference undeclared vrd* variables in generated MSL.
    for (const auto& kv : reg) {
        if (kv.second.kind == RegKind::ThreadGid ||
            kv.second.kind == RegKind::ParamScalar) {
            defined_regs.insert(kv.first);
        }
    }

    // Helper: return false if any source register in `src_ops` (starting at
    // `first_src_index`) is an unrecognised undefined register.
    auto all_sources_defined = [&](const std::vector<std::string>& ops,
                                   std::size_t first_src_index) -> bool {
        for (std::size_t i = first_src_index; i < ops.size(); ++i) {
            const std::string r = get_reg(ops[i]);
            if (r.empty()) continue;  // immediate — fine
            if (defined_regs.count(r)) continue;
            return false;
        }
        return true;
    };

    int shfl_tmp_id = 0;
    for (std::size_t instr_index = 0; instr_index < entry->instructions.size(); ++instr_index) {
        const auto& instr = entry->instructions[instr_index];
        const auto& op = instr.opcode;
        const auto& ops = instr.operands;

        // ── Structural: parameter loads, labels, ret ────────────────────────
        if (op.size() >= 8 && op.substr(0, 8) == "ld.param") continue;
        if (op == "ptx.label") continue;
        if (op == "ret") continue;

        // mov %r, %tid/ntid/ctaid.x → structural
        if ((op == "mov.u32" || op == "mov.s32") && ops.size() == 2 &&
            (ops[1] == "%tid.x" || ops[1] == "%ntid.x" || ops[1] == "%ctaid.x")) {
            continue;
        }

        // Skip instructions whose destination is a structural register.
        // Only applies when ops[0] is a plain register (not a bracket-addressed
        // memory operand like "[%rd3]" used by store instructions).
        if (!ops.empty() && (ops[0].empty() || ops[0][0] != '[')) {
            const std::string dest = get_reg(ops[0]);
            if (!dest.empty() && reg.count(dest)) {
                switch (reg.at(dest).kind) {
                    case RegKind::ThreadPartial:
                    case RegKind::ThreadGid:
                    case RegKind::ThreadGid64:
                    case RegKind::ByteOffset:
                    case RegKind::DerivedPtr:
                    case RegKind::ParamPtr:
                    case RegKind::ParamScalar:
                        continue;
                    default:
                        break;
                }
            }
        }

        // ── Global memory load ───────────────────────────────────────────────
        if (op.find("ld.global") == 0 && ops.size() >= 2) {
            const std::string dest = get_reg(ops[0]);
            const RegInfo* info = addr_info(instr_index);
            if (info == nullptr) return {};
            const std::string& pname = (info->kind == RegKind::DerivedPtr)
                                           ? info->base_param
                                           : info->param_name;
            const std::string etype =
                param_etype.count(pname) ? param_etype.at(pname) : "float";
            metal << "    " << etype << " " << mvar(dest) << " = " << pname << "[gid];\n";
            defined_regs.insert(dest);
            continue;
        }

        // ── Global memory store ──────────────────────────────────────────────
        if (op.find("st.global") == 0 && ops.size() >= 2) {
            const RegInfo* info = addr_info(instr_index);
            if (info == nullptr) return {};
            const std::string& pname = (info->kind == RegKind::DerivedPtr)
                                           ? info->base_param
                                           : info->param_name;
            metal << "    " << pname << "[gid] = " << resolve(ops[1]) << ";\n";
            continue;
        }

        // ── setp: bounds guard or generic comparison ─────────────────────────
        if (op.find("setp") == 0 && ops.size() >= 3) {
            const std::string dp = get_reg(ops[0]);
            if (pred_guard.count(dp)) {
                metal << "    if (" << pred_guard.at(dp) << ") return;\n";
                consumed_guards.insert(dp);
                defined_regs.insert(dp);
                continue;
            }
            if (!all_sources_defined(ops, 1)) return {};
            // Generic comparison
            std::string cmp;
            if (op.find(".ge") != std::string::npos) cmp = ">=";
            else if (op.find(".gt") != std::string::npos) cmp = ">";
            else if (op.find(".lt") != std::string::npos) cmp = "<";
            else if (op.find(".le") != std::string::npos) cmp = "<=";
            else if (op.find(".eq") != std::string::npos) cmp = "==";
            else if (op.find(".ne") != std::string::npos) cmp = "!=";
            else return {};
            metal << "    bool " << mvar(dp) << " = "
                  << resolve(ops[1]) << " " << cmp << " " << resolve(ops[2]) << ";\n";
            defined_regs.insert(dp);
            continue;
        }

        // ── Conditional branch ───────────────────────────────────────────────
        if (op == "bra" && !instr.predicate.empty()) {
            std::string pred_str = instr.predicate;
            if (pred_str.size() > 1 && pred_str[1] == '!') {
                pred_str = pred_str[0] + pred_str.substr(2);
            }
            const std::string pr = get_reg(pred_str);
            if (consumed_guards.count(pr)) {
                continue;  // already emitted as early return
            }
            // Cannot safely translate generic forward/backward branches to MSL.
            return {};
        }

        // ── Unconditional branch → unsupported ──────────────────────────────
        if (op == "bra") return {};

        // ── bar.* → force fallback ───────────────────────────────────────────
        // Generic PTX→Metal translation cannot safely preserve threadgroup
        // barrier semantics for multi-warp blocks. Dropping bar.sync was okay
        // for llm.c single-warp kernels but is incorrect for ggml reductions.
        if (op.size() >= 3 && op.substr(0, 3) == "bar") return {};

        // ── fence / membar → no-op (UMA — all memory is coherent) ────────────
        if (op.find("fence") == 0 || op.find("membar") == 0) continue;

        // ── shfl.sync: warp shuffle → Metal simd_shuffle* ────────────────────
        // shfl.sync.{idx,down,up,bfly}.b32 d|p, src, lane/delta, clamp, mask
        // Honor PTX clamp-encoded width and member-mask participation.
        if (op.find("shfl.sync") == 0 && ops.size() >= 3) {
            if (!all_sources_defined(ops, 1)) return {};
            // ops[0] may be "dst|pred_dst"; extract the value register.
            const std::string raw0 = ops[0];
            const auto pipe = raw0.find('|');
            const std::string dest = get_reg(pipe != std::string::npos ? raw0.substr(0, pipe) : raw0);
            const std::string pred_dest = pipe != std::string::npos ? get_reg(raw0.substr(pipe + 1)) : "";
            const std::string src = resolve(ops[1]);
            const std::string lane = resolve(ops[2]);
            const std::string clamp = ops.size() >= 4 ? resolve(ops[3]) : "31";
            const std::string dtype = reg_type(dest);
            const int sid = shfl_tmp_id++;
            const std::string lane_id_v = "__cm_shfl_lane_" + std::to_string(sid);
            const std::string clamp_v = "__cm_shfl_clamp_" + std::to_string(sid);
            const std::string width_v = "__cm_shfl_width_" + std::to_string(sid);
            const std::string base_v = "__cm_shfl_base_" + std::to_string(sid);
            const std::string local_v = "__cm_shfl_local_" + std::to_string(sid);
            const std::string target_v = "__cm_shfl_target_" + std::to_string(sid);
            const std::string valid_v = "__cm_shfl_valid_" + std::to_string(sid);
            const std::string member_v = "__cm_shfl_member_" + std::to_string(sid);
            const std::string defined_v = "__cm_shfl_defined_" + std::to_string(sid);
            const std::string val_v = "__cm_shfl_val_" + std::to_string(sid);
            const std::string member_mask = ops.size() >= 5 ? resolve(ops[4]) : "0xffffffffu";
            metal << "    uint " << lane_id_v << " = (uint)__laneid & 31u;\n";
            metal << "    bool " << member_v << " = (((uint)(" << member_mask
                  << ") >> " << lane_id_v << ") & 1u) != 0u;\n";
            metal << "    uint " << clamp_v << " = (uint)(" << clamp << ");\n";
            metal << "    uint " << width_v << " = 32u - ((" << clamp_v << " >> 8) & 0x1fu);\n";
            metal << "    " << width_v << " = (" << width_v << " == 0u) ? 32u : " << width_v << ";\n";
            metal << "    uint " << base_v << " = (" << lane_id_v << " / " << width_v << ") * " << width_v << ";\n";
            metal << "    uint " << local_v << " = " << lane_id_v << " - " << base_v << ";\n";
            if (op.find(".down.") != std::string::npos) {
                const std::string delta_v = "__cm_shfl_delta_" + std::to_string(sid);
                metal << "    uint " << delta_v << " = (uint)(" << lane << ");\n";
                metal << "    uint " << target_v << " = " << lane_id_v << " + " << delta_v << ";\n";
                metal << "    bool " << valid_v << " = " << target_v << " < (" << base_v << " + " << width_v << ");\n";
            } else if (op.find(".up.") != std::string::npos) {
                const std::string delta_v = "__cm_shfl_delta_" + std::to_string(sid);
                metal << "    uint " << delta_v << " = (uint)(" << lane << ");\n";
                metal << "    uint " << target_v << " = " << lane_id_v << " - " << delta_v << ";\n";
                metal << "    bool " << valid_v << " = " << local_v << " >= " << delta_v << ";\n";
            } else if (op.find(".bfly.") != std::string::npos) {
                const std::string xor_v = "__cm_shfl_xor_" + std::to_string(sid);
                const std::string tlocal_v = "__cm_shfl_tlocal_" + std::to_string(sid);
                metal << "    uint " << xor_v << " = (uint)(" << lane << ");\n";
                metal << "    uint " << tlocal_v << " = " << local_v << " ^ " << xor_v << ";\n";
                metal << "    uint " << target_v << " = " << base_v << " + " << tlocal_v << ";\n";
                metal << "    bool " << valid_v << " = " << tlocal_v << " < " << width_v << ";\n";
            } else {
                const std::string src_local_v = "__cm_shfl_src_local_" + std::to_string(sid);
                metal << "    uint " << src_local_v << " = ((uint)(" << lane << ")) & (" << width_v << " - 1u);\n";
                metal << "    uint " << target_v << " = " << base_v << " + " << src_local_v << ";\n";
                metal << "    bool " << valid_v << " = true;\n";
            }
            metal << "    " << dtype << " " << val_v
                  << " = (" << dtype << ")simd_shuffle(" << src << ", (ushort)" << target_v << ");\n";
            metal << "    bool " << defined_v << " = " << valid_v << " && " << member_v << ";\n";
            metal << "    " << dtype << " " << mvar(dest)
                  << " = " << defined_v << " ? " << val_v << " : (" << dtype << ")(" << src << ");\n";
            if (!pred_dest.empty()) {
                metal << "    bool " << mvar(pred_dest) << " = " << defined_v << ";\n";
                defined_regs.insert(pred_dest);
            }
            defined_regs.insert(dest);
            continue;
        }

        // ── vote.sync: warp-wide predicate vote → Metal simd_* ───────────────
        // vote.sync.ballot.b32 d, pred, mask → simd_ballot
        // vote.sync.any.pred   d, pred, mask → simd_any
        // vote.sync.all.pred   d, pred, mask → simd_all
        if (op.find("vote.sync") == 0 && ops.size() >= 2) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            const std::string pred = resolve(ops[1]);
            const std::string dtype = reg_type(dest);
            const int vid = shfl_tmp_id++;
            const std::string active_mask = "__cm_vote_active_mask_" + std::to_string(vid);
            const std::string member_mask = ops.size() >= 3 ? resolve(ops[2]) : "0xffffffffu";
            const std::string ballot = "((uint)simd_ballot((bool)" + pred + ") & (uint)(" + member_mask + "))";
            if (op.find(".ballot.") != std::string::npos) {
                metal << "    " << dtype << " " << mvar(dest) << " = " << ballot << ";\n";
            } else if (op.find(".any.") != std::string::npos) {
                metal << "    bool " << mvar(dest) << " = " << ballot << " != 0u;\n";
            } else if (op.find(".all.") != std::string::npos) {
                metal << "    uint " << active_mask << " = (uint)simd_ballot(true);\n";
                metal << "    bool " << mvar(dest) << " = " << ballot
                      << " == (" << active_mask << " & (uint)(" << member_mask << "));\n";
            } else {
                // Uniform when every named active lane agrees, whether all
                // predicates are true or all are false.
                metal << "    uint " << active_mask << " = (uint)simd_ballot(true);\n";
                metal << "    bool " << mvar(dest) << " = (" << ballot << " == 0u) || ("
                      << ballot << " == (" << active_mask << " & (uint)(" << member_mask << ")));\n";
            }
            defined_regs.insert(dest);
            continue;
        }

        // ── redux.sync: warp-wide reduction → Metal simd_sum/and/or/xor ──────
        // redux.sync.{add,and,or,xor,min,max}.{s32,u32,b32,f32} d, src, mask
        if (op.find("redux.sync") == 0 && ops.size() >= 2) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            const std::string src = resolve(ops[1]);
            const std::string dtype = reg_type(dest);
            std::string reduce_fn;
            if (op.find(".add.") != std::string::npos) {
                reduce_fn = "simd_sum";
            } else if (op.find(".and.") != std::string::npos) {
                reduce_fn = "simd_and";
            } else if (op.find(".or.") != std::string::npos) {
                reduce_fn = "simd_or";
            } else if (op.find(".xor.") != std::string::npos) {
                reduce_fn = "simd_xor";
            } else if (op.find(".min.") != std::string::npos) {
                reduce_fn = "simd_min";
            } else if (op.find(".max.") != std::string::npos) {
                reduce_fn = "simd_max";
            } else {
                reduce_fn = "simd_sum";
            }
            metal << "    " << dtype << " " << mvar(dest)
                  << " = (" << dtype << ")" << reduce_fn << "(" << src << ");\n";
            defined_regs.insert(dest);
            continue;
        }

        // ── Type conversion ──────────────────────────────────────────────────
        if (op.find("cvt") == 0 && ops.size() == 2) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            const std::string src = resolve(ops[1]);

            // PTX spells this `cvt.<rnd>.<dtype>.<stype>`, and BOTH parts carry
            // meaning that a plain C cast throws away:
            //
            //   * the destination type. Typing the result from the register
            //     name is unsound -- optimized NVPTX keeps floats in .b32 %rN
            //     registers, so `cvt.rni.f32.f32 %r7, %r6` was emitting
            //     `uint vr7 = (uint)vr6`, silently truncating a float and
            //     clamping negatives to zero.
            //   * the rounding mode. The integer-rounding modes (those ending
            //     in `i`) round a float to an integral *float* value; a cast
            //     always truncates toward zero, so rint/floor/ceil all
            //     degraded to trunc and produced wrong numbers, not errors.
            std::vector<std::string> type_toks;
            std::string rnd;
            {
                std::size_t pos = 0;
                while (pos < op.size()) {
                    const std::size_t dot = op.find('.', pos);
                    const std::string tok =
                        op.substr(pos, dot == std::string::npos ? std::string::npos : dot - pos);
                    if (!tok.empty() && tok != "cvt") {
                        const char c0 = tok[0];
                        const bool is_type =
                            (tok == "pred") ||
                            ((c0 == 'f' || c0 == 's' || c0 == 'u' || c0 == 'b') && tok.size() > 1 &&
                             std::isdigit(static_cast<unsigned char>(tok[1])));
                        if (is_type) {
                            type_toks.push_back(tok);
                        } else if (tok == "sat") {
                            rnd = rnd.empty() ? "sat" : rnd;
                        } else if (tok.size() >= 2 && c0 == 'r') {
                            rnd = tok;
                        }
                    }
                    if (dot == std::string::npos) break;
                    pos = dot + 1;
                }
            }

            auto metal_type_for = [&](const std::string& tok) -> std::string {
                if (tok == "f64") return "double";
                if (tok == "f32") return "float";
                if (tok == "f16") return "half";
                if (tok == "s64") return "long";
                if (tok == "u64" || tok == "b64") return "ulong";
                if (tok == "s32") return "int";
                if (tok == "u32" || tok == "b32") return "uint";
                if (tok == "s16") return "short";
                if (tok == "u16" || tok == "b16") return "ushort";
                if (tok == "s8") return "char";
                if (tok == "u8" || tok == "b8") return "uchar";
                if (tok == "pred") return "bool";
                return "";
            };

            std::string dtype;
            bool src_is_float = false;
            if (type_toks.size() >= 2) {
                const std::string& dtok = type_toks[type_toks.size() - 2];
                const std::string& stok = type_toks[type_toks.size() - 1];
                // A .b32/.b64 destination is genuinely untyped; only there does
                // the register spelling remain the best available signal.
                dtype = (dtok[0] == 'b') ? reg_type(dest) : metal_type_for(dtok);
                src_is_float = (stok[0] == 'f');
            }
            if (dtype.empty()) dtype = reg_type(dest);

            std::string expr = src;
            if (src_is_float && !rnd.empty() && rnd.back() == 'i') {
                if (rnd == "rni") expr = "rint(" + src + ")";
                else if (rnd == "rmi") expr = "floor(" + src + ")";
                else if (rnd == "rpi") expr = "ceil(" + src + ")";
                else if (rnd == "rzi") expr = "trunc(" + src + ")";
                else return {};  // unknown integer rounding mode: refuse, never guess
            }
            if (op.find(".sat") != std::string::npos && !dtype.empty() &&
                (dtype == "float" || dtype == "double" || dtype == "half")) {
                expr = "clamp(" + expr + ", (" + dtype + ")0, (" + dtype + ")1)";
            }

            metal << "    " << dtype << " " << mvar(dest) << " = (" << dtype << ")" << expr << ";\n";
            defined_regs.insert(dest);
            continue;
        }

        // ── Arithmetic (binary) ──────────────────────────────────────────────
        const std::string root = [&]() {
            const auto dot = op.find('.');
            return dot != std::string::npos ? op.substr(0, dot) : op;
        }();

        auto emit_binary_op = [&](const std::string& metal_op) -> bool {
            if (ops.size() < 3) return false;
            if (!all_sources_defined(ops, 1)) return false;
            const std::string dest = get_reg(ops[0]);
            metal << "    " << instruction_value_type(op, dest) << " " << mvar(dest)
                  << " = " << resolve(ops[1]) << " " << metal_op << " " << resolve(ops[2]) << ";\n";
            defined_regs.insert(dest);
            return true;
        };

        if (root == "add") { if (!emit_binary_op("+")) return {}; continue; }
        if (root == "sub") { if (!emit_binary_op("-")) return {}; continue; }
        if (root == "mul") { if (!emit_binary_op("*")) return {}; continue; }
        if (root == "div") { if (!emit_binary_op("/")) return {}; continue; }
        if (root == "rem") { if (!emit_binary_op("%")) return {}; continue; }
        if (root == "and") { if (!emit_binary_op("&")) return {}; continue; }
        if (root == "or")  { if (!emit_binary_op("|")) return {}; continue; }
        if (root == "xor") { if (!emit_binary_op("^")) return {}; continue; }
        if (root == "shl") { if (!emit_binary_op("<<")) return {}; continue; }
        if (root == "shr") { if (!emit_binary_op(">>")) return {}; continue; }

        if (root == "mad" && ops.size() >= 4) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            metal << "    " << reg_type(dest) << " " << mvar(dest) << " = "
                  << resolve(ops[1]) << " * " << resolve(ops[2]) << " + " << resolve(ops[3]) << ";\n";
            defined_regs.insert(dest);
            continue;
        }
        if (root == "fma" && ops.size() >= 4) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            metal << "    " << reg_type(dest) << " " << mvar(dest) << " = fma("
                  << resolve(ops[1]) << ", " << resolve(ops[2]) << ", " << resolve(ops[3]) << ");\n";
            defined_regs.insert(dest);
            continue;
        }
        if (root == "neg" && ops.size() >= 2) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            metal << "    " << reg_type(dest) << " " << mvar(dest) << " = -" << resolve(ops[1]) << ";\n";
            defined_regs.insert(dest);
            continue;
        }
        if (root == "rcp" && ops.size() >= 2) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            metal << "    " << reg_type(dest) << " " << mvar(dest) << " = 1.0f / " << resolve(ops[1]) << ";\n";
            defined_regs.insert(dest);
            continue;
        }
        if (root == "abs" && ops.size() >= 2) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            metal << "    " << reg_type(dest) << " " << mvar(dest) << " = abs(" << resolve(ops[1]) << ");\n";
            defined_regs.insert(dest);
            continue;
        }
        if ((root == "max" || root == "min") && ops.size() >= 3) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            metal << "    " << reg_type(dest) << " " << mvar(dest) << " = "
                  << root << "(" << resolve(ops[1]) << ", " << resolve(ops[2]) << ");\n";
            defined_regs.insert(dest);
            continue;
        }
        if (root == "not" && ops.size() >= 2) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            metal << "    " << reg_type(dest) << " " << mvar(dest) << " = ~" << resolve(ops[1]) << ";\n";
            defined_regs.insert(dest);
            continue;
        }

        // ── Unary math intrinsics ────────────────────────────────────────────
        {
            auto emit_unary_fn = [&](const std::string& fn) -> bool {
                if (ops.size() < 2) return false;
                if (!all_sources_defined(ops, 1)) return false;
                const std::string dest = get_reg(ops[0]);
                metal << "    " << reg_type(dest) << " " << mvar(dest)
                      << " = " << fn << "(" << resolve(ops[1]) << ");\n";
                defined_regs.insert(dest);
                return true;
            };
            if (root == "sqrt")  { if (!emit_unary_fn("sqrt"))  return {}; continue; }
            if (root == "rsqrt") { if (!emit_unary_fn("rsqrt")) return {}; continue; }
            if (root == "ex2")   { if (!emit_unary_fn("exp2"))  return {}; continue; }
            if (root == "lg2")   { if (!emit_unary_fn("log2"))  return {}; continue; }
            if (root == "sin")   { if (!emit_unary_fn("sin"))   return {}; continue; }
            if (root == "cos")   { if (!emit_unary_fn("cos"))   return {}; continue; }
        }
        if (root == "selp" && ops.size() >= 4) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            metal << "    " << reg_type(dest) << " " << mvar(dest) << " = "
                  << resolve(ops[3]) << " ? " << resolve(ops[1]) << " : " << resolve(ops[2]) << ";\n";
            defined_regs.insert(dest);
            continue;
        }
        if (root == "mov" && ops.size() == 2) {
            if (!all_sources_defined(ops, 1)) return {};
            const std::string dest = get_reg(ops[0]);
            metal << "    " << reg_type(dest) << " " << mvar(dest) << " = " << resolve(ops[1]) << ";\n";
            defined_regs.insert(dest);
            continue;
        }

        // ── atom.global.add.f32 ─────────────────────────────────────────────
        if (op.find("atom.global.add.f32") == 0 && ops.size() >= 3) {
            if (!all_sources_defined(ops, 2)) return {};
            const std::string dest = get_reg(ops[0]);
            const RegInfo* info = addr_info(instr_index);
            if (info == nullptr) return {};
            const bool is_derived = (info->kind == RegKind::DerivedPtr);
            if (get_addr_disp(ops[1]) != 0 || (is_derived && info->byte_per_elem != 4)) {
                return {};
            }
            const std::string& pname = is_derived ? info->base_param
                                                   : info->param_name;
            const std::string atm = "atm_" + mvar(dest);
            // DerivedPtr: each thread has its own slot (param[gid]).
            // Raw ParamPtr: global accumulation to a fixed base address (param[0]).
            if (is_derived) {
                metal << "    device atomic_float* " << atm
                      << " = reinterpret_cast<device atomic_float*>(" << pname << " + gid);\n";
            } else {
                metal << "    device atomic_float* " << atm
                      << " = reinterpret_cast<device atomic_float*>(" << pname << ");\n";
            }
            metal << "    float " << mvar(dest) << " = atomic_fetch_add_explicit("
                  << atm << ", " << resolve(ops[2]) << ", memory_order_relaxed);\n";
            defined_regs.insert(dest);
            continue;
        }

        // ── call printf/vprintf → inline ring-buffer write (spec §5.3) ──────
        if (has_printf && instr.opcode.rfind("call", 0) == 0) {
            const auto pc_it = line_to_printf.find(instr.line);
            if (pc_it != line_to_printf.end()) {
                const cumetal::passes::PrintfLoweredCall& pc = *pc_it->second;
                // Build (expr, type) pairs for each argument register.
                std::vector<std::pair<std::string, std::string>> args_and_types;
                for (const auto& arg_token : pc.arguments) {
                    const std::string r = get_reg(arg_token);
                    const std::string expr = r.empty() ? arg_token : resolve(arg_token);
                    const std::string type = r.empty() ? "uint" : reg_type(r);
                    args_and_types.emplace_back(expr, type);
                }
                // Mark any destination register as defined (usually return value = 0).
                if (!ops.empty()) {
                    const std::string dest_raw = ops[0];
                    // Destination might be "(  %r0  )" style; strip parens and spaces.
                    std::string dest_clean;
                    for (char c : dest_raw) {
                        if (c != '(' && c != ')' && c != ' ') dest_clean += c;
                    }
                    const std::string dest = get_reg(dest_clean);
                    if (!dest.empty() && !defined_regs.count(dest)) {
                        metal << "    " << reg_type(dest) << " " << mvar(dest) << " = 0;\n";
                        defined_regs.insert(dest);
                    }
                }
                emit_printf_record(metal, pc.format_id, args_and_types,
                                   static_cast<int>(std::distance(entry->instructions.data(), &instr)));
                continue;
            }
            // call to non-printf function → unsupported
            return {};
        }

        // Unrecognised instruction — fall back to PTX→LLVM path.
        return {};
    }

    metal << "}\n";
    return metal.str();
}

}  // namespace

LowerToMetalResult lower_ptx_to_metal_source(std::string_view ptx, const LowerToMetalOptions& options) {
    LowerToMetalResult result;

    if (options.backend == PtxMetalBackend::kCumetalIr) {
        cumetal::metal::PtxToMslOptions compile_options;
        compile_options.strict = true;
        compile_options.entry_name = options.entry_name;
        const auto compiled = cumetal::metal::compile_ptx_to_msl(ptx, compile_options);
        result.warnings = compiled.warnings;
        if (!compiled.ok) {
            result.error = compiled.error;
            return result;
        }
        if (compiled.gpu_ir.functions.empty()) {
            result.error = "CuMetal IR backend produced no kernel functions";
            return result;
        }
        result.ok = true;
        result.matched = true;
        result.entry_name = compiled.gpu_ir.functions.front().name;
        result.lowering_kind = MetalLoweringKind::kGenericCumetalIr;
        result.metal_source =
            "// cumetal-provenance: generic_ptx_lowering\n"
            "// cumetal-lowering: generic_ptx\n" +
            compiled.source;
        return result;
    }

    cumetal::passes::Phase1PipelineOptions pipeline_options;
    pipeline_options.strict = options.strict;
    pipeline_options.entry_name = options.entry_name;
    const auto pipeline = cumetal::passes::run_phase1_pipeline(ptx, pipeline_options);
    if (!pipeline.ok) {
        result.error = pipeline.error;
        return result;
    }

    result.entry_name = pipeline.entry_name;
    result.warnings = pipeline.warnings;

    // First: translate the kernel's actual PTX. This ordering matters and used to be reversed --
    // the name-matched table below was consulted first, so a kernel whose name merely *contained*
    // one of these substrings had its real body discarded in favor of a canned implementation,
    // even when the generic translator could have lowered it correctly.
    //
    // That is the same defect removed from lower_to_llvm.cpp (see docs/known-gaps.md): there,
    // name-matched templates for vector_add / matrix_mul / negate / reduce_sum silently
    // miscompiled real kernels, and `neg.s32` came out as a float sign-bit flip. The MSL side is
    // less exposed because its names are long and specific (`encoder_forward_kernel3`,
    // `adamw_kernel2`) rather than generic words, and because the result is at least labelled
    // `specialized_msl` in provenance instead of claiming to be a real translation. But the
    // failure mode is identical, and it also bites on version skew: if llm.c or GGML changes what
    // a kernel of that name computes, CuMetal would keep silently computing the old definition.
    //
    // Generic first means the substitution now only applies where real translation is genuinely
    // unavailable, which is the case these tables were written for.
    std::string metal_source = emit_metal_source_generic(pipeline.entry_name, ptx, &pipeline);
    bool approximate = false;
    MetalLoweringKind lowering_kind = MetalLoweringKind::kNone;
    if (!metal_source.empty()) {
        lowering_kind = MetalLoweringKind::kGenericPtx;
    }

    // Second: callers that explicitly opt into workload compatibility may use
    // the hardcoded lookup for known llm.c and GGML kernels that the generic
    // translator cannot yet handle. It is disabled by default: an entry name is
    // not sufficient evidence that an arbitrary kernel implements that workload.
    if (metal_source.empty() && options.allow_workload_specializations) {
        std::string specialization =
            emit_metal_source_for_entry(pipeline.entry_name);
        if (!specialization.empty() &&
            entry_uses_approximate_stub(pipeline.entry_name)) {
            result.warnings.push_back(
                "kernel '" + pipeline.entry_name +
                "' has only a known-incorrect passthrough template; CuMetal refuses it");
        } else if (!specialization.empty()) {
            metal_source = std::move(specialization);
            lowering_kind = MetalLoweringKind::kSpecializedMsl;
        }
    }

    if (metal_source.empty()) {
        if (!options.allow_workload_specializations &&
            !emit_metal_source_for_entry(pipeline.entry_name).empty()) {
            result.warnings.push_back(
                "kernel '" + pipeline.entry_name +
                "' has a workload specialization, but name-selected bodies are disabled");
        }
        result.ok = true;
        result.matched = false;
        return result;
    }

    result.ok = true;
    result.matched = true;
    result.approximate = approximate;
    result.lowering_kind = lowering_kind;
    const char* lowering_label =
        (lowering_kind == MetalLoweringKind::kGenericPtx ||
         lowering_kind == MetalLoweringKind::kGenericCumetalIr)
            ? "generic_ptx"
            : (lowering_kind == MetalLoweringKind::kApproximateStub
                   ? "approximate_stub"
                   : "specialized_msl");
    const char* provenance_label =
        (lowering_kind == MetalLoweringKind::kGenericPtx ||
         lowering_kind == MetalLoweringKind::kGenericCumetalIr)
            ? "generic_ptx_lowering"
            : (lowering_kind == MetalLoweringKind::kApproximateStub
                   ? "unsupported"
                   : "workload_specialization");
    result.metal_source =
        std::string("// cumetal-provenance: ") + provenance_label +
        "\n// cumetal-lowering: " + lowering_label + "\n" + metal_source;
    if (approximate) {
        result.warnings.push_back(
            "kernel '" + pipeline.entry_name +
            "' uses an approximate/passthru lowering; its numerical output is incorrect");
    }
    // Propagate printf format table for the runtime to use when draining the buffer.
    for (const auto& fmt : pipeline.printf_formats) {
        result.printf_formats.push_back(fmt.token);
    }
    return result;
}

}  // namespace cumetal::ptx
