/* Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP2C8Q208) Path("F:/FPGA/Verilog/lcd1602_v2/") File("LCD1602.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
