
---------- Begin Simulation Statistics ----------
final_tick                                   16120500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    105                       # Simulator instruction rate (inst/s)
host_mem_usage                                 788480                       # Number of bytes of host memory used
host_op_rate                                      309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                              826722527                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                           1                       # Number of instructions simulated
sim_ops                                             3                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000008                       # Number of seconds simulated
sim_ticks                                     8060500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    1                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               1                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                1                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         6                       # number of cc regfile reads
system.cpu.cc_regfile_writes                        2                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              16                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      3                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           67                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.044776                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.271519                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           65     97.01%     97.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      1.49%     98.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      1.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           67                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         3                       # Number of committed integer instructions.
system.cpu.commit.loads                             1                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                2     66.67%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               1     33.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 3                       # Class of committed instruction
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             3                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             364.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       364.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                     1                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     19                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       63                       # Number of cycles decode is idle
system.cpu.decode.SquashCycles                      2                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           1                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           3                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         3                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             4                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     1                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             10                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.SquashCycles                       3                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.002747                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 53                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.027473                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 70                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.271429                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.361174                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       66     94.29%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        1      1.43%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      1.43%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        2      2.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   70                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.idleCycles                             294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.049451                       # Inst execution rate
system.cpu.iew.exec_refs                            4                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          3                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       1                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     1                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    3                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  19                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     1                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    18                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      2                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            3                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        12                       # num instructions consuming a value
system.cpu.iew.wb_count                            18                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.583333                       # average fanout of values written-back
system.cpu.iew.wb_producers                         7                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.049451                       # insts written-back per cycle
system.cpu.iew.wb_sent                             18                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       63                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.ipc                               0.002747                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.002747                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    14     77.78%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    1      5.56%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   3     16.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     18                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     18                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                106                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           18                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                35                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         18                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        18                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined              16                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples            70                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.257143                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.911850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  63     90.00%     90.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      1.43%     91.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      5.71%     97.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   1      1.43%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      1.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              70                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.049451                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           3                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    1                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   3                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                       7                       # number of misc regfile reads
system.cpu.numCycles                              364                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                       1                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     3                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       63                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    32                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     19                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  16                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      2                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       13                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               25                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           85                       # The number of ROB reads
system.cpu.rob.rob_writes                          41                       # The number of ROB writes
system.cpu.timesIdled                               4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             4                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.999938                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   1                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.000062                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        1                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           0.000062                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles           0.999938                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            4                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             4                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 4                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       4    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   4                       # Request fanout histogram
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy              22000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED      8060000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF      8060500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 4                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                4                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      4    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  4                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               2000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      4                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::total                     4                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           323500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       239500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::total          323500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    4                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   4                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        80875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        80875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 4                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                4                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       283500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       283500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        70875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        70875                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       209500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       209500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data        84000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        84000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        84000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        84000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        74000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        74000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        74000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        74000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                     3.921345                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   8137000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.941939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.979406                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001915                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024             4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.001953                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                         8                       # Number of tag accesses
system.l2.tags.data_accesses                        8                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   4                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23819862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7939954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31759816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23819862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23819862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23819862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7939954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31759816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000034250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  11                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           4                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         4                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        43000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      20000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  118000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 25.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     4                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            3                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.634947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    36.950417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            2     66.67%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1     33.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            3                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        165500                       # Total gap between requests
system.mem_ctrls.avgGap                      41375.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 23819862.291421126574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7939954.097140375525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        85500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    25.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          3616080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            50400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            4317270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.608213                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       103000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      7697500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                 7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          3657120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            15840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            4312815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.055518                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        12500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7788000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON         8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF            500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total                1                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.cpu.icache.overall_hits::total               1                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total             3                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       247000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       247000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       247000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       247000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total            4                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total            4                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.750000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.750000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82333.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82333.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82333.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82333.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       244000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       244000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.750000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.750000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst            1                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total               1                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             3                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       247000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       247000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total            4                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.750000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82333.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82333.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             2.938031                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           8147500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.938031                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.005738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.005859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                11                       # Number of tag accesses
system.cpu.icache.tags.data_accesses               11                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total             1                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data        86500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total        86500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data        86500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total        86500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        86500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        86500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        86500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        86500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data        85500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        85500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data        85500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        85500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        85500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        85500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        85500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        85500                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data        86500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total        86500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        86500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        86500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data        85500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total        85500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        85500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        85500                       # average ReadReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     16120500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.978103                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           8236500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.978103                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.000977                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 3                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                3                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 5227919000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 795095                       # Simulator instruction rate (inst/s)
host_mem_usage                                 837488                       # Number of bytes of host memory used
host_op_rate                                  1491381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.99                       # Real time elapsed on the host
host_tick_rate                              869910236                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4763400                       # Number of instructions simulated
sim_ops                                       8935098                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005212                       # Number of seconds simulated
sim_ticks                                  5211798500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.committedInsts                    0                       # Number of instructions committed
system.cpu.commit.committedOps                      0                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0                       # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu.commit.op_class_0::total                 0                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           0                       # Number of Instructions Simulated
system.cpu.committedOps                             0                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                                    nan                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                              nan                       # CPI: Total CPI of All Threads
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.branchRate                       nan                       # Number of branch fetches per cycle
system.cpu.fetch.idleRate                         nan                       # Percent of cycles fetch was idle
system.cpu.fetch.rate                             nan                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                  0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                   nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                          nan                       # Inst execution rate
system.cpu.iew.exec_refs                            0                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   0                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     0                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      0                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_count                             0                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_rate                            nan                       # insts written-back per cycle
system.cpu.iew.wb_sent                              0                       # cumulative count of insts sent to commit
system.cpu.ipc                                    nan                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                              nan                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0                       # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0                       # Type of FU issued
system.cpu.iq.FU_type_0::total                      0                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                        nan                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      0                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                  0                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 0                       # Number of integer instruction queue writes
system.cpu.iq.issued_per_cycle::samples             0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean              nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev             nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total               0                       # Number of insts issued each cycle
system.cpu.iq.rate                                nan                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                            0                       # The number of ROB reads
system.cpu.rob.rob_writes                           0                       # The number of ROB writes
system.cpu.workload.numSyscalls                    62                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   1103123                       # Number of branches fetched
system.switch_cpus.committedInsts             4763399                       # Number of instructions committed
system.switch_cpus.committedOps               8935095                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             1092931                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   186                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              552762                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    75                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000000                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6253081                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   159                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         1.000000                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 10424777                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       10424776.998000                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      5716028                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      2976086                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       853783                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         138732                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                138732                       # number of float instructions
system.switch_cpus.num_fp_register_reads       198777                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       104248                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              129580                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles           0.002000                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       8826126                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              8826126                       # number of integer instructions
system.switch_cpus.num_int_register_reads     17176810                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      7163292                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             1091635                       # Number of load instructions
system.switch_cpus.num_mem_refs               1643621                       # number of memory refs
system.switch_cpus.num_store_insts             551986                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         33457      0.37%      0.37% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           7168009     80.21%     80.59% # Class of executed instruction
system.switch_cpus.op_class::IntMult              356      0.00%     80.59% # Class of executed instruction
system.switch_cpus.op_class::IntDiv              1074      0.01%     80.60% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             957      0.01%     80.61% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     80.61% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     80.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     80.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     80.61% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     80.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     80.61% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     80.61% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              374      0.00%     80.62% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     80.62% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu            47856      0.54%     81.15% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp              372      0.00%     81.16% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt            18384      0.21%     81.36% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           21471      0.24%     81.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     81.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     81.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            186      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd           18      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          100      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     81.61% # Class of executed instruction
system.switch_cpus.op_class::MemRead          1061127     11.87%     93.48% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          535302      5.99%     99.47% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        30508      0.34%     99.81% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        16684      0.19%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            8936235                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        78686                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14301                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8667                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2144                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7139                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3378                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3378                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8667                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        33373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        33373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  33373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       908096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       908096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  908096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12045                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12045    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12045                       # Request fanout histogram
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED      8060000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF   5219859000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5227919000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   5227919000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             35868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        29828                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4241                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30337                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5531                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        90502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        28293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                118795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3850560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       991872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4842432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22009                       # Total snoops (count)
system.tol2bus.snoopTraffic                    137216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62118                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.230255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.421038                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47816     76.98%     76.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14301     23.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62118                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst        23948                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4116                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28064                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        23948                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4116                       # number of overall hits
system.l2.overall_hits::total                   28064                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6389                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5656                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12045                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6389                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5656                       # number of overall misses
system.l2.overall_misses::total                 12045                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.inst        30337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         9772                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40109                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        30337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         9772                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40109                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.210601                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.578797                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.300307                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.210601                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.578797                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.300307                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2144                       # number of writebacks
system.l2.writebacks::total                      2144                       # number of writebacks
system.l2.replacements                          22009                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5726                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5726                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5726                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5726                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        29827                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29827                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        29827                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29827                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   863                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3378                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3378                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data         4241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.796510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.796510                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst        23948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        30337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.210601                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.210601                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.data         3253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.411860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.411860                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1764.336550                       # Cycle average of tags in use
system.l2.tags.total_refs                       77114                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24043                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.207337                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     363.008241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.068919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.020988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   315.601282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1085.637121                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.177250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.154102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.530096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.861492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          746                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993164                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    102724                       # Number of tag accesses
system.l2.tags.data_accesses                   102724                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       408896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       361984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             770880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       408896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        408896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       137216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          137216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         6389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         5656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2144                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     78455834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     69454719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             147910553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     78455834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         78455834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26327956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26327956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26327956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     78455834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     69454719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            174238509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2001330720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2001330720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000018                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5211798500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2001330720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2001330720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000018                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5211798500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::OFF     5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      6222744                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6222744                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6222744                       # number of overall hits
system.cpu.icache.overall_hits::total         6222744                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        30337                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          30337                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        30337                       # number of overall misses
system.cpu.icache.overall_misses::total         30337                       # number of overall misses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6253081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6253081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6253081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6253081                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004852                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004852                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004852                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004852                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        29828                       # number of writebacks
system.cpu.icache.writebacks::total             29828                       # number of writebacks
system.cpu.icache.replacements                  29828                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6222744                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6222744                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        30337                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         30337                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6253081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6253081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004852                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.400268                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6253085                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             30340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            206.100363                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.024433                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   500.375835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.977297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12536499                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12536499                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1634214                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1634214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1634781                       # number of overall hits
system.cpu.dcache.overall_hits::total         1634781                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data         9769                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9769                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9772                       # number of overall misses
system.cpu.dcache.overall_misses::total          9772                       # number of overall misses
system.cpu.dcache.demand_accesses::.switch_cpus.data      1643983                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1643983                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      1644553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1644553                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005942                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005942                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5726                       # number of writebacks
system.cpu.dcache.writebacks::total              5726                       # number of writebacks
system.cpu.dcache.replacements                   8749                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1086833                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1086833                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         5528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1092361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1092361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.005061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005061                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       547381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         547381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       551622                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       551622                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.007688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007688                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          567                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           567                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          570                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          570                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.005263                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005263                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5211798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           971.740971                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1644554                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9773                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            168.275248                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.202033                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   971.538938                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.948768                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.948966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          623                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3298878                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3298878                       # Number of data accesses

---------- End Simulation Statistics   ----------
