
---------- Begin Simulation Statistics ----------
simSeconds                                   0.020218                       # Number of seconds simulated (Second)
simTicks                                  20218066500                       # Number of ticks simulated (Tick)
finalTick                                131731387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    142.32                       # Real time elapsed on the host (Second)
hostTickRate                                142062971                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     946692                       # Number of bytes of host memory used (Byte)
simInsts                                    124781339                       # Number of instructions simulated (Count)
simOps                                      237132232                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   876780                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1666217                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data     10274747                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10274747                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     10288624                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10288624                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data       438576                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          438576                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data       439465                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         439465                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data  10773263495                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10773263495                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data  10773263495                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10773263495                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     10713323                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10713323                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     10728089                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10728089                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.040937                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.040937                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.040964                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.040964                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 24564.188407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 24564.188407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 24514.497161                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 24514.497161                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       265487                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          651                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         5730                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      46.332810                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    81.375000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       163954                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            163954                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data       159493                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        159493                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data       159493                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       159493                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data       279083                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       279083                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data       279614                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       279614                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data   6315917496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6315917496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data   6336755496                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6336755496                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.026050                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026050                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.026064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 22630.964609                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 22630.964609                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 22662.511519                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 22662.511519                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 278910                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::switch_cpus.data         2172                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         2172                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::switch_cpus.data         2172                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         2172                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus.data      6517500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      6517500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::switch_cpus.data         2172                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         2172                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::switch_cpus.data         2172                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         2172                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data      6703629                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6703629                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data       389615                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        389615                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data   8802113500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8802113500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data      7093244                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7093244                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.054928                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.054928                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 22591.823980                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 22591.823980                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data       157077                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       157077                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data       232538                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       232538                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data   4423961000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4423961000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.032783                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.032783                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 19024.679837                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 19024.679837                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data        13877                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         13877                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data          889                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          889                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data        14766                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        14766                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.060206                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.060206                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data          531                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          531                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data     20838000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     20838000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.035961                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.035961                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 39242.937853                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 39242.937853                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data      3571118                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3571118                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data        48961                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        48961                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data   1971149995                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1971149995                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      3620079                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3620079                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.013525                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.013525                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 40259.594269                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 40259.594269                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data         2416                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2416                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data        46545                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        46545                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data   1891956496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1891956496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.012857                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012857                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 40647.899796                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 40647.899796                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10757029                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             279422                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              38.497430                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     4.010369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data   507.989631                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.007833                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.992167                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          102                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          410                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           21743776                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          21743776                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst      4920363                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4920363                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst      4920363                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4920363                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst       870927                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          870927                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst       870927                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         870927                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst  11750261475                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  11750261475                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst  11750261475                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  11750261475                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst      5791290                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5791290                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst      5791290                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5791290                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.150386                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.150386                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.150386                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.150386                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 13491.672063                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13491.672063                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 13491.672063                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13491.672063                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         6040                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          463                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      13.045356                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       816119                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            816119                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst        54177                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         54177                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst        54177                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        54177                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst       816750                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       816750                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst       816750                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       816750                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst  10477960979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  10477960979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst  10477960979                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  10477960979                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.141031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.141031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.141031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.141031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 12828.847235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12828.847235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 12828.847235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12828.847235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 816119                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst      4920363                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4920363                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst       870927                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        870927                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst  11750261475                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  11750261475                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst      5791290                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5791290                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.150386                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.150386                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 13491.672063                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13491.672063                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst        54177                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        54177                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst       816750                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       816750                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst  10477960979                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  10477960979                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.141031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.141031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 12828.847235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12828.847235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.877403                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              5861002                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             817261                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               7.171518                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     0.815031                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   511.062372                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.001592                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.998169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999761                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          132                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          121                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           12399329                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          12399329                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF  20218066500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   118                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst         807863                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data         238982                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1046845                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst        807863                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data        238982                       # number of overall hits (Count)
system.l2.overallHits::total                  1046845                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst         8114                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data        39928                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   48042                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst         8114                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data        39928                       # number of overall misses (Count)
system.l2.overallMisses::total                  48042                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst    691684500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data   3363750000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4055434500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst    691684500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data   3363750000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4055434500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst       815977                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data       278910                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1094887                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst       815977                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data       278910                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1094887                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.009944                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.143157                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.043879                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.009944                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.143157                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.043879                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 85245.809712                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 84245.391705                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84414.356188                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 85245.809712                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 84245.391705                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84414.356188                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                30364                       # number of writebacks (Count)
system.l2.writebacks::total                     30364                       # number of writebacks (Count)
system.l2.demandMshrHits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::switch_cpus.inst            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::switch_cpus.data            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::switch_cpus.inst         8112                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data        39927                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               48039                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst         8112                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data        39927                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              48039                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst    610249500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data   2964413000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3574662500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst    610249500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data   2964413000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3574662500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.009941                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.143154                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.043876                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.009941                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.143154                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.043876                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 75227.995562                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 74245.823628                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74411.675930                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 75227.995562                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 74245.823628                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74411.675930                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          48521                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          436                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            436                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::switch_cpus.inst       807863                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             807863                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst         8114                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             8114                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst    691684500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    691684500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst       815977                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         815977                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.009944                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.009944                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 85245.809712                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85245.809712                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst         8112                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         8112                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst    610249500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    610249500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.009941                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.009941                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 75227.995562                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75227.995562                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data        26621                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 26621                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data        19277                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               19277                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data   1530282500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1530282500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data        45898                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             45898                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.419997                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.419997                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 79383.851222                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79383.851222                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data        19277                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           19277                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data   1337512500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1337512500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.419997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.419997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 69383.851222                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69383.851222                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data       212361                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            212361                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data        20651                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           20651                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data   1833467500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1833467500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data       233012                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        233012                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.088626                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.088626                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 88783.472955                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 88783.472955                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data        20650                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        20650                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data   1626900500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1626900500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.088622                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.088622                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 78784.527845                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 78784.527845                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus.data          702                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  702                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::switch_cpus.data            2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::switch_cpus.data        60000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         60000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::switch_cpus.data          704                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              704                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::switch_cpus.data     0.002841                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.002841                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data        30000                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        30000                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data        40000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        40000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data     0.002841                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.002841                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data        20000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        20000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       815748                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           815748                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       815748                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       815748                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       163954                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           163954                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       163954                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       163954                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        16384                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      6810345                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      64905                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     104.927895                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     292.372867                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      3424.175253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2678.021316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst  2400.424643                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data  7589.005921                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.017845                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.208995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.163453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.146510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.463196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  228                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  281                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                11571                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1736                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 2568                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   35089673                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  35089673                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     30364.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples      8111.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples     39885.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000554345750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1834                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1834                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              128180                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              28533                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       48038                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      30364                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     48038                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    30364                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     42                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 48038                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                30364                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   38566                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    6204                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2354                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     860                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1838                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1864                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1884                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1834                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      26.159760                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     25.302829                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      7.202859                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15             3      0.16%      0.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19           260     14.18%     14.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23           514     28.03%     42.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27           455     24.81%     67.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31           247     13.47%     80.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35           153      8.34%     88.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            91      4.96%     93.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            52      2.84%     96.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            31      1.69%     98.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            11      0.60%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55            12      0.65%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             4      0.22%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1834                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1834                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.544166                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.518166                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.950758                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1357     73.99%     73.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               27      1.47%     75.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              387     21.10%     96.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               56      3.05%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                6      0.33%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1834                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3074432                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1943296                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              152063601.13614228                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              96116807.21299438                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   20217978000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     257875.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst       519104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data      2552640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1941888                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 25675254.357284858823                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 126255396.380262181163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 96047166.528015926480                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst         8111                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data        39927                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        30364                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst    276231000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data   1325303250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 485010423750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     34056.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     33193.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  15973205.89                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst       519104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data      2555328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3074432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst       519104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       519104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1943296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1943296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst         8111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data        39927                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           48038                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        30364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          30364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst     25675254                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    126388347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         152063601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst     25675254                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      25675254                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     96116807                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         96116807                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     96116807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst     25675254                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    126388347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        248180408                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                47996                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               30342                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2693                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1870                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2015                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               701609250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             239980000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1601534250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14618.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33368.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               33835                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              14368                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            70.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           47.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        30124                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   166.369406                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   112.469898                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   202.784677                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        16867     55.99%     55.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         7819     25.96%     81.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2303      7.65%     89.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          964      3.20%     92.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          624      2.07%     94.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          294      0.98%     95.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          272      0.90%     96.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          182      0.60%     97.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          799      2.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        30124                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3071744                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1941888                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              151.930651                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               96.047167                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.94                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.75                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               61.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       111326880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        59156460                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      172845120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      82763100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1595605440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   4612109400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3879731040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   10513537440                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   520.007066                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10035594500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    674960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9507512000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       103837020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        55164120                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      169846320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      75622140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1595605440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   4630505580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3864355200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   10494935820                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   519.087017                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9995873750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    674960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9547232750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               28761                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         30364                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             17610                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              19277                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             19277                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          28761                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       144052                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       144052                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  144052                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      5017728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      5017728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5017728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              48040                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    48040    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                48040                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           225470000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          255625750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          96014                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        47978                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                 40436133                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                65144527                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded            16345                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued               60117234                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued          98244                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined     17855468                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     27409143                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved         9702                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples     38098765                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.577931                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.202613                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0          21145586     55.50%     55.50% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1           3214040      8.44%     63.94% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2           3041277      7.98%     71.92% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3           2700591      7.09%     79.01% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4           2577398      6.77%     85.77% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           2087701      5.48%     91.25% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6           1810927      4.75%     96.01% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7           1064752      2.79%     98.80% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8            456493      1.20%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total      38098765                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          708377     85.70%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     85.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu           2280      0.28%     85.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     85.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt            121      0.01%     86.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc           134      0.02%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift           10      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     86.01% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead          51412      6.22%     92.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite         32997      3.99%     96.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead        21142      2.56%     98.78% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite        10058      1.22%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass       881544      1.47%      1.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu     46533770     77.41%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult        41720      0.07%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv         3404      0.01%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd        32597      0.05%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd         3399      0.01%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu        40648      0.07%     79.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp          144      0.00%     79.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt        16974      0.03%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc        83268      0.14%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift          121      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd           50      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt          245      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv           33      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult           77      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead      7819606     13.01%     92.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      4190234      6.97%     99.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead       132432      0.22%     99.44% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite       336968      0.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     60117234                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.486721                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                      826531                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.013749                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        157882514                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        82058672                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     57997040                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads           1375494                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites           969009                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses       638999                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            59358832                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses               703389                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                  59205013                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts               7753070                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts            912221                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                           0                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                   12174312                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                6127538                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts              4421242                       # Number of stores executed (Count)
system.switch_cpus.numRate                   1.464161                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                  346862                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                 2337368                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts            24781338                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps              47305398                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       1.631717                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  1.631717                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.612851                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.612851                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads           69966608                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites          42492147                       # Number of integer regfile writes (Count)
system.switch_cpus.fpRegfileReads              652531                       # Number of floating regfile reads (Count)
system.switch_cpus.fpRegfileWrites             302476                       # Number of floating regfile writes (Count)
system.switch_cpus.ccRegfileReads            28710172                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites           17209268                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads          26434276                       # number of misc regfile reads (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads      8539263                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      4975804                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads       479311                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores       612019                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups         8157480                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted      6161228                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect       622141                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups      3471357                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits         3022517                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.870702                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed          459768                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect         1187                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups       493743                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits       132997                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses       360746                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted        98914                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts     17779278                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls         6643                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       525038                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples     35474950                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     1.333487                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.333822                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0     22281639     62.81%     62.81% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1      3755284     10.59%     73.40% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2      1914327      5.40%     78.79% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      2672724      7.53%     86.33% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4      1057525      2.98%     89.31% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5       569784      1.61%     90.91% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6       416363      1.17%     92.09% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7       332342      0.94%     93.02% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8      2474962      6.98%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total     35474950                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted     24781338                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted       47305398                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs             9715787                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads               6090381                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                4344                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches            5235022                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating             468235                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer            46737767                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls        317438                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass       396414      0.84%      0.84% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     36995489     78.21%     79.04% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult        40840      0.09%     79.13% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv         3283      0.01%     79.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd        25625      0.05%     79.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd         3080      0.01%     79.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu        31031      0.07%     79.26% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp          138      0.00%     79.26% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt        16036      0.03%     79.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc        77422      0.16%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift           60      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd           42      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          102      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv           14      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           35      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.46% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      6038394     12.76%     92.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      3382881      7.15%     99.38% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead        51987      0.11%     99.49% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       242525      0.51%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     47305398                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples      2474962                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles         19515123                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles       7254017                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          10212493                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles        578274                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         538856                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved      2994662                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred        100531                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       69487176                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts        452017                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles     20636325                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts               37913241                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches             8157480                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches      3615282                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles              16802639                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles         1275534                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.tlbCycles                351                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus.fetch.miscStallCycles         2384                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles        18649                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles          650                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines           5791294                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        347798                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.tlbSquashes                3                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples     38098765                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.904687                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.137729                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0         26459981     69.45%     69.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1           520106      1.37%     70.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2           687992      1.81%     72.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3           747917      1.96%     74.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4           967694      2.54%     77.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5          1014194      2.66%     79.79% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6           724948      1.90%     81.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7           672523      1.77%     83.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8          6303410     16.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total     38098765                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.201737                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                0.937608                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            538856                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles            2673744                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles          1208335                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       65160872                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts        40963                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts          8539263                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         4975804                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts          4929                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents             15888                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents          1183484                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents        12024                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       172000                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       462058                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       634058                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         58873852                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        58636039                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst          42423546                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          66491135                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                1.450090                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.638033                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads              588440                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads         2448882                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses         5503                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation        12024                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores        1350398                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads        23092                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache           4234                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      6088701                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      5.166699                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    16.282452                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        5803215     95.31%     95.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19        18920      0.31%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29       216830      3.56%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39         8421      0.14%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49          661      0.01%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59          799      0.01%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69          522      0.01%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79          278      0.00%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89          391      0.01%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99          442      0.01%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109          501      0.01%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119          574      0.01%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129         1843      0.03%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139         2141      0.04%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149        15376      0.25%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159         2433      0.04%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169         1435      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179         5044      0.08%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189          829      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199          568      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209         3168      0.05%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219          478      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229           82      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239           45      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249           95      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259          101      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269           89      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279          123      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289           98      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299          140      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows         3059      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1320                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      6088701                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.dtb.rdAccesses         7746002                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses         4422405                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses             65350                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses              5527                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses         5795231                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses             86849                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         538856                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         19921712                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles         4778678                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles          168                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          10333338                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles       2526000                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       67968005                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents         71766                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents         380701                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents         106408                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents        1909784                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands    106452618                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           214532630                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         83539332                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.fpLookups            734796                       # Number of floating rename lookups (Count)
system.switch_cpus.rename.committedMaps      75508546                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps         30944063                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing              12                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing           13                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           1802917                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                 98035732                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               132807151                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts         24781338                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           47305398                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp            1049761                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       194318                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       816119                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           133113                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              704                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             704                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             45898                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            45898                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         816750                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        233012                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2448845                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       838138                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                3286983                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    104454080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     28343296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               132797376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           49294                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1992768                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1144885                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004945                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.070144                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1139224     99.51%     99.51% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    5661      0.49%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1144885                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 131731387500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2075769500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy        1225403938                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         418858716                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2191393                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1095116                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4600                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1057                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1057                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
