CPU: ID 0x20652, Processor Type 0x0, Family 0x6, Model 0x25, Stepping 0x2
Northbridge: 8086:0044 (1st generation (Westmere family) Core Processor)
Southbridge: 8086:3b09 (HM55)

============= GPIOS =============

GPIOBASE = 0x1180 (IO)

gpiobase+0x0000: 0x7dfbfffe (GPIO_USE_SEL)
gpiobase+0x0000: 0xf96ba1ff (GPIO_USE_SEL) DEFAULT
gpiobase+0x0000: 0x84905e01 (GPIO_USE_SEL) DIFF
gpiobase+0x0004: 0x9e644183 (GP_IO_SEL)
gpiobase+0x0004: 0xf6ff6eff (GP_IO_SEL) DEFAULT
gpiobase+0x0004: 0x689b2f7c (GP_IO_SEL) DIFF
gpiobase+0x0008: 0x00000000 (RESERVED)
gpiobase+0x000c: 0xf2404183 (GP_LVL)
gpiobase+0x000c: 0x02fe0100 (GP_LVL) DEFAULT
gpiobase+0x000c: 0xf0be4083 (GP_LVL) DIFF
gpiobase+0x0010: 0x00000000 (RESERVED)
gpiobase+0x0014: 0x00000000 (RESERVED)
gpiobase+0x0018: 0x00000000 (GPO_BLINK)
gpiobase+0x0018: 0x00040000 (GPO_BLINK) DEFAULT
gpiobase+0x0018: 0x00040000 (GPO_BLINK) DIFF
gpiobase+0x001c: 0x00000000 (GP_SER_BLINK)
gpiobase+0x0020: 0x00080000 (GP_SB_CMDSTS)
gpiobase+0x0024: 0x00000000 (GP_SB_DATA)
gpiobase+0x0028: 0x0000     (GPI_NMI_EN)
gpiobase+0x002a: 0x0000     (GPI_NMI_STS)
gpiobase+0x002c: 0x00004182 (GPI_INV)
gpiobase+0x002c: 0x00000000 (GPI_INV) DEFAULT
gpiobase+0x002c: 0x00004182 (GPI_INV) DIFF
gpiobase+0x0030: 0x1bfffffa (GPIO_USE_SEL2)
gpiobase+0x0030: 0x020300fe (GPIO_USE_SEL2) DEFAULT
gpiobase+0x0030: 0x19fcff04 (GPIO_USE_SEL2) DIFF
gpiobase+0x0034: 0x16000061 (GP_IO_SEL2)
gpiobase+0x0034: 0x1f57fff4 (GP_IO_SEL2) DEFAULT
gpiobase+0x0034: 0x0957ff95 (GP_IO_SEL2) DIFF
gpiobase+0x0038: 0xb4004001 (GP_LVL2)
gpiobase+0x0038: 0xa4aa0003 (GP_LVL2) DEFAULT
gpiobase+0x0038: 0x50aa4002 (GP_LVL2) DIFF
gpiobase+0x003c: 0x00000000 (RESERVED)
gpiobase+0x0040: 0x00000307 (GPIO_USE_SEL3)
gpiobase+0x0040: 0x00000000 (GPIO_USE_SEL3) DEFAULT
gpiobase+0x0040: 0x00000307 (GPIO_USE_SEL3) DIFF
gpiobase+0x0044: 0x00000d00 (GP_IO_SEL3)
gpiobase+0x0044: 0x00000f00 (GP_IO_SEL3) DEFAULT
gpiobase+0x0044: 0x00000200 (GP_IO_SEL3) DIFF
gpiobase+0x0048: 0x00000d08 (GPIO_LVL3)
gpiobase+0x0048: 0x00000000 (GPIO_LVL3) DEFAULT
gpiobase+0x0048: 0x00000d08 (GPIO_LVL3) DIFF
gpiobase+0x004c: 0x00000000 (RESERVED)
gpiobase+0x0050: 0x00000000 (RESERVED)
gpiobase+0x0054: 0x00000000 (RESERVED)
gpiobase+0x0058: 0x00000000 (RESERVED)
gpiobase+0x005c: 0x00000000 (RESERVED)
gpiobase+0x0060: 0x41000000 (GP_RST_SEL1)
gpiobase+0x0060: 0x01000000 (GP_RST_SEL1) DEFAULT
gpiobase+0x0060: 0x40000000 (GP_RST_SEL1) DIFF
gpiobase+0x0064: 0x00000000 (GP_RST_SEL2)
gpiobase+0x0068: 0x00000000 (GP_RST_SEL3)
gpiobase+0x006c: 0x00000000 (RESERVED)
gpiobase+0x0070: 0x00000000 (RESERVED)
gpiobase+0x0074: 0x00000000 (RESERVED)
gpiobase+0x0078: 0x00000000 (RESERVED)
gpiobase+0x007c: 0x00000000 (RESERVED)



============= RCBA ==============

RCBA = 0xfed1c000 (MEM)

0x0014: 0x80000011
0x0020: 0x81000022
0x0030: 0x82000044
0x0040: 0x87000080
0x0050: 0x802a7654
0x0084: 0x00100000
0x0088: 0x00109000
0x0090: 0x00002000
0x0094: 0x00002000
0x00b0: 0x00000004
0x00b4: 0x00f80000
0x01a0: 0x00010006
0x01a4: 0x00012c41
0x01a8: 0x00410003
0x0200: 0x01102008
0x0204: 0x00660808
0x0208: 0x04210044
0x0210: 0x1111f714
0x0220: 0x00000744
0x0224: 0x00000500
0x0228: 0x04124052
0x0230: 0x00010000
0x0234: 0x00000002
0x0238: 0x76543210
0x0240: 0x00a90c40
0x0244: 0x00b10c60
0x0248: 0x0022028e
0x024c: 0x00c00000
0x0250: 0x00c60000
0x0254: 0x004b0e53
0x0258: 0x004b0f1e
0x0260: 0x008d0bce
0x0268: 0x00040010
0x0270: 0x00040000
0x0274: 0x00080020
0x0278: 0x009b0541
0x027c: 0x009f0555
0x0280: 0x00fb0000
0x0284: 0x00ff0000
0x0288: 0x00090794
0x0294: 0x00b00ec0
0x0298: 0x00b80ee0
0x029c: 0x00300000
0x02a0: 0x00360000
0x02a4: 0x003804e0
0x1d48: 0x00030000
0x1e10: 0x00015000
0x1e80: 0x000c0501
0x1e84: 0x000200f0
0x1e88: 0x00000601
0x1e8c: 0x000200f0
0x1e90: 0x000c5001
0x1e94: 0x000200f0
0x1e98: 0x0000fe01
0x1e9c: 0x00020001
0x2010: 0x00188200
0x2014: 0x14000016
0x2018: 0xbc4abcb5
0x2020: 0xf0c9605b
0x2024: 0x13683040
0x2028: 0x04c8f5e9
0x202c: 0x06df05ea
0x2104: 0x00000757
0x2108: 0x00170001
0x2120: 0x00010000
0x2200: 0x20000044
0x2204: 0x00000001
0x2208: 0x00003457
0x2214: 0x00000001
0x2218: 0xa0fff210
0x221c: 0x0000fe00
0x2220: 0x00e30880
0x2224: 0x00000070
0x2228: 0x00004000
0x2230: 0x00e30880
0x2234: 0x00000070
0x2238: 0x00004000
0x2240: 0x00000201
0x2244: 0x36000000
0x2248: 0x00010107
0x224c: 0x00160000
0x2250: 0x00000401
0x2254: 0x36000000
0x2258: 0x00010107
0x225c: 0x00160000
0x2260: 0x00001b01
0x2264: 0x16000000
0x2268: 0x00010107
0x226c: 0x00160000
0x2270: 0x00001901
0x2274: 0x16000000
0x2278: 0x00010107
0x227c: 0x00160000
0x2304: 0x41000000
0x2308: 0x4646827b
0x230c: 0x6e803131
0x2310: 0x32c77887
0x2314: 0x00077733
0x2318: 0x00007443
0x231c: 0x00000040
0x2320: 0xcccc0ccc
0x2324: 0x0fbb0fff
0x3100: 0x03243200
0x3108: 0x10011321
0x310c: 0x43214321
0x3110: 0x00000001
0x3114: 0x30003321
0x3118: 0x00000001
0x311c: 0x00000002
0x3124: 0x00002321
0x3140: 0x00000235
0x3144: 0x32012037
0x3148: 0x00000006
0x314c: 0x00003250
0x3150: 0x00000004
0x3154: 0x00000010
0x315c: 0x00003210
0x31fc: 0x03000000
0x3310: 0x02060100
0x3314: 0x0000000f
0x3318: 0x01020000
0x331c: 0x80000000
0x3324: 0x04000000
0x3340: 0x000fffff
0x3378: 0x7f8fdfff
0x33a0: 0x00003900
0x33c0: 0x00010000
0x33cc: 0x0001004b
0x33d0: 0x06000008
0x33d4: 0x00010000
0x3400: 0x00000004
0x3404: 0x00000080
0x3410: 0x00000c61
0x3414: 0x00000020
0x3418: 0x17f21fe1
0x341c: 0xbfcf001f
0x3424: 0x00060010
0x3428: 0x0000001f
0x3440: 0xdeaddeed
0x3500: 0x2000074b
0x3504: 0x00000557
0x3508: 0x00000557
0x350c: 0x2000074b
0x3510: 0x2000074b
0x3514: 0x0000014b
0x3518: 0x2000074b
0x351c: 0x2000074b
0x3520: 0x2000074b
0x3524: 0x00000557
0x3528: 0x2000074b
0x352c: 0x2000074b
0x3530: 0x2000074b
0x3534: 0x2000074b
0x3560: 0x00000001
0x3564: 0x000026a3
0x3568: 0x00040002
0x356c: 0x01000052
0x3570: 0x02000772
0x3574: 0x170007bf
0x3578: 0x1800ff4f
0x357c: 0x0001d630
0x3590: 0x00000003
0x359c: 0x000000c0
0x35a0: 0xc0300c03
0x35a4: 0x00300c03
0x3600: 0x0a001f00
0x360c: 0x00000001
0x3610: 0x00010000
0x36d4: 0x089c0018
0x36e0: 0x11111111
0x3724: 0x4e564d49
0x3800: 0x03ff0200
0x3804: 0x00006008
0x3810: 0xc21615c2
0x3850: 0x00000a0b
0x3858: 0x03ff0200
0x385c: 0x01ff0004
0x3860: 0x00000fff
0x3864: 0x00030001
0x3890: 0xf8414004
0x3894: 0x163b0606
0x3898: 0x05200302
0x389c: 0x0001c790
0x38b0: 0x00003008
0x38b4: 0x08080118
0x38c0: 0x00000007
0x38c4: 0x00802005
0x38c8: 0x00002005
0x3e00: 0xffffffff
0x3e04: 0xffffffff
0x3e08: 0xffffffff
0x3e0c: 0xffffffff
0x3e10: 0xffffffff
0x3e14: 0xffffffff
0x3e18: 0xffffffff
0x3e1c: 0xffffffff
0x3e20: 0xffffffff
0x3e24: 0xffffffff
0x3e28: 0xffffffff
0x3e2c: 0xffffffff
0x3e30: 0xffffffff
0x3e34: 0xffffffff
0x3e38: 0xffffffff
0x3e3c: 0xffffffff
0x3e40: 0xffffffff
0x3e44: 0xffffffff
0x3e48: 0xffffffff
0x3e4c: 0xffffffff
0x3e50: 0xffffffff
0x3e54: 0xffffffff
0x3e58: 0xffffffff
0x3e5c: 0xffffffff
0x3e60: 0xffffffff
0x3e64: 0xffffffff
0x3e68: 0xffffffff
0x3e6c: 0xffffffff
0x3e70: 0xffffffff
0x3e74: 0xffffffff
0x3e78: 0xffffffff
0x3e7c: 0xffffffff
0x3f00: 0x0000010b



========== ACPI/PMC =========


========== ABASE/PMBASE =========

PMBASE = 0x0400 (IO)

pmbase+0x0000: 0x0001     (PM1_STS)
pmbase+0x0002: 0x0120     (PM1_EN)
pmbase+0x0004: 0x00001c01 (PM1_CNT)
pmbase+0x0008: 0x00c24861 (PM1_TMR)
pmbase+0x000c: 0x00000000 (RESERVED)
pmbase+0x0010: 0x00000000 (RESERVED)
pmbase+0x0014: 0x00000000 (RESERVED)
pmbase+0x0018: 0x00000000 (RESERVED)
pmbase+0x001c: 0x00000000 (RESERVED)
pmbase+0x0020: 0x00010000 (GPE0_STS)
               0x00000008
pmbase+0x0028: 0x60800046 (GPE0_EN)
               0x00000000
pmbase+0x0030: 0x0006203b (SMI_EN)
pmbase+0x0034: 0x00004900 (SMI_STS)
pmbase+0x0038: 0x0000     (ALT_GP_SMI_EN)
pmbase+0x003a: 0x0081     (ALT_GP_SMI_STS)
pmbase+0x003c: 0x00       (UPRWC)
pmbase+0x003d: 0x01       (RESERVED)
pmbase+0x003e: 0x0000     (RESERVED)
pmbase+0x0040: 0x0000     (RESERVED)
pmbase+0x0042: 0x00       (GPE_CNTL)
pmbase+0x0043: 0x00       (RESERVED)
pmbase+0x0044: 0x1360     (DEVACT_STS)
pmbase+0x0046: 0x0000     (RESERVED)
pmbase+0x0048: 0x00000000 (RESERVED)
pmbase+0x004c: 0x00000000 (RESERVED)
pmbase+0x0050: 0x00       (PM2_CNT)
pmbase+0x0051: 0x00       (RESERVED)
pmbase+0x0052: 0x0000     (RESERVED)
pmbase+0x0054: 0x00000000 (RESERVED)
pmbase+0x0058: 0x00000000 (RESERVED)
pmbase+0x005c: 0x00000000 (RESERVED)
pmbase+0x0060: 0x03d4     (TCO_RLD)
pmbase+0x0062: 0x00       (TCO_DAT_IN)
pmbase+0x0063: 0x00       (TCO_DAT_OUT)
pmbase+0x0064: 0x0000     (TCO1_STS)
pmbase+0x0066: 0x0000     (TCO2_STS)
pmbase+0x0068: 0x1800     (TCO1_CNT)
pmbase+0x006a: 0x0008     (TCO2_CNT)
pmbase+0x006c: 0x0000     (TCO_MESSAGE)
pmbase+0x006e: 0x00       (TCO_WDCNT)
pmbase+0x006f: 0x00       (RESERVED)
pmbase+0x0070: 0x03       (SW_IRQ_GEN)
pmbase+0x0071: 0x00       (RESERVED)
pmbase+0x0072: 0x0032     (TCO_TMR)
pmbase+0x0074: 0x00000000 (RESERVED)
pmbase+0x0078: 0x00000000 (RESERVED)
pmbase+0x007c: 0x00000000 (RESERVED)



========== LPC/eSPI =========

Error: Dumping LPC/eSPI on this southbridge is not (yet) supported.



============= MCHBAR ============

MCHBAR = 0xfed10000 (MEM)

0x0010: 0x80000000
0x0020: 0x00033001
0x0024: 0x00010020
0x0028: 0x00000011
0x0034: 0x00000005
0x0038: 0x03000000
0x003c: 0x00000010
0x0044: 0x3700c000
0x0048: 0x00000002
0x0050: 0x000700b0
0x0104: 0x00001000
0x0110: 0x00002c00
0x0114: 0xc2024440
0x0118: 0x00000005
0x0120: 0x388e7f9f
0x0124: 0x40136042
0x0128: 0x02150d05
0x012c: 0x0031569f
0x0130: 0xf1111302
0x0134: 0x00856000
0x0138: 0x020f0e78
0x013c: 0x0c1f1212
0x0140: 0x020f0e78
0x0144: 0x0c1f1212
0x0148: 0x36230708
0x014c: 0x11130f0e
0x0150: 0xf81c0600
0x0154: 0x3e240708
0x0158: 0x13110f0e
0x015c: 0xaa070518
0x0160: 0x05ffffff
0x0164: 0x00000026
0x016c: 0x48242414
0x0170: 0x08080808
0x0174: 0x00004333
0x017c: 0xffffff00
0x01d0: 0x4000033d
0x01d4: 0x00000002
0x01e8: 0x00000004
0x01f0: 0x1d000200
0x01f4: 0x00020000
0x0200: 0x00200010
0x0204: 0x00200020
0x0208: 0x00008686
0x0210: 0x000f0020
0x0214: 0x00003e00
0x0220: 0x58000007
0x0224: 0x0c240100
0x0228: 0x00000001
0x0230: 0x00080000
0x0234: 0x01040004
0x0238: 0x00002002
0x023c: 0x00030000
0x0240: 0x01002134
0x0244: 0x00069710
0x0248: 0x08942000
0x024c: 0x00032200
0x0250: 0xee3c0495
0x0254: 0x74780588
0x0258: 0x3c0ee647
0x025c: 0x1da5140e
0x0260: 0x0b3809ff
0x0264: 0x040d00ff
0x0268: 0xcfd04000
0x026c: 0x03243f35
0x0270: 0x01550e00
0x0274: 0x00030005
0x0278: 0x0c362042
0x027c: 0x8b000062
0x0288: 0x70605040
0x028c: 0xfffec080
0x0290: 0x0282091c
0x0294: 0x00030000
0x0298: 0x00000021
0x029c: 0x0000077a
0x02a0: 0xc8f81717
0x02a4: 0x00304848
0x02a8: 0x05060601
0x02ac: 0xa1071416
0x02b0: 0x0000643f
0x02b4: 0x00004020
0x02b8: 0x00082000
0x02bc: 0x01707070
0x02c0: 0x6009cc00
0x02c4: 0x0000008c
0x02d0: 0x00200100
0x02d4: 0x04403600
0x02f0: 0xffffffff
0x02f4: 0xffffffff
0x02f8: 0xffffffff
0x02fc: 0xffffffff
0x0300: 0xa0800000
0x0308: 0x00000300
0x030c: 0x01580c05
0x031c: 0x02020101
0x0320: 0x29002900
0x0350: 0x05050000
0x0354: 0x10403c3c
0x0360: 0x00000909
0x0368: 0x32003200
0x038c: 0x5f5f0000
0x0394: 0x2a2a0000
0x0398: 0x33e40a0a
0x03a4: 0x00000101
0x03d0: 0x5f5f0000
0x03d8: 0x2a2a0000
0x03dc: 0x37ed0a0a
0x03e8: 0x00000101
0x041c: 0x2a2a0000
0x0420: 0x10400a0a
0x04b0: 0xffff0000
0x04c8: 0xffffffff
0x04cc: 0x00000003
0x0500: 0x80000127
0x0504: 0x00000400
0x0508: 0x40264cc5
0x0580: 0x8001c03e
0x0584: 0x000fffff
0x0588: 0x00040000
0x058c: 0x00860006
0x0590: 0x00001282
0x05f4: 0x00000001
0x05fc: 0x80000000
0x0600: 0x00200010
0x0604: 0x00200020
0x0608: 0x00008686
0x0610: 0x01006abc
0x0614: 0x026a0fff
0x0620: 0x58000007
0x0624: 0x0c240100
0x0628: 0x00000001
0x0634: 0x01000000
0x0638: 0x00002002
0x0640: 0x01002134
0x0644: 0x00269710
0x0648: 0x08942000
0x064c: 0x00032200
0x0650: 0xee3c0495
0x0654: 0x74780588
0x0658: 0x3c0ee647
0x065c: 0x1da5140e
0x0660: 0x0b3809ff
0x0664: 0x040d00ff
0x0668: 0xcfd04000
0x066c: 0x03243f35
0x0670: 0x01550e00
0x0674: 0x00030005
0x0678: 0x0c362042
0x067c: 0x8b000062
0x0688: 0x70605040
0x068c: 0xfffec080
0x0690: 0x0282091c
0x0694: 0x00030000
0x0698: 0x00000021
0x069c: 0x0000077a
0x06a0: 0xc8f81717
0x06a4: 0x00304848
0x06a8: 0x05060601
0x06ac: 0xa1071416
0x06b0: 0x0000643f
0x06b4: 0x00004020
0x06b8: 0x00082000
0x06bc: 0x01707070
0x06c0: 0x000014a0
0x06d0: 0x00008000
0x06d4: 0x000100f8
0x06d8: 0x001100f8
0x06dc: 0x003300fc
0x06e0: 0x000100fa
0x06e8: 0x0033fffa
0x071c: 0x02020101
0x0720: 0x29002900
0x0750: 0x05050000
0x0754: 0x10403c3c
0x0760: 0x00000909
0x0768: 0x32003200
0x078c: 0x5f5f0000
0x0794: 0x2a2a0000
0x0798: 0x33e40a0a
0x07a4: 0x00000101
0x07d0: 0x5f5f0000
0x07d8: 0x2a2a0000
0x07dc: 0x37ed0a0a
0x07e8: 0x00000101
0x081c: 0x2a2a0000
0x0820: 0x10400a0a
0x08b0: 0xffff0000
0x0900: 0x80000127
0x0904: 0x00000400
0x0908: 0x4026acd4
0x0980: 0x8841c03e
0x0984: 0x000fffff
0x0988: 0x00040000
0x098c: 0x00860006
0x0990: 0x00001282
0x0e10: 0x00020000
0x0e2c: 0x00028528
0x0e5c: 0x01028528
0x0e70: 0xe5001200
0x0e84: 0x10000000
0x0e94: 0x0007ffff
0x0e9c: 0x01400000
0x0fa4: 0x20010001
0x0fa8: 0x0030d400
0x0fac: 0x40100001
0x0fb0: 0x2000e019
0x0fb4: 0x00004800
0x0fc0: 0x80002040
0x0fc4: 0x00701246
0x0fc8: 0x00000001
0x0fcc: 0x00056b1e
0x0ff4: 0x00000002
0x0ff8: 0x2fe31020
0x1000: 0x00010100
0x1004: 0x00770400
0x1008: 0x40000077
0x100c: 0x00777730
0x1010: 0x0000a5cc
0x1014: 0xffffffff
0x101c: 0x3f3f00b8
0x1020: 0x001e7239
0x1070: 0x00000001
0x1150: 0x00001e0c
0x1170: 0x00008080
0x1184: 0x00000067
0x11b8: 0x00100000
0x11c8: 0x00000062
0x11f8: 0x00003178
0x1200: 0x08800440
0x1204: 0x53ff0453
0x1208: 0x19002043
0x120c: 0x00000301
0x1210: 0x00000006
0x1214: 0x00000325
0x1218: 0x00030003
0x121c: 0x00000003
0x1230: 0x00009f07
0x123c: 0x00600000
0x124c: 0x15040d00
0x1250: 0x007f0000
0x1254: 0x1e220004
0x1258: 0x04000004
0x12c0: 0x00000003
0x12e0: 0x148712c9
0x12e8: 0x0051b18a
0x12ec: 0x02800000
0x12f0: 0x02800000
0x12f8: 0x02814d8c
0x16bc: 0x070b070b
0x16c0: 0x87128712
0x16d0: 0x00000005
0x16d4: 0x00000400
0x1800: 0x10c10100
0x1804: 0x00406080
0x180c: 0xffffffff
0x1814: 0xffffffff
0x1818: 0x060f0f03
0x181c: 0x070f0fe3
0x1820: 0x00000001
0x1824: 0x000f0001
0x1828: 0x11000053
0x182c: 0x00010202
0x1830: 0x08880808
0x1838: 0x002cd000
0x183c: 0x001d1400
0x184c: 0x86000084
0x1850: 0x04000f02
0x1854: 0x4dae1577
0x185c: 0x00000001
0x188c: 0x0020bc09
0x1890: 0x00080102
0x1898: 0x000f000f
0x18a4: 0x22222222
0x18a8: 0x22222222
0x18ac: 0x00022222
0x18b4: 0x00216000
0x18b8: 0x00000200
0x18d4: 0x001b0000
0x18d8: 0x001e0000
0x18dc: 0x00000003
0x18f0: 0x20100400
0x1904: 0x000fffff
0x1918: 0x00000332
0x191c: 0x06001000
0x1920: 0x00004588
0x1a0c: 0x00244040
0x1a10: 0x4200010e
0x1a1c: 0x0001b3c8
0x1a20: 0xb4061044
0x1a24: 0x00800000
0x1a28: 0x70000000
0x1a30: 0x00002000
0x1a34: 0x800000e0
0x1a64: 0x08950000
0x1a68: 0x00343800
0x1a6c: 0x0606bc00
0x1a70: 0x20210010
0x1a74: 0x01920777
0x1a78: 0x00000120
0x1a7c: 0x005f0000
0x1a80: 0x00000ec5
0x1a84: 0x00910000
0x1a8c: 0x00010481
0x1aa0: 0xffff0000
0x1aa8: 0x3ff0090a
0x1af0: 0x1f020003
0x1b00: 0x005f0000
0x1b04: 0x00000685
0x1b08: 0xf3000000
0x1b10: 0x00000501
0x1b20: 0x077777a8
0x1c04: 0x00406080
0x1c20: 0x00000001
0x1c2c: 0x00010202
0x1c30: 0x08880808
0x1c34: 0x00001000
0x1c3c: 0x002ad400
0x1e68: 0x00343800
0x2404: 0x00000101
0x240c: 0x000700f8
0x2424: 0x00440300
0x2428: 0x0001f000
0x2444: 0x00000100
0x2c00: 0x000408c0
0x2c0c: 0x00053600
0x2c10: 0x313a0412
0x2c14: 0x00400000
0x2c20: 0x303a0010
0x2c28: 0x00000200
0x2c30: 0x04255414
0x2c34: 0x0014303a
0x2c38: 0x00000220
0x2c3c: 0x02000000
0x2c44: 0x00053687
0x2c48: 0x0000004a
0x2c50: 0x00000017
0x2c54: 0x00053687
0x2c58: 0x00000028
0x2c80: 0x00053688
0x2c84: 0x000208d6
0x2c88: 0x00053687
0x2c8c: 0x00053687
0x2c90: 0x1cff0036
0x2cb0: 0x00000040
0x2d00: 0x01010000
0x2d04: 0x00000001
0x2d08: 0x01110000
0x2d10: 0x0401fdff
0x2d14: 0x00000005
0x2d18: 0x0811f9fc
0x2d1c: 0x00000101
0x2d20: 0x0410fcff
0x2d24: 0x00000105
0x2d28: 0x0911f1fb
0x2d2c: 0x00000007
0x2d30: 0x0811fdfa
0x2d34: 0x00000101
0x2d38: 0x04200000
0x2d3c: 0x00000105
0x2d40: 0x02200000
0x2d44: 0x00000107
0x2d48: 0x02200000
0x2d4c: 0x00000107
0x2d50: 0x04200000
0x2d54: 0x00000105
0x2d58: 0x01110000
0x2d5c: 0x01010001
0x2d60: 0x0211fffe
0x2d64: 0x02020104
0x2d68: 0x0430e7ee
0x2d6c: 0x00000117
0x2d70: 0x1010f0ff
0x2d74: 0x10100126
0x2d78: 0x0810ebf1
0x2d7c: 0x00000113
0x2d80: 0x0510fbff
0x2d84: 0x0a0a010d
0x2d88: 0x0510fbff
0x2d8c: 0x0a0a010d
0x2d90: 0x0310fd00
0x2d94: 0x00000102
0x2d98: 0x0311fefc
0x2d9c: 0x03030107
0x2da0: 0x0800fff2
0x2da4: 0x08080016
0x2da8: 0x1b11e7ec
0x2dac: 0x1b1b0025
0x2db0: 0x0830e8fd
0x2db4: 0x0808012e
0x2db8: 0x010d0077
0x2dbc: 0x00e000ef
clock_speed_index = 1
Timings:
channel 0, slot 0, rank 0
lane 0: 5 97 5a 77 
lane 1: 3 88 54 72 
lane 2: 6 a0 6a 86 
lane 3: 4 72 4a 67 
lane 4: 5 d7 aa c8 
lane 5: 5 b7 7f 9a 
lane 6: 4 d0 96 b3 
lane 7: 6 c9 86 a2 
lane 8: 15 100 7e 7e 
channel 0, slot 0, rank 1
lane 0: 5 93 55 71 
lane 1: 4 84 51 6e 
lane 2: 6 9b 65 83 
lane 3: 4 6f 44 61 
lane 4: 5 d2 a4 c1 
lane 5: 6 b1 79 93 
lane 6: 4 ca 90 ac 
lane 7: 7 c5 81 9c 
lane 8: 15 100 7e 7e 
channel 0, slot 1, rank 0
lane 0: 0 0 0 0 
lane 1: 0 0 0 0 
lane 2: 0 0 0 0 
lane 3: 0 0 0 0 
lane 4: 0 0 0 0 
lane 5: 0 0 0 0 
lane 6: 0 0 0 0 
lane 7: 0 0 0 0 
lane 8: 0 0 0 0 
channel 0, slot 1, rank 1
lane 0: 0 0 0 0 
lane 1: 0 0 0 0 
lane 2: 0 0 0 0 
lane 3: 0 0 0 0 
lane 4: 0 0 0 0 
lane 5: 0 0 0 0 
lane 6: 0 0 0 0 
lane 7: 0 0 0 0 
lane 8: 0 0 0 0 
channel 1, slot 0, rank 0
lane 0: 4 9a 58 74 
lane 1: 6 90 53 6e 
lane 2: 7 a3 6b 86 
lane 3: 4 7c 45 64 
lane 4: 3 e8 a8 c4 
lane 5: 5 c5 7c 99 
lane 6: 5 d7 9a b6 
lane 7: 4 d5 87 a4 
lane 8: 15 100 7e 7e 
channel 1, slot 0, rank 1
lane 0: 4 9a 58 75 
lane 1: 6 8f 54 6f 
lane 2: 6 a2 6a 86 
lane 3: 3 7c 47 64 
lane 4: 4 e9 a8 c5 
lane 5: 4 c0 80 9b 
lane 6: 5 d8 9a b5 
lane 7: 4 d4 88 a3 
lane 8: 15 100 7e 7e 
channel 1, slot 1, rank 0
lane 0: 0 0 0 0 
lane 1: 0 0 0 0 
lane 2: 0 0 0 0 
lane 3: 0 0 0 0 
lane 4: 0 0 0 0 
lane 5: 0 0 0 0 
lane 6: 0 0 0 0 
lane 7: 0 0 0 0 
lane 8: 0 0 0 0 
channel 1, slot 1, rank 1
lane 0: 0 0 0 0 
lane 1: 0 0 0 0 
lane 2: 0 0 0 0 
lane 3: 0 0 0 0 
lane 4: 0 0 0 0 
lane 5: 0 0 0 0 
lane 6: 0 0 0 0 
lane 7: 0 0 0 0 
lane 8: 0 0 0 0 
[178] = 42
[10b] = 1



============= EPBAR =============

Error: Dumping EPBAR on this northbridge is not (yet) supported.



============= DMIBAR ============

DMIBAR = 0xfed18000 (MEM)

dmibase+0x0000: 0x00010002 (DMIVCECH)
dmibase+0x0004: 0x00000001 (DMIPVCCAP1)
dmibase+0x0008: 0x00000000 (DMIPVCCAP2)
dmibase+0x000c: 0x0000     (DMIPVCCTL)
dmibase+0x0010: 0x00000001 (DMIVC0RCAP)
dmibase+0x0014: 0x80000011 (DMIVC0RCTL)
dmibase+0x001a: 0x0000     (DMIVC0RSTS)
dmibase+0x001c: 0x00008001 (DMIVC1RCAP)
dmibase+0x0020: 0x81000022 (DMIVC1RCTL1)
dmibase+0x0026: 0x0000     (DMIC1RSTS)
dmibase+0x0084: 0x00012c41 (DMILCAP)
dmibase+0x0088: 0x0003     (DMILCTL)
dmibase+0x008a: 0x0041     (DMILSTS)


========= PCIEXBAR ========

Error: Dumping PCIEXBAR on this northbridge is not (yet) supported.



===================== SHARED MSRs (All Cores) =====================
 MSR 0x00000000 = 0x00000000:0x000007FF (IA32_P5_MC_ADDR)
 MSR 0x00000001 = 0x00000000:0x00000800 (IA32_P5_MC_TYPE)
 MSR 0x00000006 = 0x00000000:0x00000040 (IA32_MONITOR_FILTER_LINE_SIZE)
 MSR 0x00000017 = 0x00100000:0x00000000 (IA32_PLATFORM_ID)
 MSR 0x0000002A = 0x00000000:0x00000000 (MSR_EBC_HARD_POWERON)
 MSR 0x000000CE = 0x00000700:0x20011000 (IA32_MSR_PLATFORM_INFO)
 MSR 0x000000E2 = 0x00000000:0x00000403 (IA32_MSR_PMG_CST_CONFIG)
 MSR 0x0000019C = 0x00000000:0x882C0000 (IA32_THERM_STATUS)
 MSR 0x0000019D = 0x00000000:0x00000000 (MSR_THERM2_CTL)
 MSR 0x000001A0 = 0x00000000:0x00850089 (IA32_MISC_ENABLE)
 MSR 0x00000200 = 0x00000000:0x00000006 (IA32_MTRR_PHYSBASE0)
 MSR 0x00000201 = 0x0000000F:0x00000800 (IA32_MTRR_PHYSMASK0)
 MSR 0x00000202 = 0x00000000:0xD8000000 (IA32_MTRR_PHYSBASE1)
 MSR 0x00000203 = 0x0000000F:0xF8000800 (IA32_MTRR_PHYSMASK1)
 MSR 0x00000204 = 0x00000000:0xE0000000 (IA32_MTRR_PHYSBASE2)
 MSR 0x00000205 = 0x0000000F:0xE0000800 (IA32_MTRR_PHYSMASK2)
 MSR 0x00000206 = 0x00000001:0x00000006 (IA32_MTRR_PHYSBASE3)
 MSR 0x00000207 = 0x0000000F:0xE0000800 (IA32_MTRR_PHYSMASK3)
 MSR 0x00000208 = 0x00000000:0x00000000 (IA32_MTRR_PHYSBASE4)
 MSR 0x00000209 = 0x00000000:0x00000000 (IA32_MTRR_PHYSMASK4)
 MSR 0x0000020A = 0x00000000:0x00000000 (IA32_MTRR_PHYSBASE5)
 MSR 0x0000020B = 0x00000000:0x00000000 (IA32_MTRR_PHYSMASK5)
 MSR 0x0000020C = 0x00000000:0x00000000 (IA32_MTRR_PHYSBASE6)
 MSR 0x0000020D = 0x00000000:0x00000000 (IA32_MTRR_PHYSMASK6)
 MSR 0x0000020E = 0x00000000:0x00000000 (IA32_MTRR_PHYSBASE7)
 MSR 0x0000020F = 0x00000000:0x00000000 (IA32_MTRR_PHYSMASK7)
 MSR 0x00000250 = 0x06060606:0x06060606 (IA32_MTRR_FIX64K_00000)
 MSR 0x00000258 = 0x06060606:0x06060606 (IA32_MTRR_FIX16K_80000)
 MSR 0x00000259 = 0x00000000:0x00000000 (IA32_MTRR_FIX16K_A0000)
 MSR 0x00000268 = 0x05050505:0x05050505 (IA32_MTRR_FIX4K_C0000)
 MSR 0x00000269 = 0x05050505:0x05050505 (IA32_MTRR_FIX4K_C8000)
 MSR 0x0000026A = 0x04040404:0x04040404 (IA32_MTRR_FIX4K_D0000)
 MSR 0x0000026B = 0x04040404:0x04040404 (IA32_MTRR_FIX4K_D8000)
 MSR 0x0000026C = 0x04040404:0x04040404 (IA32_MTRR_FIX4K_E0000)
 MSR 0x0000026D = 0x04040404:0x04040404 (IA32_MTRR_FIX4K_E8000)
 MSR 0x0000026E = 0x04040404:0x04040404 (IA32_MTRR_FIX4K_F0000)
 MSR 0x0000026F = 0x04040404:0x04040404 (IA32_MTRR_FIX4K_F8000)
 MSR 0x000002FF = 0x00000000:0x00000C00 (IA32_MTRR_DEF_TYPE)
 MSR 0x00000300 = 0x00000000:0xF800000D (MSR_BPU_COUNTER0)
 MSR 0x00000301 = 0x00000000:0x000000C1 (MSR_BPU_COUNTER1)
 MSR 0x00000400 = 0x00000000:0x000007FF (IA32_MC0_CTL)
 MSR 0x00000401 = 0x00000000:0x00000800 (IA32_MC0_STATUS)
 MSR 0x00000402 = 0x00000000:0x00000000 (IA32_MC0_ADDR)
 MSR 0x00000403 = 0x00000000:0x00000000 (IA32_MC0_MISC)
 MSR 0x00000404 = 0x00000000:0x00000000 (IA32_MC1_CTL)
 MSR 0x00000405 = 0x00000000:0x00000000 (IA32_MC1_STATUS)
 MSR 0x00000406 = 0x00000000:0x00000000 (IA32_MC1_ADDR)
 MSR 0x00000407 = 0x00000000:0x00000000 (IA32_MC1_MISC)
 MSR 0x00000408 = 0x00000000:0x0000000F (IA32_MC2_CTL)
 MSR 0x00000409 = 0x00000000:0x00000000 (IA32_MC2_STATUS)
 MSR 0x0000040A = 0x00000000:0x00000000 (IA32_MC2_ADDR)
 MSR 0x0000040C = 0x00000000:0x00000003 (IA32_MC3_CTL)
 MSR 0x0000040D = 0x00000000:0x00000000 (IA32_MC3_STATUS)
 MSR 0x0000040E = 0x00000000:0x00000000 (IA32_MC3_ADDR)
 MSR 0x00000410 = 0x00000000:0x00000003 (IA32_MC4_CTL)
 MSR 0x00000411 = 0x00000000:0x00000000 (IA32_MC4_STATUS)

====================== UNIQUE MSRs  (core 0) ======================
 MSR 0x00000010 = 0x00000878:0x4C025F5A (IA32_TIME_STAMP_COUNTER)
 MSR 0x0000001B = 0x00000000:0xFEE00900 (IA32_APIC_BASE)
 MSR 0x0000003A = 0x00000000:0x00000005 (IA32_FEATURE_CONTROL)
 MSR 0x0000008B = 0x00000009:0x00000000 (IA32_BIOS_SIGN_ID)
 MSR 0x0000009B = 0x00000000:0x00000000 (IA32_SMM_MONITOR_CTL)
 MSR 0x000000E4 = 0x00000000:0x00010414 (IA32_PMG_IO_CAPTURE_BASE)
 MSR 0x000000FE = 0x00000000:0x00000D08 (IA32_MTRRCAP)
 MSR 0x00000174 = 0x00000000:0x00000010 (IA32_SYSENTER_CS)
 MSR 0x00000175 = 0xFFFFFE00:0x00003000 (IA32_SYSENTER_ESP)
 MSR 0x00000176 = 0xFFFFFFFF:0xB9A015D0 (IA32_SYSENTER_EIP)
 MSR 0x00000179 = 0x00000000:0x00000C09 (IA32_MCG_CAP)
 MSR 0x0000017A = 0x00000000:0x00000000 (IA32_MCG_STATUS)
 MSR 0x00000186 = 0x00000000:0x00000000 (MSR_MCG_RBP)
 MSR 0x00000187 = 0x00000000:0x00000000 (MSR_MCG_RSP)
 MSR 0x00000188 = 0x00000000:0x00000000 (MSR_MCG_RFLAGS)
 MSR 0x00000189 = 0x00000000:0x00000000 (MSR_MCG_RIP)
 MSR 0x00000194 = 0x00000000:0x00000000 (MSR_MCG_R12)
 MSR 0x00000198 = 0x00000000:0x0000000C (IA32_PERF_STATUS)
 MSR 0x00000199 = 0x00000000:0x00000007 (IA32_PERF_CTL)
 MSR 0x0000019A = 0x00000000:0x00000000 (IA32_CLOCK_MODULATION)
 MSR 0x0000019B = 0x00000000:0x00000010 (IA32_THERM_INTERRUPT)
 MSR 0x000001A0 = 0x00000000:0x00850089 (IA32_MISC_ENABLE)
 MSR 0x000001AA = 0x00000000:0x00400000 (IA32_MISC_PWR_MGMT)
 MSR 0x000001D9 = 0x00000000:0x00000000 (MSR_DEBUGCTLA)
 MSR 0x000001FC = 0x00000000:0x00000001 (MSR_POWER_CTL)
 MSR 0x00000277 = 0x04070506:0x00070106 (IA32_PAT)
 MSR 0x00000600 = 0xFFFFFE00:0x0001B000 (IA32_DS_AREA)
 MSR 0x0000003A = 0x00000000:0x00000005 (IA32_FEATURE_CONTROL)
 (*) MSR 0x0000013C = 0xFFFFFFFF:0xFFFFFFFF (MSR_FEATURE_CONFIG)
 MSR 0x00000194 = 0x00000000:0x00000000 (MSR_FLEX_RATIO)
 MSR 0x000001A0 = 0x00000000:0x00850089 (IA32_MISC_ENABLE)
 MSR 0x000001A2 = 0x00000000:0x005A0A00 (MSR_TEMPERATURE_TARGET)
 MSR 0x00000199 = 0x00000000:0x00000007 (IA32_PERF_CTL)
 MSR 0x0000019B = 0x00000000:0x00000010 (IA32_THERM_INTERRUPT)
 MSR 0x00000401 = 0x00000000:0x00000800 (IA32_MC0_STATUS)
 MSR 0x0000002E = 0x00000000:0x00000000 (MSR_PIC_MSG_CONTROL)
 MSR 0x000000CE = 0x00000700:0x20011000 (MSR_PLATFORM_INFO)
 MSR 0x000000E2 = 0x00000000:0x00000403 (MSR_PMG_CST_CONFIG_CONTROL)
 MSR 0x000000E4 = 0x00000000:0x00010414 (MSR_PMG_IO_CAPTURE_BASE)
 MSR 0x000001AA = 0x00000000:0x00400000 (MSR_MISC_PWR_MGMT)
 MSR 0x000001AD = 0x00000000:0x00001010 (MSR_TURBO_RATIO_LIMIT)
 MSR 0x000001FC = 0x00000000:0x00000001 (MSR_POWER_CTL)

====================== UNIQUE MSRs  (core 1) ======================
 MSR 0x00000010 = 0x00000878:0x4C1A6B3A (IA32_TIME_STAMP_COUNTER)
 MSR 0x0000001B = 0x00000000:0xFEE00800 (IA32_APIC_BASE)
 MSR 0x0000003A = 0x00000000:0x00000005 (IA32_FEATURE_CONTROL)
 MSR 0x0000008B = 0x00000009:0x00000000 (IA32_BIOS_SIGN_ID)
 MSR 0x0000009B = 0x00000000:0x00000000 (IA32_SMM_MONITOR_CTL)
 MSR 0x000000E4 = 0x00000000:0x00010414 (IA32_PMG_IO_CAPTURE_BASE)
 MSR 0x000000FE = 0x00000000:0x00000D08 (IA32_MTRRCAP)
 MSR 0x00000174 = 0x00000000:0x00000010 (IA32_SYSENTER_CS)
 MSR 0x00000175 = 0xFFFFFE00:0x0003E000 (IA32_SYSENTER_ESP)
 MSR 0x00000176 = 0xFFFFFFFF:0xB9A015D0 (IA32_SYSENTER_EIP)
 MSR 0x00000179 = 0x00000000:0x00000C09 (IA32_MCG_CAP)
 MSR 0x0000017A = 0x00000000:0x00000000 (IA32_MCG_STATUS)
 MSR 0x00000186 = 0x00000000:0x00000000 (MSR_MCG_RBP)
 MSR 0x00000187 = 0x00000000:0x00000000 (MSR_MCG_RSP)
 MSR 0x00000188 = 0x00000000:0x00000000 (MSR_MCG_RFLAGS)
 MSR 0x00000189 = 0x00000000:0x00000000 (MSR_MCG_RIP)
 MSR 0x00000194 = 0x00000000:0x00000000 (MSR_MCG_R12)
 MSR 0x00000198 = 0x00000000:0x0000000C (IA32_PERF_STATUS)
 MSR 0x00000199 = 0x00000000:0x0000000C (IA32_PERF_CTL)
 MSR 0x0000019A = 0x00000000:0x00000000 (IA32_CLOCK_MODULATION)
 MSR 0x0000019B = 0x00000000:0x00000010 (IA32_THERM_INTERRUPT)
 MSR 0x000001A0 = 0x00000000:0x00850089 (IA32_MISC_ENABLE)
 MSR 0x000001AA = 0x00000000:0x00400000 (IA32_MISC_PWR_MGMT)
 MSR 0x000001D9 = 0x00000000:0x00000000 (MSR_DEBUGCTLA)
 MSR 0x000001FC = 0x00000000:0x00000001 (MSR_POWER_CTL)
 MSR 0x00000277 = 0x04070506:0x00070106 (IA32_PAT)
 MSR 0x00000600 = 0xFFFFFE00:0x00056000 (IA32_DS_AREA)
 MSR 0x0000003A = 0x00000000:0x00000005 (IA32_FEATURE_CONTROL)
 (*) MSR 0x0000013C = 0xFFFFFFFF:0xFFFFFFFF (MSR_FEATURE_CONFIG)
 MSR 0x00000194 = 0x00000000:0x00000000 (MSR_FLEX_RATIO)
 MSR 0x000001A0 = 0x00000000:0x00850089 (IA32_MISC_ENABLE)
 MSR 0x000001A2 = 0x00000000:0x005A0A00 (MSR_TEMPERATURE_TARGET)
 MSR 0x00000199 = 0x00000000:0x0000000C (IA32_PERF_CTL)
 MSR 0x0000019B = 0x00000000:0x00000010 (IA32_THERM_INTERRUPT)
 MSR 0x00000401 = 0x00000000:0x00000800 (IA32_MC0_STATUS)
 MSR 0x0000002E = 0x00000000:0x00000000 (MSR_PIC_MSG_CONTROL)
 MSR 0x000000CE = 0x00000700:0x20011000 (MSR_PLATFORM_INFO)
 MSR 0x000000E2 = 0x00000000:0x00000403 (MSR_PMG_CST_CONFIG_CONTROL)
 MSR 0x000000E4 = 0x00000000:0x00010414 (MSR_PMG_IO_CAPTURE_BASE)
 MSR 0x000001AA = 0x00000000:0x00400000 (MSR_MISC_PWR_MGMT)
 MSR 0x000001AD = 0x00000000:0x00001010 (MSR_TURBO_RATIO_LIMIT)
 MSR 0x000001FC = 0x00000000:0x00000001 (MSR_POWER_CTL)

====================== UNIQUE MSRs  (core 2) ======================
 MSR 0x00000010 = 0x00000878:0x4C216DB0 (IA32_TIME_STAMP_COUNTER)
 MSR 0x0000001B = 0x00000000:0xFEE00800 (IA32_APIC_BASE)
 MSR 0x0000003A = 0x00000000:0x00000005 (IA32_FEATURE_CONTROL)
 MSR 0x0000008B = 0x00000009:0x00000000 (IA32_BIOS_SIGN_ID)
 MSR 0x0000009B = 0x00000000:0x00000000 (IA32_SMM_MONITOR_CTL)
 MSR 0x000000E4 = 0x00000000:0x00010414 (IA32_PMG_IO_CAPTURE_BASE)
 MSR 0x000000FE = 0x00000000:0x00000D08 (IA32_MTRRCAP)
 MSR 0x00000174 = 0x00000000:0x00000010 (IA32_SYSENTER_CS)
 MSR 0x00000175 = 0xFFFFFE00:0x00079000 (IA32_SYSENTER_ESP)
 MSR 0x00000176 = 0xFFFFFFFF:0xB9A015D0 (IA32_SYSENTER_EIP)
 MSR 0x00000179 = 0x00000000:0x00000C09 (IA32_MCG_CAP)
 MSR 0x0000017A = 0x00000000:0x00000000 (IA32_MCG_STATUS)
 MSR 0x00000186 = 0x00000000:0x00000000 (MSR_MCG_RBP)
 MSR 0x00000187 = 0x00000000:0x00000000 (MSR_MCG_RSP)
 MSR 0x00000188 = 0x00000000:0x00000000 (MSR_MCG_RFLAGS)
 MSR 0x00000189 = 0x00000000:0x00000000 (MSR_MCG_RIP)
 MSR 0x00000194 = 0x00000000:0x00000000 (MSR_MCG_R12)
 MSR 0x00000198 = 0x00000000:0x00000010 (IA32_PERF_STATUS)
 MSR 0x00000199 = 0x00000000:0x00000010 (IA32_PERF_CTL)
 MSR 0x0000019A = 0x00000000:0x00000000 (IA32_CLOCK_MODULATION)
 MSR 0x0000019B = 0x00000000:0x00000010 (IA32_THERM_INTERRUPT)
 MSR 0x000001A0 = 0x00000000:0x00850089 (IA32_MISC_ENABLE)
 MSR 0x000001AA = 0x00000000:0x00400000 (IA32_MISC_PWR_MGMT)
 MSR 0x000001D9 = 0x00000000:0x00000000 (MSR_DEBUGCTLA)
 MSR 0x000001FC = 0x00000000:0x00000001 (MSR_POWER_CTL)
 MSR 0x00000277 = 0x04070506:0x00070106 (IA32_PAT)
 MSR 0x00000600 = 0xFFFFFE00:0x00091000 (IA32_DS_AREA)
 MSR 0x0000003A = 0x00000000:0x00000005 (IA32_FEATURE_CONTROL)
 (*) MSR 0x0000013C = 0xFFFFFFFF:0xFFFFFFFF (MSR_FEATURE_CONFIG)
 MSR 0x00000194 = 0x00000000:0x00000000 (MSR_FLEX_RATIO)
 MSR 0x000001A0 = 0x00000000:0x00850089 (IA32_MISC_ENABLE)
 MSR 0x000001A2 = 0x00000000:0x005A0A00 (MSR_TEMPERATURE_TARGET)
 MSR 0x00000199 = 0x00000000:0x00000010 (IA32_PERF_CTL)
 MSR 0x0000019B = 0x00000000:0x00000010 (IA32_THERM_INTERRUPT)
 MSR 0x00000401 = 0x00000000:0x00000800 (IA32_MC0_STATUS)
 MSR 0x0000002E = 0x00000000:0x00000000 (MSR_PIC_MSG_CONTROL)
 MSR 0x000000CE = 0x00000700:0x20011000 (MSR_PLATFORM_INFO)
 MSR 0x000000E2 = 0x00000000:0x00000403 (MSR_PMG_CST_CONFIG_CONTROL)
 MSR 0x000000E4 = 0x00000000:0x00010414 (MSR_PMG_IO_CAPTURE_BASE)
 MSR 0x000001AA = 0x00000000:0x00400000 (MSR_MISC_PWR_MGMT)
 MSR 0x000001AD = 0x00000000:0x00001010 (MSR_TURBO_RATIO_LIMIT)
 MSR 0x000001FC = 0x00000000:0x00000001 (MSR_POWER_CTL)

====================== UNIQUE MSRs  (core 3) ======================
 MSR 0x00000010 = 0x00000878:0x4C33F518 (IA32_TIME_STAMP_COUNTER)
 MSR 0x0000001B = 0x00000000:0xFEE00800 (IA32_APIC_BASE)
 MSR 0x0000003A = 0x00000000:0x00000005 (IA32_FEATURE_CONTROL)
 MSR 0x0000008B = 0x00000009:0x00000000 (IA32_BIOS_SIGN_ID)
 MSR 0x0000009B = 0x00000000:0x00000000 (IA32_SMM_MONITOR_CTL)
 MSR 0x000000E4 = 0x00000000:0x00010414 (IA32_PMG_IO_CAPTURE_BASE)
 MSR 0x000000FE = 0x00000000:0x00000D08 (IA32_MTRRCAP)
 MSR 0x00000174 = 0x00000000:0x00000010 (IA32_SYSENTER_CS)
 MSR 0x00000175 = 0xFFFFFE00:0x000B4000 (IA32_SYSENTER_ESP)
 MSR 0x00000176 = 0xFFFFFFFF:0xB9A015D0 (IA32_SYSENTER_EIP)
 MSR 0x00000179 = 0x00000000:0x00000C09 (IA32_MCG_CAP)
 MSR 0x0000017A = 0x00000000:0x00000000 (IA32_MCG_STATUS)
 MSR 0x00000186 = 0x00000000:0x00000000 (MSR_MCG_RBP)
 MSR 0x00000187 = 0x00000000:0x00000000 (MSR_MCG_RSP)
 MSR 0x00000188 = 0x00000000:0x00000000 (MSR_MCG_RFLAGS)
 MSR 0x00000189 = 0x00000000:0x00000000 (MSR_MCG_RIP)
 MSR 0x00000194 = 0x00000000:0x00000000 (MSR_MCG_R12)
 MSR 0x00000198 = 0x00000000:0x00000010 (IA32_PERF_STATUS)
 MSR 0x00000199 = 0x00000000:0x00000007 (IA32_PERF_CTL)
 MSR 0x0000019A = 0x00000000:0x00000000 (IA32_CLOCK_MODULATION)
 MSR 0x0000019B = 0x00000000:0x00000010 (IA32_THERM_INTERRUPT)
 MSR 0x000001A0 = 0x00000000:0x00850089 (IA32_MISC_ENABLE)
 MSR 0x000001AA = 0x00000000:0x00400000 (IA32_MISC_PWR_MGMT)
 MSR 0x000001D9 = 0x00000000:0x00000000 (MSR_DEBUGCTLA)
 MSR 0x000001FC = 0x00000000:0x00000001 (MSR_POWER_CTL)
 MSR 0x00000277 = 0x04070506:0x00070106 (IA32_PAT)
 MSR 0x00000600 = 0xFFFFFE00:0x000CC000 (IA32_DS_AREA)
 MSR 0x0000003A = 0x00000000:0x00000005 (IA32_FEATURE_CONTROL)
 (*) MSR 0x0000013C = 0xFFFFFFFF:0xFFFFFFFF (MSR_FEATURE_CONFIG)
 MSR 0x00000194 = 0x00000000:0x00000000 (MSR_FLEX_RATIO)
 MSR 0x000001A0 = 0x00000000:0x00850089 (IA32_MISC_ENABLE)
 MSR 0x000001A2 = 0x00000000:0x005A0A00 (MSR_TEMPERATURE_TARGET)
 MSR 0x00000199 = 0x00000000:0x00000007 (IA32_PERF_CTL)
 MSR 0x0000019B = 0x00000000:0x00000010 (IA32_THERM_INTERRUPT)
 MSR 0x00000401 = 0x00000000:0x00000800 (IA32_MC0_STATUS)
 MSR 0x0000002E = 0x00000000:0x00000000 (MSR_PIC_MSG_CONTROL)
 MSR 0x000000CE = 0x00000700:0x20011000 (MSR_PLATFORM_INFO)
 MSR 0x000000E2 = 0x00000000:0x00000403 (MSR_PMG_CST_CONFIG_CONTROL)
 MSR 0x000000E4 = 0x00000000:0x00010414 (MSR_PMG_IO_CAPTURE_BASE)
 MSR 0x000001AA = 0x00000000:0x00400000 (MSR_MISC_PWR_MGMT)
 MSR 0x000001AD = 0x00000000:0x00001010 (MSR_TURBO_RATIO_LIMIT)
 MSR 0x000001FC = 0x00000000:0x00000001 (MSR_POWER_CTL)

(*) Some MSRs could not be read. The marked values are unreliable.



============= AMBs ============


============= SPI / BIOS CNTL =============

BIOS_CNTL = 0x0000 (IO)

0x0000 = BIOSWE - write enable
0x0000 = BLE - lock enable
0x0000 = SPI Read configuration
0x0000 = TopSwapStatus
0x0000 = SMM BIOS Write Protect Disable
0x0000 = reserved

============= SPI Bar ==============

0x03ff0200 = BFPR - BIOS Flash primary region
0x00006008 = HSFSTS - Hardware Sequencing Flash Status
0x00000000 = HSFCTL - Hardware Sequencing Flash Control
0x00000000 = FADDR - Flash Address
0x00000000 = Reserved
0xc21615c2 = FDATA0
0x00000a0b = FRACC - Flash Region Access Permissions
0x00000000 = Flash Region 0
0x03ff0200 = Flash Region 1
0x01ff0004 = Flash Region 2
0x00000fff = Flash Region 3
0x00030001 = Flash Region 4
0x00000000 = FPR0 Flash Protected Range 0
0x00000000 = FPR0 Flash Protected Range 1
0x00000000 = FPR0 Flash Protected Range 2
0x00000000 = FPR0 Flash Protected Range 3
0x00000000 = FPR0 Flash Protected Range 4
0x00000004 = SSFSTS - Software Sequencing Flash Status
0x00000606 = PREOP - Prefix opcode Configuration
0x0000163b = OPTYPE - Opcode Type Configuration
0x0001c79005200302 = OPMENU - Opcode Menu Configuration
0x00000000 = BBAR - BIOS Base Address Configuration
0x00003008 = FDOC - Flash Descriptor Observability Control
0x00000000 = Reserved
0x00000007 = AFC - Additional Flash Control
0x00802005 = LVSCC - Host Lower Vendor Specific Component Capabilities
0x00002005 = UVSCC - Host Upper Vendor Specific Component Capabilities
0x00000000 = FPB - Flash Partition Boundary

============= AHCI Registers ==============


============= AHCI Configuration Registers ==============


============= SATA Initialization Registers ==============


============= ABAR ==============

ABAR = 0xfcb05000 (MEM)

Generic Host Control Registers:
0x000: 0xef20ff63 (CAP)
0x004: 0x80000002 (GHC)
0x008: 0x00000000 (IS)
0x00c: 0x00000013 (PI)
0x010: 0x00010300 (VS)
0x014: 0x00000000 (CCC_CTL)
0x018: 0x00000000 (CCC_PORTS)
0x01c: 0x01600002 (EM_LOC)
0x020: 0x07010000 (EM_CTL)
0x024: 0x00000004 (CAP2)
0x028: 0x00000000 (BOHC)
0x0a0: 0x00000059 (Reserved)
0x0a8: 0x01800840 (Reserved)
0x0c0: 0x00313b29 (Reserved)
0x0c8: 0x0000003f (Reserved)

Port 0 Control Registers:
0x100: 0x022c0000 (PxCLB)
0x104: 0x00000001 (PxCLBU)
0x108: 0x022c0400 (PxFB)
0x10c: 0x00000001 (PxFBU)
0x110: 0x00400000 (PxIS)
0x114: 0x7800007f (PxIE)
0x118: 0x0000dd17 (PxCMD)
0x11c: 0x00000000 (Reserved)
0x120: 0x00000050 (PxTFD)
0x124: 0x00000101 (PxSIG)
0x128: 0x00000621 (PxSSTS)
0x12c: 0x00000000 (PxSCTL)
0x130: 0x00050000 (PxSERR)
0x134: 0x00000000 (PxSACT)
0x138: 0x00000000 (PxCI)
0x13c: 0x00000000 (PxSNTF)
0x140: 0x00000000 (PxFBS)
0x144: 0x00000000 (PxDEVSLP)
0x148: 0x00000000 (Reserved)

Port 1 Control Registers:
0x180: 0x022e0000 (PxCLB)
0x184: 0x00000001 (PxCLBU)
0x188: 0x022e0400 (PxFB)
0x18c: 0x00000001 (PxFBU)
0x190: 0x00400000 (PxIS)
0x194: 0x7800007f (PxIE)
0x198: 0x0400d617 (PxCMD)
0x19c: 0x00000000 (Reserved)
0x1a0: 0x00000050 (PxTFD)
0x1a4: 0x00000101 (PxSIG)
0x1a8: 0x00000621 (PxSSTS)
0x1ac: 0x00000000 (PxSCTL)
0x1b0: 0x00050000 (PxSERR)
0x1b4: 0x00000000 (PxSACT)
0x1b8: 0x00000000 (PxCI)
0x1bc: 0x00000000 (PxSNTF)
0x1c0: 0x00000000 (PxFBS)
0x1c4: 0x00000000 (PxDEVSLP)
0x1c8: 0x00000000 (Reserved)

Port 4 Control Registers:
0x300: 0x02360000 (PxCLB)
0x304: 0x00000001 (PxCLBU)
0x308: 0x02360400 (PxFB)
0x30c: 0x00000001 (PxFBU)
0x310: 0x00000000 (PxIS)
0x314: 0x7800007f (PxIE)
0x318: 0x14244016 (PxCMD)
0x31c: 0x00000000 (Reserved)
0x320: 0x0000007f (PxTFD)
0x324: 0xffffffff (PxSIG)
0x328: 0x00000004 (PxSSTS)
0x32c: 0x00000304 (PxSCTL)
0x330: 0x00000000 (PxSERR)
0x334: 0x00000000 (PxSACT)
0x338: 0x00000000 (PxCI)
0x33c: 0x00000000 (PxSNTF)
0x340: 0x00005000 (PxFBS)
0x344: 0x00000000 (PxDEVSLP)
0x348: 0x00000000 (Reserved)

Other registers:

============= Dumping INTEL SGX status =============
Number of CPUs = 4
------------- CPU 0 ----------------
SGX supported             : NO
SGX enabled               : NO
Feature Control locked    : YES
------------- CPU 1 ----------------
SGX supported             : NO
SGX enabled               : NO
Feature Control locked    : YES
------------- CPU 2 ----------------
SGX supported             : NO
SGX enabled               : NO
Feature Control locked    : YES
------------- CPU 3 ----------------
SGX supported             : NO
SGX enabled               : NO
Feature Control locked    : YES
====================================================

============= Dumping INTEL TME status =============
TME supported : NO
====================================================
