// Seed: 2062659323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output uwire id_2,
    output wand id_3,
    output tri1 id_4,
    output tri id_5,
    input wire id_6,
    output uwire id_7,
    output uwire id_8,
    output uwire id_9,
    output wire id_10,
    output uwire id_11,
    output uwire id_12,
    input tri id_13
);
  initial
    id_15 :
    if (1 <= 1) begin
      id_0 = 1;
    end
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15
  );
  wire id_16;
  nor (id_4, id_1, id_13, id_6, id_15);
  wire id_17;
endmodule
