#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 21 19:20:45 2020
# Process ID: 10092
# Current directory: C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13652 C:\workspace\2020\vivado-project\golden-copy\finalprojectGroup4\finalprojectGroup4.xpr
# Log file: C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/vivado.log
# Journal file: C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.xpr
INFO: [Project 1-313] Project file moved from 'C:/workspace/2020/vivado-project/finalprojectGroup4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 974.340 ; gain = 207.617
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1106.750 ; gain = 109.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:4]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:11]
INFO: [Synth 8-6157] synthesizing module 'ro_unit' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:5]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:10]
INFO: [Synth 8-6157] synthesizing module 'NANDFUNC' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NANDFUNC.v:8]
INFO: [Synth 8-6155] done synthesizing module 'NANDFUNC' (1#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NANDFUNC.v:8]
INFO: [Synth 8-6157] synthesizing module 'NOTFUNC' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NOTFUNC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NOTFUNC' (2#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NOTFUNC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ro_unit' (3#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux64to1' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/mux64to1.v:4]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27275]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (4#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27275]
INFO: [Synth 8-6155] done synthesizing module 'mux64to1' (5#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/mux64to1.v:4]
INFO: [Synth 8-6157] synthesizing module 'dispModule' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/dispModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dispModule' (6#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/dispModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (7#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:4]
WARNING: [Synth 8-3331] design top_module has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1149.738 ; gain = 152.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1149.738 ; gain = 152.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1149.738 ; gain = 152.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. roSet1/OUTPUTSIG_OBUF 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. roSet2/OUTPUTSIG_OBUF 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc]
Finished Parsing XDC File [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1486.289 ; gain = 489.500
20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1486.289 ; gain = 489.508
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 21 19:41:51 2020] Launched synth_1...
Run output will be captured here: C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Apr 21 19:42:38 2020] Launched impl_1...
Run output will be captured here: C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1948.570 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1948.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1996.457 ; gain = 504.941
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 21 19:46:01 2020] Launched impl_1...
Run output will be captured here: C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A6C8F3A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2676.797 ; gain = 662.703
set_property PROGRAM.FILE {C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A6C8F3A
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 21 19:50:48 2020] Launched synth_1...
Run output will be captured here: C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/synth_1/runme.log
[Tue Apr 21 19:50:48 2020] Launched impl_1...
Run output will be captured here: C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2686.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:3]
	Parameter MAX_COUNT bound to: 20000 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:15]
INFO: [Synth 8-6157] synthesizing module 'ro_unit' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:5]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:10]
INFO: [Synth 8-6157] synthesizing module 'NANDFUNC' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NANDFUNC.v:8]
INFO: [Synth 8-6155] done synthesizing module 'NANDFUNC' (1#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NANDFUNC.v:8]
INFO: [Synth 8-6157] synthesizing module 'NOTFUNC' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NOTFUNC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NOTFUNC' (2#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NOTFUNC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ro_unit' (3#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux64to1' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/mux64to1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux64to1' (4#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/mux64to1.v:4]
INFO: [Synth 8-6157] synthesizing module 'dispModule' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/dispModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dispModule' (5#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/dispModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (6#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2686.449 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin roSet1:data_in[63] to constant 0 [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:30]
WARNING: [Synth 8-3295] tying undriven pin roSet2:data_in[63] to constant 0 [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:31]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2686.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2686.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc]
WARNING: [Vivado 12-507] No nets matched 'ro_blocks[63].ro1/NAND0/c'. [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ro_blocks[63].ro2/NAND0/c'. [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.922 ; gain = 56.473
17 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.922 ; gain = 56.473
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2742.922 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:3]
	Parameter MAX_COUNT bound to: 20000 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:15]
INFO: [Synth 8-6157] synthesizing module 'ro_unit' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:5]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:10]
INFO: [Synth 8-6157] synthesizing module 'NANDFUNC' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NANDFUNC.v:8]
INFO: [Synth 8-6155] done synthesizing module 'NANDFUNC' (1#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NANDFUNC.v:8]
INFO: [Synth 8-6157] synthesizing module 'NOTFUNC' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NOTFUNC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NOTFUNC' (2#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NOTFUNC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ro_unit' (3#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux64to1' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/mux64to1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux64to1' (4#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/mux64to1.v:4]
INFO: [Synth 8-6157] synthesizing module 'dispModule' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/dispModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dispModule' (5#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/dispModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (6#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2742.922 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2742.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2742.922 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc]
Finished Parsing XDC File [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2820.480 ; gain = 77.559
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:3]
	Parameter MAX_COUNT bound to: 20000 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:15]
INFO: [Synth 8-6157] synthesizing module 'ro_unit' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:5]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:10]
INFO: [Synth 8-6157] synthesizing module 'NANDFUNC' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NANDFUNC.v:8]
INFO: [Synth 8-6155] done synthesizing module 'NANDFUNC' (1#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NANDFUNC.v:8]
INFO: [Synth 8-6157] synthesizing module 'NOTFUNC' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NOTFUNC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NOTFUNC' (2#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/NOTFUNC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ro_unit' (3#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/ro_unit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux64to1' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/mux64to1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux64to1' (4#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/mux64to1.v:4]
INFO: [Synth 8-6157] synthesizing module 'dispModule' [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/dispModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dispModule' (5#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/dispModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (6#1) [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.480 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc]
Finished Parsing XDC File [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2832.965 ; gain = 12.484
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 21 20:21:53 2020] Launched synth_1...
Run output will be captured here: C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/synth_1/runme.log
[Tue Apr 21 20:21:53 2020] Launched impl_1...
Run output will be captured here: C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A6C8F3A
set_property PROGRAM.FILE {C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A6C8F3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A6C8F3A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A6C8F3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A6C8F3A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A6C8F3A
close_hw
