vendor_name = ModelSim
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/incrementador.vhdl
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_pc.vhdl
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_pc.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_inst.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_inst.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/etapa1.bdf
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/ext_signo.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/etapa2.bdf
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_dir.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/sumador.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_src.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registros.bdf
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_regs.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/deco_regw.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/u_control.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_1.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/etapa3.bdf
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_result.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/ccr.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/branch.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_1.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_4.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_dirw.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/Waveform.vwf
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_esp.vhdl
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_pc2.vhd
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mem_prog.mif
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/u_detencion.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quartus/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/db/mux_7rc.tdf
source_file = 1, C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/db/mux_tsc.tdf
design_name = hard_block
design_name = pipeline
instance = comp, \n~output\, n~output, pipeline, 1
instance = comp, \z~output\, z~output, pipeline, 1
instance = comp, \v~output\, v~output, pipeline, 1
instance = comp, \c~output\, c~output, pipeline, 1
instance = comp, \h~output\, h~output, pipeline, 1
instance = comp, \i~output\, i~output, pipeline, 1
instance = comp, \ACCA_D[15]~output\, ACCA_D[15]~output, pipeline, 1
instance = comp, \ACCA_D[14]~output\, ACCA_D[14]~output, pipeline, 1
instance = comp, \ACCA_D[13]~output\, ACCA_D[13]~output, pipeline, 1
instance = comp, \ACCA_D[12]~output\, ACCA_D[12]~output, pipeline, 1
instance = comp, \ACCA_D[11]~output\, ACCA_D[11]~output, pipeline, 1
instance = comp, \ACCA_D[10]~output\, ACCA_D[10]~output, pipeline, 1
instance = comp, \ACCA_D[9]~output\, ACCA_D[9]~output, pipeline, 1
instance = comp, \ACCA_D[8]~output\, ACCA_D[8]~output, pipeline, 1
instance = comp, \ACCA_D[7]~output\, ACCA_D[7]~output, pipeline, 1
instance = comp, \ACCA_D[6]~output\, ACCA_D[6]~output, pipeline, 1
instance = comp, \ACCA_D[5]~output\, ACCA_D[5]~output, pipeline, 1
instance = comp, \ACCA_D[4]~output\, ACCA_D[4]~output, pipeline, 1
instance = comp, \ACCA_D[3]~output\, ACCA_D[3]~output, pipeline, 1
instance = comp, \ACCA_D[2]~output\, ACCA_D[2]~output, pipeline, 1
instance = comp, \ACCA_D[1]~output\, ACCA_D[1]~output, pipeline, 1
instance = comp, \ACCA_D[0]~output\, ACCA_D[0]~output, pipeline, 1
instance = comp, \ACCB_D[15]~output\, ACCB_D[15]~output, pipeline, 1
instance = comp, \ACCB_D[14]~output\, ACCB_D[14]~output, pipeline, 1
instance = comp, \ACCB_D[13]~output\, ACCB_D[13]~output, pipeline, 1
instance = comp, \ACCB_D[12]~output\, ACCB_D[12]~output, pipeline, 1
instance = comp, \ACCB_D[11]~output\, ACCB_D[11]~output, pipeline, 1
instance = comp, \ACCB_D[10]~output\, ACCB_D[10]~output, pipeline, 1
instance = comp, \ACCB_D[9]~output\, ACCB_D[9]~output, pipeline, 1
instance = comp, \ACCB_D[8]~output\, ACCB_D[8]~output, pipeline, 1
instance = comp, \ACCB_D[7]~output\, ACCB_D[7]~output, pipeline, 1
instance = comp, \ACCB_D[6]~output\, ACCB_D[6]~output, pipeline, 1
instance = comp, \ACCB_D[5]~output\, ACCB_D[5]~output, pipeline, 1
instance = comp, \ACCB_D[4]~output\, ACCB_D[4]~output, pipeline, 1
instance = comp, \ACCB_D[3]~output\, ACCB_D[3]~output, pipeline, 1
instance = comp, \ACCB_D[2]~output\, ACCB_D[2]~output, pipeline, 1
instance = comp, \ACCB_D[1]~output\, ACCB_D[1]~output, pipeline, 1
instance = comp, \ACCB_D[0]~output\, ACCB_D[0]~output, pipeline, 1
instance = comp, \AUX_D[15]~output\, AUX_D[15]~output, pipeline, 1
instance = comp, \AUX_D[14]~output\, AUX_D[14]~output, pipeline, 1
instance = comp, \AUX_D[13]~output\, AUX_D[13]~output, pipeline, 1
instance = comp, \AUX_D[12]~output\, AUX_D[12]~output, pipeline, 1
instance = comp, \AUX_D[11]~output\, AUX_D[11]~output, pipeline, 1
instance = comp, \AUX_D[10]~output\, AUX_D[10]~output, pipeline, 1
instance = comp, \AUX_D[9]~output\, AUX_D[9]~output, pipeline, 1
instance = comp, \AUX_D[8]~output\, AUX_D[8]~output, pipeline, 1
instance = comp, \AUX_D[7]~output\, AUX_D[7]~output, pipeline, 1
instance = comp, \AUX_D[6]~output\, AUX_D[6]~output, pipeline, 1
instance = comp, \AUX_D[5]~output\, AUX_D[5]~output, pipeline, 1
instance = comp, \AUX_D[4]~output\, AUX_D[4]~output, pipeline, 1
instance = comp, \AUX_D[3]~output\, AUX_D[3]~output, pipeline, 1
instance = comp, \AUX_D[2]~output\, AUX_D[2]~output, pipeline, 1
instance = comp, \AUX_D[1]~output\, AUX_D[1]~output, pipeline, 1
instance = comp, \AUX_D[0]~output\, AUX_D[0]~output, pipeline, 1
instance = comp, \IX_D[15]~output\, IX_D[15]~output, pipeline, 1
instance = comp, \IX_D[14]~output\, IX_D[14]~output, pipeline, 1
instance = comp, \IX_D[13]~output\, IX_D[13]~output, pipeline, 1
instance = comp, \IX_D[12]~output\, IX_D[12]~output, pipeline, 1
instance = comp, \IX_D[11]~output\, IX_D[11]~output, pipeline, 1
instance = comp, \IX_D[10]~output\, IX_D[10]~output, pipeline, 1
instance = comp, \IX_D[9]~output\, IX_D[9]~output, pipeline, 1
instance = comp, \IX_D[8]~output\, IX_D[8]~output, pipeline, 1
instance = comp, \IX_D[7]~output\, IX_D[7]~output, pipeline, 1
instance = comp, \IX_D[6]~output\, IX_D[6]~output, pipeline, 1
instance = comp, \IX_D[5]~output\, IX_D[5]~output, pipeline, 1
instance = comp, \IX_D[4]~output\, IX_D[4]~output, pipeline, 1
instance = comp, \IX_D[3]~output\, IX_D[3]~output, pipeline, 1
instance = comp, \IX_D[2]~output\, IX_D[2]~output, pipeline, 1
instance = comp, \IX_D[1]~output\, IX_D[1]~output, pipeline, 1
instance = comp, \IX_D[0]~output\, IX_D[0]~output, pipeline, 1
instance = comp, \IY_D[15]~output\, IY_D[15]~output, pipeline, 1
instance = comp, \IY_D[14]~output\, IY_D[14]~output, pipeline, 1
instance = comp, \IY_D[13]~output\, IY_D[13]~output, pipeline, 1
instance = comp, \IY_D[12]~output\, IY_D[12]~output, pipeline, 1
instance = comp, \IY_D[11]~output\, IY_D[11]~output, pipeline, 1
instance = comp, \IY_D[10]~output\, IY_D[10]~output, pipeline, 1
instance = comp, \IY_D[9]~output\, IY_D[9]~output, pipeline, 1
instance = comp, \IY_D[8]~output\, IY_D[8]~output, pipeline, 1
instance = comp, \IY_D[7]~output\, IY_D[7]~output, pipeline, 1
instance = comp, \IY_D[6]~output\, IY_D[6]~output, pipeline, 1
instance = comp, \IY_D[5]~output\, IY_D[5]~output, pipeline, 1
instance = comp, \IY_D[4]~output\, IY_D[4]~output, pipeline, 1
instance = comp, \IY_D[3]~output\, IY_D[3]~output, pipeline, 1
instance = comp, \IY_D[2]~output\, IY_D[2]~output, pipeline, 1
instance = comp, \IY_D[1]~output\, IY_D[1]~output, pipeline, 1
instance = comp, \IY_D[0]~output\, IY_D[0]~output, pipeline, 1
instance = comp, \SP_D[15]~output\, SP_D[15]~output, pipeline, 1
instance = comp, \SP_D[14]~output\, SP_D[14]~output, pipeline, 1
instance = comp, \SP_D[13]~output\, SP_D[13]~output, pipeline, 1
instance = comp, \SP_D[12]~output\, SP_D[12]~output, pipeline, 1
instance = comp, \SP_D[11]~output\, SP_D[11]~output, pipeline, 1
instance = comp, \SP_D[10]~output\, SP_D[10]~output, pipeline, 1
instance = comp, \SP_D[9]~output\, SP_D[9]~output, pipeline, 1
instance = comp, \SP_D[8]~output\, SP_D[8]~output, pipeline, 1
instance = comp, \SP_D[7]~output\, SP_D[7]~output, pipeline, 1
instance = comp, \SP_D[6]~output\, SP_D[6]~output, pipeline, 1
instance = comp, \SP_D[5]~output\, SP_D[5]~output, pipeline, 1
instance = comp, \SP_D[4]~output\, SP_D[4]~output, pipeline, 1
instance = comp, \SP_D[3]~output\, SP_D[3]~output, pipeline, 1
instance = comp, \SP_D[2]~output\, SP_D[2]~output, pipeline, 1
instance = comp, \SP_D[1]~output\, SP_D[1]~output, pipeline, 1
instance = comp, \SP_D[0]~output\, SP_D[0]~output, pipeline, 1
instance = comp, \RELOJ~input\, RELOJ~input, pipeline, 1
instance = comp, \RESET~input\, RESET~input, pipeline, 1
