/home/jhpark/soc/w05/syn/LFSR3B/outputs/LFSR3B_gate.v
/home/jhpark/soc/w05/rtl/LFSR3B/TB_LFSR3B_gate.v
/home/eda/soc/lib/gpdk/SAED14nm_EDK_06052019/stdcell_rvt/verilog/saed14nm_rvt.v
