// Seed: 2484324471
module module_0 (
    output tri id_0,
    input uwire id_1,
    output supply1 id_2
);
  reg id_4;
  assign module_1.id_2 = 0;
  bit   id_5;
  logic id_6;
  reg   id_7;
  assign id_0 = 1'b0;
  always begin : LABEL_0
    if (1) begin : LABEL_1
      id_7 = @(-1 == id_7 - 1) -1'h0 == id_5;
    end else if (1) id_5 <= id_1;
    id_4 <= #id_1 -1;
  end
  always @(posedge id_4) id_4 = id_6;
  assign id_4 = -1;
  wire id_8;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri  id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    output tri0 id_4
);
  localparam id_6 = -1'd0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4
  );
endmodule
