Protel Design System Design Rule Check
PCB File : D:\T25ELEC491\PCBs\Altium\8x8v2.PcbDoc
Date     : 2019-01-30
Time     : 12:08:14 PM

ERROR : More than 1000 violations detected, DRC was stopped

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (123.035mil,3541.342mil) on Top Overlay And Pad LED1-SDI(141.736mil,3513.782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (595.476mil,3521.657mil) on Top Overlay And Pad LED2-SDI(614.176mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1067.917mil,3521.657mil) on Top Overlay And Pad LED3-SDI(1086.618mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1540.358mil,3521.657mil) on Top Overlay And Pad LED4-SDI(1559.058mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2012.799mil,3521.657mil) on Top Overlay And Pad LED5-SDI(2031.5mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2485.24mil,3521.657mil) on Top Overlay And Pad LED6-SDI(2503.94mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2937.996mil,3521.657mil) on Top Overlay And Pad LED7-SDI(2956.696mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (3430.122mil,3541.342mil) on Top Overlay And Pad LED8-SDI(3448.822mil,3513.782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3538.382mil,2954.721mil) on Top Overlay And Pad LED16-SDI(3519.682mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3046.256mil,2954.721mil) on Top Overlay And Pad LED15-SDI(3027.556mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2593.5mil,2954.721mil) on Top Overlay And Pad LED14-SDI(2574.8mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2121.059mil,2954.721mil) on Top Overlay And Pad LED13-SDI(2102.36mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1648.618mil,2954.721mil) on Top Overlay And Pad LED12-SDI(1629.918mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1176.177mil,2954.721mil) on Top Overlay And Pad LED11-SDI(1157.478mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (703.736mil,2954.721mil) on Top Overlay And Pad LED10-SDI(685.036mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (231.295mil,2954.721mil) on Top Overlay And Pad LED9-SDI(212.596mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (123.035mil,2596.46mil) on Top Overlay And Pad LED17-SDI(141.736mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (595.476mil,2596.46mil) on Top Overlay And Pad LED18-SDI(614.176mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (1067.917mil,2596.46mil) on Top Overlay And Pad LED19-SDI(1086.618mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (1540.358mil,2596.46mil) on Top Overlay And Pad LED20-SDI(1559.058mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (2012.799mil,2596.46mil) on Top Overlay And Pad LED21-SDI(2031.5mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (2485.24mil,2596.46mil) on Top Overlay And Pad LED22-SDI(2503.94mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (2937.996mil,2596.46mil) on Top Overlay And Pad LED23-SDI(2956.696mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (3430.122mil,2596.46mil) on Top Overlay And Pad LED24-SDI(3448.822mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3538.382mil,2009.839mil) on Top Overlay And Pad LED32-SDI(3519.682mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3046.256mil,2009.839mil) on Top Overlay And Pad LED31-SDI(3027.556mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2593.5mil,2009.839mil) on Top Overlay And Pad LED30-SDI(2574.8mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2121.059mil,2009.839mil) on Top Overlay And Pad LED29-SDI(2102.36mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1648.618mil,2009.839mil) on Top Overlay And Pad LED28-SDI(1629.918mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1176.177mil,2009.839mil) on Top Overlay And Pad LED27-SDI(1157.478mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (703.736mil,2009.839mil) on Top Overlay And Pad LED26-SDI(685.036mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (231.295mil,2009.839mil) on Top Overlay And Pad LED25-SDI(212.596mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (123.035mil,1651.578mil) on Top Overlay And Pad LED33-SDI(141.736mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (595.476mil,1651.578mil) on Top Overlay And Pad LED34-SDI(614.176mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (1067.917mil,1651.578mil) on Top Overlay And Pad LED35-SDI(1086.618mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (1540.358mil,1651.578mil) on Top Overlay And Pad LED36-SDI(1559.058mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (2012.799mil,1651.578mil) on Top Overlay And Pad LED37-SDI(2031.5mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (2485.24mil,1651.578mil) on Top Overlay And Pad LED38-SDI(2503.94mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (2937.996mil,1651.578mil) on Top Overlay And Pad LED39-SDI(2956.696mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (3430.122mil,1651.578mil) on Top Overlay And Pad LED40-SDI(3448.822mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3538.382mil,1064.957mil) on Top Overlay And Pad LED48-SDI(3519.682mil,1092.518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3046.256mil,1064.957mil) on Top Overlay And Pad LED47-SDI(3027.556mil,1092.518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2593.5mil,1064.957mil) on Top Overlay And Pad LED46-SDI(2574.8mil,1092.518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2121.059mil,1064.957mil) on Top Overlay And Pad LED45-SDI(2102.36mil,1092.518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1648.618mil,1064.957mil) on Top Overlay And Pad LED44-SDI(1629.918mil,1092.518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1176.177mil,1064.957mil) on Top Overlay And Pad LED43-SDI(1157.478mil,1092.518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (703.736mil,1064.957mil) on Top Overlay And Pad LED42-SDI(685.036mil,1092.518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (231.295mil,1064.957mil) on Top Overlay And Pad LED41-SDI(212.596mil,1092.518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (123.035mil,706.696mil) on Top Overlay And Pad LED49-SDI(141.736mil,679.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (595.476mil,706.696mil) on Top Overlay And Pad LED50-SDI(614.176mil,679.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (1067.917mil,706.696mil) on Top Overlay And Pad LED51-SDI(1086.618mil,679.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (1540.358mil,706.696mil) on Top Overlay And Pad LED52-SDI(1559.058mil,679.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (2012.799mil,706.696mil) on Top Overlay And Pad LED53-SDI(2031.5mil,679.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (2485.24mil,706.696mil) on Top Overlay And Pad LED54-SDI(2503.94mil,679.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (2937.996mil,706.696mil) on Top Overlay And Pad LED55-SDI(2956.696mil,679.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (3430.122mil,706.696mil) on Top Overlay And Pad LED56-SDI(3448.822mil,679.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3538.382mil,120.075mil) on Top Overlay And Pad LED64-SDI(3519.682mil,147.636mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (3046.256mil,120.075mil) on Top Overlay And Pad LED63-SDI(3027.556mil,147.636mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Arc (2593.5mil,120.076mil) on Top Overlay And Pad LED62-SDI(2574.8mil,147.636mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (2121.059mil,120.075mil) on Top Overlay And Pad LED61-SDI(2102.36mil,147.636mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1648.618mil,120.075mil) on Top Overlay And Pad LED60-SDI(1629.918mil,147.636mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (1176.177mil,120.075mil) on Top Overlay And Pad LED59-SDI(1157.478mil,147.636mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (703.736mil,120.075mil) on Top Overlay And Pad LED58-SDI(685.036mil,147.636mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Arc (231.295mil,120.075mil) on Top Overlay And Pad LED57-SDI(212.596mil,147.636mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT64" (3343mil,255.315mil) on Top Overlay And Pad PT64-2(3366.142mil,231.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3366.142mil,128.937mil)(3366.142mil,153.543mil) on Top Overlay And Pad PT64-1(3366.142mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3346.457mil,128.937mil)(3385.827mil,128.937mil) on Top Overlay And Pad PT64-1(3366.142mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT63" (2851mil,255mil) on Top Overlay And Pad PT63-2(2874.016mil,231.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2874.016mil,128.937mil)(2874.016mil,153.543mil) on Top Overlay And Pad PT63-1(2874.016mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2854.331mil,128.937mil)(2893.701mil,128.937mil) on Top Overlay And Pad PT63-1(2874.016mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT62" (2398mil,255mil) on Top Overlay And Pad PT62-2(2421.26mil,231.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2421.26mil,128.937mil)(2421.26mil,153.543mil) on Top Overlay And Pad PT62-1(2421.26mil,83.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2401.575mil,128.937mil)(2440.945mil,128.937mil) on Top Overlay And Pad PT62-1(2421.26mil,83.662mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT61" (1928mil,255mil) on Top Overlay And Pad PT61-2(1948.819mil,231.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1948.819mil,128.937mil)(1948.819mil,153.543mil) on Top Overlay And Pad PT61-1(1948.819mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1929.134mil,128.937mil)(1968.504mil,128.937mil) on Top Overlay And Pad PT61-1(1948.819mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT60" (1454mil,255mil) on Top Overlay And Pad PT60-2(1476.378mil,231.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1476.378mil,128.937mil)(1476.378mil,153.543mil) on Top Overlay And Pad PT60-1(1476.378mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1456.693mil,128.937mil)(1496.063mil,128.937mil) on Top Overlay And Pad PT60-1(1476.378mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT59" (981mil,255mil) on Top Overlay And Pad PT59-2(1003.937mil,231.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1003.937mil,128.937mil)(1003.937mil,153.543mil) on Top Overlay And Pad PT59-1(1003.937mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (984.252mil,128.937mil)(1023.622mil,128.937mil) on Top Overlay And Pad PT59-1(1003.937mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT58" (509mil,255mil) on Top Overlay And Pad PT58-2(531.496mil,231.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (531.496mil,128.937mil)(531.496mil,153.543mil) on Top Overlay And Pad PT58-1(531.496mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (511.811mil,128.937mil)(551.181mil,128.937mil) on Top Overlay And Pad PT58-1(531.496mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT57" (272mil,255mil) on Top Overlay And Pad PT57-2(295.276mil,231.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (295.276mil,128.937mil)(295.276mil,153.543mil) on Top Overlay And Pad PT57-1(295.276mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (275.591mil,128.937mil)(314.961mil,128.937mil) on Top Overlay And Pad PT57-1(295.276mil,83.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT56" (3330.685mil,540mil) on Top Overlay And Pad PT56-1(3366.142mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3366.142mil,621.063mil)(3366.142mil,645.669mil) on Top Overlay And Pad PT56-1(3366.142mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3346.457mil,621.063mil)(3385.827mil,621.063mil) on Top Overlay And Pad PT56-1(3366.142mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2874.016mil,621.063mil)(2874.016mil,645.669mil) on Top Overlay And Pad PT55-1(2874.016mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2854.331mil,621.063mil)(2893.701mil,621.063mil) on Top Overlay And Pad PT55-1(2874.016mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT55" (2838.685mil,540mil) on Top Overlay And Pad PT55-1(2874.016mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT54" (2385.37mil,540mil) on Top Overlay And Pad PT54-1(2421.26mil,575.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2421.26mil,621.063mil)(2421.26mil,645.669mil) on Top Overlay And Pad PT54-1(2421.26mil,575.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2401.575mil,621.063mil)(2440.945mil,621.063mil) on Top Overlay And Pad PT54-1(2421.26mil,575.788mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1948.819mil,621.063mil)(1948.819mil,645.669mil) on Top Overlay And Pad PT53-1(1948.819mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1929.134mil,621.063mil)(1968.504mil,621.063mil) on Top Overlay And Pad PT53-1(1948.819mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT53" (1913.685mil,540mil) on Top Overlay And Pad PT53-1(1948.819mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1476.378mil,621.063mil)(1476.378mil,645.669mil) on Top Overlay And Pad PT52-1(1476.378mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT52" (1440.685mil,540mil) on Top Overlay And Pad PT52-1(1476.378mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1456.693mil,621.063mil)(1496.063mil,621.063mil) on Top Overlay And Pad PT52-1(1476.378mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1003.937mil,621.063mil)(1003.937mil,645.669mil) on Top Overlay And Pad PT51-1(1003.937mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT51" (968.685mil,540mil) on Top Overlay And Pad PT51-1(1003.937mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (984.252mil,621.063mil)(1023.622mil,621.063mil) on Top Overlay And Pad PT51-1(1003.937mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (531.496mil,621.063mil)(531.496mil,645.669mil) on Top Overlay And Pad PT50-1(531.496mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT50" (495.685mil,540mil) on Top Overlay And Pad PT50-1(531.496mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (511.811mil,621.063mil)(551.181mil,621.063mil) on Top Overlay And Pad PT50-1(531.496mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (295.276mil,621.063mil)(295.276mil,645.669mil) on Top Overlay And Pad PT49-1(295.276mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT49" (260mil,540mil) on Top Overlay And Pad PT49-1(295.276mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (275.591mil,621.063mil)(314.961mil,621.063mil) on Top Overlay And Pad PT49-1(295.276mil,575.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3346.457mil,1073.819mil)(3385.827mil,1073.819mil) on Top Overlay And Pad PT48-1(3366.142mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT48" (3330.866mil,993mil) on Top Overlay And Pad PT48-1(3366.142mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3366.142mil,1073.819mil)(3366.142mil,1098.425mil) on Top Overlay And Pad PT48-1(3366.142mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2854.331mil,1073.819mil)(2893.701mil,1073.819mil) on Top Overlay And Pad PT47-1(2874.016mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2874.016mil,1073.819mil)(2874.016mil,1098.425mil) on Top Overlay And Pad PT47-1(2874.016mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT47" (2838.205mil,993mil) on Top Overlay And Pad PT47-1(2874.016mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT46" (2386.008mil,993mil) on Top Overlay And Pad PT46-1(2421.26mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2421.26mil,1073.819mil)(2421.26mil,1098.425mil) on Top Overlay And Pad PT46-1(2421.26mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2401.575mil,1073.819mil)(2440.945mil,1073.819mil) on Top Overlay And Pad PT46-1(2421.26mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1948.819mil,1073.819mil)(1948.819mil,1098.425mil) on Top Overlay And Pad PT45-1(1948.819mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1929.134mil,1073.819mil)(1968.504mil,1073.819mil) on Top Overlay And Pad PT45-1(1948.819mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT45" (1913.126mil,993mil) on Top Overlay And Pad PT45-1(1948.819mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1476.378mil,1073.819mil)(1476.378mil,1098.425mil) on Top Overlay And Pad PT44-1(1476.378mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1456.693mil,1073.819mil)(1496.063mil,1073.819mil) on Top Overlay And Pad PT44-1(1476.378mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT44" (1441.244mil,993mil) on Top Overlay And Pad PT44-1(1476.378mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1003.937mil,1073.819mil)(1003.937mil,1098.425mil) on Top Overlay And Pad PT43-1(1003.937mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (984.252mil,1073.819mil)(1023.622mil,1073.819mil) on Top Overlay And Pad PT43-1(1003.937mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT43" (968.047mil,993mil) on Top Overlay And Pad PT43-1(1003.937mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (531.496mil,1073.819mil)(531.496mil,1098.425mil) on Top Overlay And Pad PT42-1(531.496mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (511.811mil,1073.819mil)(551.181mil,1073.819mil) on Top Overlay And Pad PT42-1(531.496mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT42" (496.165mil,993mil) on Top Overlay And Pad PT42-1(531.496mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (295.276mil,1073.819mil)(295.276mil,1098.425mil) on Top Overlay And Pad PT41-1(295.276mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (275.591mil,1073.819mil)(314.961mil,1073.819mil) on Top Overlay And Pad PT41-1(295.276mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT41" (259.819mil,993mil) on Top Overlay And Pad PT41-1(295.276mil,1028.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT40" (3330.685mil,1485mil) on Top Overlay And Pad PT40-1(3366.142mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3366.142mil,1565.945mil)(3366.142mil,1590.551mil) on Top Overlay And Pad PT40-1(3366.142mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3346.457mil,1565.945mil)(3385.827mil,1565.945mil) on Top Overlay And Pad PT40-1(3366.142mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2874.016mil,1565.945mil)(2874.016mil,1590.551mil) on Top Overlay And Pad PT39-1(2874.016mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2854.331mil,1565.945mil)(2893.701mil,1565.945mil) on Top Overlay And Pad PT39-1(2874.016mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT39" (2838.685mil,1485mil) on Top Overlay And Pad PT39-1(2874.016mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT38" (2385.37mil,1485mil) on Top Overlay And Pad PT38-1(2421.26mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2421.26mil,1565.945mil)(2421.26mil,1590.551mil) on Top Overlay And Pad PT38-1(2421.26mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2401.575mil,1565.945mil)(2440.945mil,1565.945mil) on Top Overlay And Pad PT38-1(2421.26mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1948.819mil,1565.945mil)(1948.819mil,1590.551mil) on Top Overlay And Pad PT37-1(1948.819mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1929.134mil,1565.945mil)(1968.504mil,1565.945mil) on Top Overlay And Pad PT37-1(1948.819mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT37" (1913.685mil,1485mil) on Top Overlay And Pad PT37-1(1948.819mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1476.378mil,1565.945mil)(1476.378mil,1590.551mil) on Top Overlay And Pad PT36-1(1476.378mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT36" (1440.685mil,1485mil) on Top Overlay And Pad PT36-1(1476.378mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1456.693mil,1565.945mil)(1496.063mil,1565.945mil) on Top Overlay And Pad PT36-1(1476.378mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1003.937mil,1565.945mil)(1003.937mil,1590.551mil) on Top Overlay And Pad PT35-1(1003.937mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT35" (968.685mil,1485mil) on Top Overlay And Pad PT35-1(1003.937mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (984.252mil,1565.945mil)(1023.622mil,1565.945mil) on Top Overlay And Pad PT35-1(1003.937mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (531.496mil,1565.945mil)(531.496mil,1590.551mil) on Top Overlay And Pad PT34-1(531.496mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT34" (495.685mil,1485mil) on Top Overlay And Pad PT34-1(531.496mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (511.811mil,1565.945mil)(551.181mil,1565.945mil) on Top Overlay And Pad PT34-1(531.496mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (295.276mil,1565.945mil)(295.276mil,1590.551mil) on Top Overlay And Pad PT33-1(295.276mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT33" (260mil,1485mil) on Top Overlay And Pad PT33-1(295.276mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (275.591mil,1565.945mil)(314.961mil,1565.945mil) on Top Overlay And Pad PT33-1(295.276mil,1520.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT32" (3330.866mil,1937mil) on Top Overlay And Pad PT32-1(3366.142mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3346.457mil,2018.701mil)(3385.827mil,2018.701mil) on Top Overlay And Pad PT32-1(3366.142mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3366.142mil,2018.701mil)(3366.142mil,2043.307mil) on Top Overlay And Pad PT32-1(3366.142mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2854.331mil,2018.701mil)(2893.701mil,2018.701mil) on Top Overlay And Pad PT31-1(2874.016mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2874.016mil,2018.701mil)(2874.016mil,2043.307mil) on Top Overlay And Pad PT31-1(2874.016mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT31" (2838.205mil,1937mil) on Top Overlay And Pad PT31-1(2874.016mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT30" (2386.008mil,1937mil) on Top Overlay And Pad PT30-1(2421.26mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2421.26mil,2018.701mil)(2421.26mil,2043.307mil) on Top Overlay And Pad PT30-1(2421.26mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2401.575mil,2018.701mil)(2440.945mil,2018.701mil) on Top Overlay And Pad PT30-1(2421.26mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1948.819mil,2018.701mil)(1948.819mil,2043.307mil) on Top Overlay And Pad PT29-1(1948.819mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1929.134mil,2018.701mil)(1968.504mil,2018.701mil) on Top Overlay And Pad PT29-1(1948.819mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT29" (1913.126mil,1937mil) on Top Overlay And Pad PT29-1(1948.819mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1476.378mil,2018.701mil)(1476.378mil,2043.307mil) on Top Overlay And Pad PT28-1(1476.378mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT28" (1441.244mil,1937mil) on Top Overlay And Pad PT28-1(1476.378mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1456.693mil,2018.701mil)(1496.063mil,2018.701mil) on Top Overlay And Pad PT28-1(1476.378mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1003.937mil,2018.701mil)(1003.937mil,2043.307mil) on Top Overlay And Pad PT27-1(1003.937mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT27" (968.047mil,1937mil) on Top Overlay And Pad PT27-1(1003.937mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (984.252mil,2018.701mil)(1023.622mil,2018.701mil) on Top Overlay And Pad PT27-1(1003.937mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (531.496mil,2018.701mil)(531.496mil,2043.307mil) on Top Overlay And Pad PT26-1(531.496mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT26" (496.165mil,1937mil) on Top Overlay And Pad PT26-1(531.496mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (511.811mil,2018.701mil)(551.181mil,2018.701mil) on Top Overlay And Pad PT26-1(531.496mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (295.276mil,2018.701mil)(295.276mil,2043.307mil) on Top Overlay And Pad PT25-1(295.276mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT25" (259.819mil,1937mil) on Top Overlay And Pad PT25-1(295.276mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (275.591mil,2018.701mil)(314.961mil,2018.701mil) on Top Overlay And Pad PT25-1(295.276mil,1973.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3346.457mil,2510.827mil)(3385.827mil,2510.827mil) on Top Overlay And Pad PT24-1(3366.142mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT24" (3330.685mil,2430mil) on Top Overlay And Pad PT24-1(3366.142mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3366.142mil,2510.827mil)(3366.142mil,2535.433mil) on Top Overlay And Pad PT24-1(3366.142mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2854.331mil,2510.827mil)(2893.701mil,2510.827mil) on Top Overlay And Pad PT23-1(2874.016mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2874.016mil,2510.827mil)(2874.016mil,2535.433mil) on Top Overlay And Pad PT23-1(2874.016mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT23" (2838.685mil,2430mil) on Top Overlay And Pad PT23-1(2874.016mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT22" (2385.37mil,2430mil) on Top Overlay And Pad PT22-1(2421.26mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2421.26mil,2510.827mil)(2421.26mil,2535.433mil) on Top Overlay And Pad PT22-1(2421.26mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2401.575mil,2510.827mil)(2440.945mil,2510.827mil) on Top Overlay And Pad PT22-1(2421.26mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT21" (1913.685mil,2430mil) on Top Overlay And Pad PT21-1(1948.819mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1948.819mil,2510.827mil)(1948.819mil,2535.433mil) on Top Overlay And Pad PT21-1(1948.819mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1929.134mil,2510.827mil)(1968.504mil,2510.827mil) on Top Overlay And Pad PT21-1(1948.819mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1476.378mil,2510.827mil)(1476.378mil,2535.433mil) on Top Overlay And Pad PT20-1(1476.378mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1456.693mil,2510.827mil)(1496.063mil,2510.827mil) on Top Overlay And Pad PT20-1(1476.378mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT20" (1440.685mil,2430mil) on Top Overlay And Pad PT20-1(1476.378mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1003.937mil,2510.827mil)(1003.937mil,2535.433mil) on Top Overlay And Pad PT19-1(1003.937mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (984.252mil,2510.827mil)(1023.622mil,2510.827mil) on Top Overlay And Pad PT19-1(1003.937mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT19" (968.685mil,2430mil) on Top Overlay And Pad PT19-1(1003.937mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (531.496mil,2510.827mil)(531.496mil,2535.433mil) on Top Overlay And Pad PT18-1(531.496mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (511.811mil,2510.827mil)(551.181mil,2510.827mil) on Top Overlay And Pad PT18-1(531.496mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT18" (495.685mil,2430mil) on Top Overlay And Pad PT18-1(531.496mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (295.276mil,2510.827mil)(295.276mil,2535.433mil) on Top Overlay And Pad PT17-1(295.276mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (275.591mil,2510.827mil)(314.961mil,2510.827mil) on Top Overlay And Pad PT17-1(295.276mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT17" (260mil,2430mil) on Top Overlay And Pad PT17-1(295.276mil,2465.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT16" (3330.866mil,2882mil) on Top Overlay And Pad PT16-1(3366.142mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3366.142mil,2963.583mil)(3366.142mil,2988.189mil) on Top Overlay And Pad PT16-1(3366.142mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3346.457mil,2963.583mil)(3385.827mil,2963.583mil) on Top Overlay And Pad PT16-1(3366.142mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2874.016mil,2963.583mil)(2874.016mil,2988.189mil) on Top Overlay And Pad PT15-1(2874.016mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2854.331mil,2963.583mil)(2893.701mil,2963.583mil) on Top Overlay And Pad PT15-1(2874.016mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT15" (2838.205mil,2882mil) on Top Overlay And Pad PT15-1(2874.016mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT14" (2386.008mil,2882mil) on Top Overlay And Pad PT14-1(2421.26mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2421.26mil,2963.583mil)(2421.26mil,2988.189mil) on Top Overlay And Pad PT14-1(2421.26mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2401.575mil,2963.583mil)(2440.945mil,2963.583mil) on Top Overlay And Pad PT14-1(2421.26mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT13" (1913.126mil,2882mil) on Top Overlay And Pad PT13-1(1948.819mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1948.819mil,2963.583mil)(1948.819mil,2988.189mil) on Top Overlay And Pad PT13-1(1948.819mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1929.134mil,2963.583mil)(1968.504mil,2963.583mil) on Top Overlay And Pad PT13-1(1948.819mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1476.378mil,2963.583mil)(1476.378mil,2988.189mil) on Top Overlay And Pad PT12-1(1476.378mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT12" (1441.244mil,2882mil) on Top Overlay And Pad PT12-1(1476.378mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1456.693mil,2963.583mil)(1496.063mil,2963.583mil) on Top Overlay And Pad PT12-1(1476.378mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1003.937mil,2963.583mil)(1003.937mil,2988.189mil) on Top Overlay And Pad PT11-1(1003.937mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT11" (968.047mil,2882mil) on Top Overlay And Pad PT11-1(1003.937mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (984.252mil,2963.583mil)(1023.622mil,2963.583mil) on Top Overlay And Pad PT11-1(1003.937mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (531.496mil,2963.583mil)(531.496mil,2988.189mil) on Top Overlay And Pad PT10-1(531.496mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT10" (496.165mil,2882mil) on Top Overlay And Pad PT10-1(531.496mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (511.811mil,2963.583mil)(551.181mil,2963.583mil) on Top Overlay And Pad PT10-1(531.496mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (295.276mil,2963.583mil)(295.276mil,2988.189mil) on Top Overlay And Pad PT9-1(295.276mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT9" (259.819mil,2882mil) on Top Overlay And Pad PT9-1(295.276mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (275.591mil,2963.583mil)(314.961mil,2963.583mil) on Top Overlay And Pad PT9-1(295.276mil,2918.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT8" (3330.685mil,3374mil) on Top Overlay And Pad PT8-2(3366.142mil,3410.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3366.142mil,3488.189mil)(3366.142mil,3512.795mil) on Top Overlay And Pad PT8-1(3366.142mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3346.457mil,3512.795mil)(3385.827mil,3512.795mil) on Top Overlay And Pad PT8-1(3366.142mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT7" (2838.685mil,3374mil) on Top Overlay And Pad PT7-2(2874.016mil,3410.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2874.016mil,3488.189mil)(2874.016mil,3512.795mil) on Top Overlay And Pad PT7-1(2874.016mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2854.331mil,3512.795mil)(2893.701mil,3512.795mil) on Top Overlay And Pad PT7-1(2874.016mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT6" (2385.37mil,3374mil) on Top Overlay And Pad PT6-2(2421.26mil,3410.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2421.26mil,3488.189mil)(2421.26mil,3512.795mil) on Top Overlay And Pad PT6-1(2421.26mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (2401.575mil,3512.795mil)(2440.945mil,3512.795mil) on Top Overlay And Pad PT6-1(2421.26mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT5" (1913.685mil,3374mil) on Top Overlay And Pad PT5-2(1948.819mil,3410.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1948.819mil,3488.189mil)(1948.819mil,3512.795mil) on Top Overlay And Pad PT5-1(1948.819mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1929.134mil,3512.795mil)(1968.504mil,3512.795mil) on Top Overlay And Pad PT5-1(1948.819mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT4" (1441.37mil,3374mil) on Top Overlay And Pad PT4-2(1476.378mil,3410.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1476.378mil,3488.189mil)(1476.378mil,3512.795mil) on Top Overlay And Pad PT4-1(1476.378mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1456.693mil,3512.795mil)(1496.063mil,3512.795mil) on Top Overlay And Pad PT4-1(1476.378mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT3" (968.685mil,3374mil) on Top Overlay And Pad PT3-2(1003.937mil,3410.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1003.937mil,3488.189mil)(1003.937mil,3512.795mil) on Top Overlay And Pad PT3-1(1003.937mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (984.252mil,3512.795mil)(1023.622mil,3512.795mil) on Top Overlay And Pad PT3-1(1003.937mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT2" (495.685mil,3374mil) on Top Overlay And Pad PT2-2(531.496mil,3410.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (531.496mil,3488.189mil)(531.496mil,3512.795mil) on Top Overlay And Pad PT2-1(531.496mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (511.811mil,3512.795mil)(551.181mil,3512.795mil) on Top Overlay And Pad PT2-1(531.496mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PT1" (260mil,3374mil) on Top Overlay And Pad PT1-2(295.276mil,3410.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (295.276mil,3488.189mil)(295.276mil,3512.795mil) on Top Overlay And Pad PT1-1(295.276mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (275.591mil,3512.795mil)(314.961mil,3512.795mil) on Top Overlay And Pad PT1-1(295.276mil,3558.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (3471.457mil,295.276mil)(3471.457mil,333.661mil) on Top Overlay And Pad IR64-1(3435.039mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (3471.949mil,314.961mil)(3494.095mil,314.961mil) on Top Overlay And Pad IR64-1(3435.039mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2979.331mil,295.276mil)(2979.331mil,333.661mil) on Top Overlay And Pad IR63-1(2942.914mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2979.823mil,314.961mil)(3001.969mil,314.961mil) on Top Overlay And Pad IR63-1(2942.914mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2527.067mil,314.961mil)(2549.213mil,314.961mil) on Top Overlay And Pad IR62-1(2490.158mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2526.575mil,295.276mil)(2526.575mil,333.661mil) on Top Overlay And Pad IR62-1(2490.158mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2054.626mil,314.961mil)(2076.772mil,314.961mil) on Top Overlay And Pad IR61-1(2017.717mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2054.134mil,295.276mil)(2054.134mil,333.661mil) on Top Overlay And Pad IR61-1(2017.717mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1582.185mil,314.961mil)(1604.331mil,314.961mil) on Top Overlay And Pad IR60-1(1545.276mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1581.693mil,295.276mil)(1581.693mil,333.661mil) on Top Overlay And Pad IR60-1(1545.276mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1109.744mil,314.961mil)(1131.89mil,314.961mil) on Top Overlay And Pad IR59-1(1072.835mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1109.252mil,295.276mil)(1109.252mil,333.661mil) on Top Overlay And Pad IR59-1(1072.835mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (637.303mil,314.961mil)(659.449mil,314.961mil) on Top Overlay And Pad IR58-1(600.394mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (636.811mil,295.276mil)(636.811mil,333.661mil) on Top Overlay And Pad IR58-1(600.394mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (167.952mil,314.961mil)(190.098mil,314.961mil) on Top Overlay And Pad IR57-1(227.007mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (190.59mil,296.26mil)(190.59mil,334.646mil) on Top Overlay And Pad IR57-1(227.007mil,314.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (3471.457mil,787.402mil)(3471.457mil,825.787mil) on Top Overlay And Pad IR56-1(3435.039mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (3471.949mil,807.087mil)(3494.095mil,807.087mil) on Top Overlay And Pad IR56-1(3435.039mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2979.331mil,787.402mil)(2979.331mil,825.787mil) on Top Overlay And Pad IR55-1(2942.913mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2979.823mil,807.087mil)(3001.968mil,807.087mil) on Top Overlay And Pad IR55-1(2942.913mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2527.067mil,807.087mil)(2549.213mil,807.087mil) on Top Overlay And Pad IR54-1(2490.157mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2526.575mil,787.402mil)(2526.575mil,825.788mil) on Top Overlay And Pad IR54-1(2490.157mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2054.626mil,807.087mil)(2076.772mil,807.087mil) on Top Overlay And Pad IR53-1(2017.716mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2054.134mil,787.402mil)(2054.134mil,825.787mil) on Top Overlay And Pad IR53-1(2017.716mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1582.185mil,807.087mil)(1604.331mil,807.087mil) on Top Overlay And Pad IR52-1(1545.276mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1581.693mil,787.402mil)(1581.693mil,825.787mil) on Top Overlay And Pad IR52-1(1545.276mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1109.744mil,807.087mil)(1131.89mil,807.087mil) on Top Overlay And Pad IR51-1(1072.835mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1109.252mil,787.402mil)(1109.252mil,825.787mil) on Top Overlay And Pad IR51-1(1072.835mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (637.303mil,807.087mil)(659.449mil,807.087mil) on Top Overlay And Pad IR50-1(600.394mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (636.811mil,787.402mil)(636.811mil,825.787mil) on Top Overlay And Pad IR50-1(600.394mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (167.323mil,807.087mil)(189.469mil,807.087mil) on Top Overlay And Pad IR49-1(226.378mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (189.961mil,788.386mil)(189.961mil,826.772mil) on Top Overlay And Pad IR49-1(226.378mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (3471.457mil,1240.158mil)(3471.457mil,1278.543mil) on Top Overlay And Pad IR48-1(3435.039mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (3471.949mil,1259.843mil)(3494.094mil,1259.843mil) on Top Overlay And Pad IR48-1(3435.039mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2979.331mil,1240.158mil)(2979.331mil,1278.543mil) on Top Overlay And Pad IR47-1(2942.913mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2979.823mil,1259.843mil)(3001.968mil,1259.843mil) on Top Overlay And Pad IR47-1(2942.913mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2527.067mil,1259.843mil)(2549.213mil,1259.843mil) on Top Overlay And Pad IR46-1(2490.157mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2526.575mil,1240.158mil)(2526.575mil,1278.543mil) on Top Overlay And Pad IR46-1(2490.157mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2054.626mil,1259.843mil)(2076.772mil,1259.843mil) on Top Overlay And Pad IR45-1(2017.716mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2054.134mil,1240.158mil)(2054.134mil,1278.543mil) on Top Overlay And Pad IR45-1(2017.716mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1582.185mil,1259.843mil)(1604.331mil,1259.843mil) on Top Overlay And Pad IR44-1(1545.276mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1581.693mil,1240.158mil)(1581.693mil,1278.543mil) on Top Overlay And Pad IR44-1(1545.276mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1109.744mil,1259.843mil)(1131.89mil,1259.843mil) on Top Overlay And Pad IR43-1(1072.835mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1109.252mil,1240.158mil)(1109.252mil,1278.543mil) on Top Overlay And Pad IR43-1(1072.835mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (637.303mil,1259.843mil)(659.449mil,1259.843mil) on Top Overlay And Pad IR42-1(600.394mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (636.811mil,1240.158mil)(636.811mil,1278.543mil) on Top Overlay And Pad IR42-1(600.394mil,1259.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (167.323mil,1259.842mil)(189.469mil,1259.842mil) on Top Overlay And Pad IR41-1(226.378mil,1259.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (189.961mil,1241.142mil)(189.961mil,1279.527mil) on Top Overlay And Pad IR41-1(226.378mil,1259.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (3471.457mil,1732.284mil)(3471.457mil,1770.669mil) on Top Overlay And Pad IR40-1(3435.039mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (3471.949mil,1751.968mil)(3494.095mil,1751.968mil) on Top Overlay And Pad IR40-1(3435.039mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2979.331mil,1732.284mil)(2979.331mil,1770.669mil) on Top Overlay And Pad IR39-1(2942.914mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2979.823mil,1751.968mil)(3001.969mil,1751.968mil) on Top Overlay And Pad IR39-1(2942.914mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2527.067mil,1751.969mil)(2549.213mil,1751.969mil) on Top Overlay And Pad IR38-1(2490.158mil,1751.969mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2526.575mil,1732.284mil)(2526.575mil,1770.669mil) on Top Overlay And Pad IR38-1(2490.158mil,1751.969mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2054.626mil,1751.968mil)(2076.772mil,1751.968mil) on Top Overlay And Pad IR37-1(2017.717mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2054.134mil,1732.284mil)(2054.134mil,1770.669mil) on Top Overlay And Pad IR37-1(2017.717mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1582.185mil,1751.968mil)(1604.331mil,1751.968mil) on Top Overlay And Pad IR36-1(1545.276mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1581.693mil,1732.284mil)(1581.693mil,1770.669mil) on Top Overlay And Pad IR36-1(1545.276mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1109.744mil,1751.968mil)(1131.89mil,1751.968mil) on Top Overlay And Pad IR35-1(1072.835mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1109.252mil,1732.284mil)(1109.252mil,1770.669mil) on Top Overlay And Pad IR35-1(1072.835mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (637.303mil,1751.968mil)(659.449mil,1751.968mil) on Top Overlay And Pad IR34-1(600.394mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (636.811mil,1732.284mil)(636.811mil,1770.669mil) on Top Overlay And Pad IR34-1(600.394mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (167.323mil,1751.968mil)(189.469mil,1751.968mil) on Top Overlay And Pad IR33-1(226.378mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (189.961mil,1733.268mil)(189.961mil,1771.653mil) on Top Overlay And Pad IR33-1(226.378mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (3471.457mil,2191.378mil)(3471.457mil,2229.764mil) on Top Overlay And Pad IR32-1(3435.039mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (3471.949mil,2211.063mil)(3494.095mil,2211.063mil) on Top Overlay And Pad IR32-1(3435.039mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2979.331mil,2191.378mil)(2979.331mil,2229.764mil) on Top Overlay And Pad IR31-1(2942.913mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2979.823mil,2211.063mil)(3001.968mil,2211.063mil) on Top Overlay And Pad IR31-1(2942.913mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2527.067mil,2211.063mil)(2549.213mil,2211.063mil) on Top Overlay And Pad IR30-1(2490.157mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2526.575mil,2191.378mil)(2526.575mil,2229.764mil) on Top Overlay And Pad IR30-1(2490.157mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2054.626mil,2211.063mil)(2076.772mil,2211.063mil) on Top Overlay And Pad IR29-1(2017.716mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2054.134mil,2191.378mil)(2054.134mil,2229.764mil) on Top Overlay And Pad IR29-1(2017.716mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1582.185mil,2211.063mil)(1604.331mil,2211.063mil) on Top Overlay And Pad IR28-1(1545.276mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1581.693mil,2191.378mil)(1581.693mil,2229.764mil) on Top Overlay And Pad IR28-1(1545.276mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1109.744mil,2211.063mil)(1131.89mil,2211.063mil) on Top Overlay And Pad IR27-1(1072.835mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1109.252mil,2191.378mil)(1109.252mil,2229.764mil) on Top Overlay And Pad IR27-1(1072.835mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (637.303mil,2211.063mil)(659.449mil,2211.063mil) on Top Overlay And Pad IR26-1(600.394mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (636.811mil,2191.378mil)(636.811mil,2229.764mil) on Top Overlay And Pad IR26-1(600.394mil,2211.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (167.323mil,2204.724mil)(189.469mil,2204.724mil) on Top Overlay And Pad IR25-1(226.378mil,2204.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (189.961mil,2186.024mil)(189.961mil,2224.409mil) on Top Overlay And Pad IR25-1(226.378mil,2204.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (3471.457mil,2677.165mil)(3471.457mil,2715.551mil) on Top Overlay And Pad IR24-1(3435.039mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (3471.949mil,2696.85mil)(3494.095mil,2696.85mil) on Top Overlay And Pad IR24-1(3435.039mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2979.331mil,2677.165mil)(2979.331mil,2715.551mil) on Top Overlay And Pad IR23-1(2942.913mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2979.823mil,2696.85mil)(3001.968mil,2696.85mil) on Top Overlay And Pad IR23-1(2942.913mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2527.067mil,2696.851mil)(2549.213mil,2696.851mil) on Top Overlay And Pad IR22-1(2490.157mil,2696.851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2526.575mil,2677.166mil)(2526.575mil,2715.551mil) on Top Overlay And Pad IR22-1(2490.157mil,2696.851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2054.626mil,2696.85mil)(2076.772mil,2696.85mil) on Top Overlay And Pad IR21-1(2017.716mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2054.134mil,2677.165mil)(2054.134mil,2715.551mil) on Top Overlay And Pad IR21-1(2017.716mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1582.185mil,2696.85mil)(1604.331mil,2696.85mil) on Top Overlay And Pad IR20-1(1545.276mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1581.693mil,2677.165mil)(1581.693mil,2715.551mil) on Top Overlay And Pad IR20-1(1545.276mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1109.744mil,2696.85mil)(1131.89mil,2696.85mil) on Top Overlay And Pad IR19-1(1072.835mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1109.252mil,2677.165mil)(1109.252mil,2715.551mil) on Top Overlay And Pad IR19-1(1072.835mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (637.303mil,2696.85mil)(659.449mil,2696.85mil) on Top Overlay And Pad IR18-1(600.394mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (636.811mil,2677.165mil)(636.811mil,2715.551mil) on Top Overlay And Pad IR18-1(600.394mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (167.323mil,2696.85mil)(189.469mil,2696.85mil) on Top Overlay And Pad IR17-1(226.378mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (189.961mil,2678.15mil)(189.961mil,2716.535mil) on Top Overlay And Pad IR17-1(226.378mil,2696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (3471.457mil,3139.764mil)(3471.457mil,3178.15mil) on Top Overlay And Pad IR16-1(3435.039mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (3471.949mil,3159.449mil)(3494.095mil,3159.449mil) on Top Overlay And Pad IR16-1(3435.039mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2979.331mil,3139.764mil)(2979.331mil,3178.15mil) on Top Overlay And Pad IR15-1(2942.913mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2979.823mil,3159.449mil)(3001.968mil,3159.449mil) on Top Overlay And Pad IR15-1(2942.913mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2527.067mil,3159.449mil)(2549.213mil,3159.449mil) on Top Overlay And Pad IR14-1(2490.157mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2526.575mil,3139.764mil)(2526.575mil,3178.15mil) on Top Overlay And Pad IR14-1(2490.157mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2054.626mil,3159.449mil)(2076.772mil,3159.449mil) on Top Overlay And Pad IR13-1(2017.716mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2054.134mil,3139.764mil)(2054.134mil,3178.15mil) on Top Overlay And Pad IR13-1(2017.716mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1582.185mil,3159.449mil)(1604.331mil,3159.449mil) on Top Overlay And Pad IR12-1(1545.276mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1581.693mil,3139.764mil)(1581.693mil,3178.15mil) on Top Overlay And Pad IR12-1(1545.276mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1109.744mil,3159.449mil)(1131.89mil,3159.449mil) on Top Overlay And Pad IR11-1(1072.835mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1109.252mil,3139.764mil)(1109.252mil,3178.15mil) on Top Overlay And Pad IR11-1(1072.835mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (637.303mil,3159.449mil)(659.449mil,3159.449mil) on Top Overlay And Pad IR10-1(600.394mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (636.811mil,3139.764mil)(636.811mil,3178.15mil) on Top Overlay And Pad IR10-1(600.394mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (167.323mil,3159.449mil)(189.469mil,3159.449mil) on Top Overlay And Pad IR9-1(226.378mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (189.961mil,3140.748mil)(189.961mil,3179.134mil) on Top Overlay And Pad IR9-1(226.378mil,3159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (3471.457mil,3307.087mil)(3471.457mil,3345.472mil) on Top Overlay And Pad IR8-1(3435.039mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (3471.949mil,3326.772mil)(3494.095mil,3326.772mil) on Top Overlay And Pad IR8-1(3435.039mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2979.331mil,3307.087mil)(2979.331mil,3345.472mil) on Top Overlay And Pad IR7-1(2942.913mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2979.823mil,3326.772mil)(3001.968mil,3326.772mil) on Top Overlay And Pad IR7-1(2942.913mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2527.067mil,3326.772mil)(2549.213mil,3326.772mil) on Top Overlay And Pad IR6-1(2490.157mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2526.575mil,3307.087mil)(2526.575mil,3345.473mil) on Top Overlay And Pad IR6-1(2490.157mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (2054.626mil,3326.772mil)(2076.772mil,3326.772mil) on Top Overlay And Pad IR5-1(2017.716mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (2054.134mil,3307.087mil)(2054.134mil,3345.472mil) on Top Overlay And Pad IR5-1(2017.716mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1582.185mil,3326.772mil)(1604.331mil,3326.772mil) on Top Overlay And Pad IR4-1(1545.276mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1581.693mil,3307.087mil)(1581.693mil,3345.472mil) on Top Overlay And Pad IR4-1(1545.276mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (1109.744mil,3326.772mil)(1131.89mil,3326.772mil) on Top Overlay And Pad IR3-1(1072.835mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (1109.252mil,3307.087mil)(1109.252mil,3345.472mil) on Top Overlay And Pad IR3-1(1072.835mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (637.303mil,3326.772mil)(659.449mil,3326.772mil) on Top Overlay And Pad IR2-1(600.394mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (636.811mil,3307.087mil)(636.811mil,3345.472mil) on Top Overlay And Pad IR2-1(600.394mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Track (167.323mil,3326.772mil)(189.469mil,3326.772mil) on Top Overlay And Pad IR1-1(226.378mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.358mil < 10mil) Between Track (189.961mil,3308.071mil)(189.961mil,3346.457mil) on Top Overlay And Pad IR1-1(226.378mil,3326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,3523.622mil)(180.116mil,3523.622mil) on Top Overlay And Pad LED1-SDI(141.736mil,3513.782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,3444.882mil)(174.216mil,3523.622mil) on Top Overlay And Pad LED1-SDI(141.736mil,3513.782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,3444.882mil)(174.216mil,3523.622mil) on Top Overlay And Pad LED1-CKI(141.736mil,3484.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,3444.882mil)(180.116mil,3444.882mil) on Top Overlay And Pad LED1-GND(141.736mil,3454.722mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,3444.882mil)(174.216mil,3523.622mil) on Top Overlay And Pad LED1-GND(141.736mil,3454.722mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,3444.882mil)(180.116mil,3444.882mil) on Top Overlay And Pad LED1-VCC(212.596mil,3454.722mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,3444.882mil)(180.116mil,3523.622mil) on Top Overlay And Pad LED1-VCC(212.596mil,3454.722mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,3444.882mil)(180.116mil,3523.622mil) on Top Overlay And Pad LED1-CKO(212.596mil,3484.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,3523.622mil)(180.116mil,3523.622mil) on Top Overlay And Pad LED1-SDO(212.596mil,3513.782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,3444.882mil)(180.116mil,3523.622mil) on Top Overlay And Pad LED1-SDO(212.596mil,3513.782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,3503.936mil)(652.556mil,3503.936mil) on Top Overlay And Pad LED2-SDI(614.176mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,3425.196mil)(646.656mil,3503.936mil) on Top Overlay And Pad LED2-SDI(614.176mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,3425.196mil)(646.656mil,3503.936mil) on Top Overlay And Pad LED2-CKI(614.176mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,3425.196mil)(652.556mil,3425.196mil) on Top Overlay And Pad LED2-GND(614.176mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,3425.196mil)(646.656mil,3503.936mil) on Top Overlay And Pad LED2-GND(614.176mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,3425.196mil)(652.556mil,3425.196mil) on Top Overlay And Pad LED2-VCC(685.036mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,3425.196mil)(652.556mil,3503.936mil) on Top Overlay And Pad LED2-VCC(685.036mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,3425.196mil)(652.556mil,3503.936mil) on Top Overlay And Pad LED2-CKO(685.036mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,3503.936mil)(652.556mil,3503.936mil) on Top Overlay And Pad LED2-SDO(685.036mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,3425.196mil)(652.556mil,3503.936mil) on Top Overlay And Pad LED2-SDO(685.036mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,3503.936mil)(1124.998mil,3503.936mil) on Top Overlay And Pad LED3-SDI(1086.618mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,3425.196mil)(1119.098mil,3503.936mil) on Top Overlay And Pad LED3-SDI(1086.618mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,3425.196mil)(1119.098mil,3503.936mil) on Top Overlay And Pad LED3-CKI(1086.618mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,3425.196mil)(1124.998mil,3425.196mil) on Top Overlay And Pad LED3-GND(1086.618mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,3425.196mil)(1119.098mil,3503.936mil) on Top Overlay And Pad LED3-GND(1086.618mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,3425.196mil)(1124.998mil,3425.196mil) on Top Overlay And Pad LED3-VCC(1157.478mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,3425.196mil)(1124.998mil,3503.936mil) on Top Overlay And Pad LED3-VCC(1157.478mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,3425.196mil)(1124.998mil,3503.936mil) on Top Overlay And Pad LED3-CKO(1157.478mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,3503.936mil)(1124.998mil,3503.936mil) on Top Overlay And Pad LED3-SDO(1157.478mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,3425.196mil)(1124.998mil,3503.936mil) on Top Overlay And Pad LED3-SDO(1157.478mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,3503.936mil)(1597.438mil,3503.936mil) on Top Overlay And Pad LED4-SDI(1559.058mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,3425.196mil)(1591.538mil,3503.936mil) on Top Overlay And Pad LED4-SDI(1559.058mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,3425.196mil)(1591.538mil,3503.936mil) on Top Overlay And Pad LED4-CKI(1559.058mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,3425.196mil)(1597.438mil,3425.196mil) on Top Overlay And Pad LED4-GND(1559.058mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,3425.196mil)(1591.538mil,3503.936mil) on Top Overlay And Pad LED4-GND(1559.058mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,3425.196mil)(1597.438mil,3425.196mil) on Top Overlay And Pad LED4-VCC(1629.918mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,3425.196mil)(1597.438mil,3503.936mil) on Top Overlay And Pad LED4-VCC(1629.918mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,3425.196mil)(1597.438mil,3503.936mil) on Top Overlay And Pad LED4-CKO(1629.918mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,3503.936mil)(1597.438mil,3503.936mil) on Top Overlay And Pad LED4-SDO(1629.918mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,3425.196mil)(1597.438mil,3503.936mil) on Top Overlay And Pad LED4-SDO(1629.918mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,3503.936mil)(2069.88mil,3503.936mil) on Top Overlay And Pad LED5-SDI(2031.5mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,3425.196mil)(2063.98mil,3503.936mil) on Top Overlay And Pad LED5-SDI(2031.5mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,3425.196mil)(2063.98mil,3503.936mil) on Top Overlay And Pad LED5-CKI(2031.5mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,3425.196mil)(2069.88mil,3425.196mil) on Top Overlay And Pad LED5-GND(2031.5mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,3425.196mil)(2063.98mil,3503.936mil) on Top Overlay And Pad LED5-GND(2031.5mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,3425.196mil)(2069.88mil,3425.196mil) on Top Overlay And Pad LED5-VCC(2102.36mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,3425.196mil)(2069.88mil,3503.936mil) on Top Overlay And Pad LED5-VCC(2102.36mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,3425.196mil)(2069.88mil,3503.936mil) on Top Overlay And Pad LED5-CKO(2102.36mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,3503.936mil)(2069.88mil,3503.936mil) on Top Overlay And Pad LED5-SDO(2102.36mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,3425.196mil)(2069.88mil,3503.936mil) on Top Overlay And Pad LED5-SDO(2102.36mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,3503.936mil)(2542.32mil,3503.936mil) on Top Overlay And Pad LED6-SDI(2503.94mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,3425.196mil)(2536.42mil,3503.936mil) on Top Overlay And Pad LED6-SDI(2503.94mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,3425.196mil)(2536.42mil,3503.936mil) on Top Overlay And Pad LED6-CKI(2503.94mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,3425.196mil)(2542.32mil,3425.196mil) on Top Overlay And Pad LED6-GND(2503.94mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,3425.196mil)(2536.42mil,3503.936mil) on Top Overlay And Pad LED6-GND(2503.94mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,3425.196mil)(2542.32mil,3425.196mil) on Top Overlay And Pad LED6-VCC(2574.8mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,3425.196mil)(2542.32mil,3503.936mil) on Top Overlay And Pad LED6-VCC(2574.8mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,3425.196mil)(2542.32mil,3503.936mil) on Top Overlay And Pad LED6-CKO(2574.8mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,3503.936mil)(2542.32mil,3503.936mil) on Top Overlay And Pad LED6-SDO(2574.8mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,3425.196mil)(2542.32mil,3503.936mil) on Top Overlay And Pad LED6-SDO(2574.8mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,3503.936mil)(2995.076mil,3503.936mil) on Top Overlay And Pad LED7-SDI(2956.696mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,3425.196mil)(2989.176mil,3503.936mil) on Top Overlay And Pad LED7-SDI(2956.696mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,3425.196mil)(2989.176mil,3503.936mil) on Top Overlay And Pad LED7-CKI(2956.696mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,3425.196mil)(2995.076mil,3425.196mil) on Top Overlay And Pad LED7-GND(2956.696mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,3425.196mil)(2989.176mil,3503.936mil) on Top Overlay And Pad LED7-GND(2956.696mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,3425.196mil)(2995.076mil,3425.196mil) on Top Overlay And Pad LED7-VCC(3027.556mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,3425.196mil)(2995.076mil,3503.936mil) on Top Overlay And Pad LED7-VCC(3027.556mil,3435.036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,3425.196mil)(2995.076mil,3503.936mil) on Top Overlay And Pad LED7-CKO(3027.556mil,3464.566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,3503.936mil)(2995.076mil,3503.936mil) on Top Overlay And Pad LED7-SDO(3027.556mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,3425.196mil)(2995.076mil,3503.936mil) on Top Overlay And Pad LED7-SDO(3027.556mil,3494.096mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,3523.622mil)(3487.202mil,3523.622mil) on Top Overlay And Pad LED8-SDI(3448.822mil,3513.782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,3444.882mil)(3481.302mil,3523.622mil) on Top Overlay And Pad LED8-SDI(3448.822mil,3513.782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,3444.882mil)(3481.302mil,3523.622mil) on Top Overlay And Pad LED8-CKI(3448.822mil,3484.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,3444.882mil)(3487.202mil,3444.882mil) on Top Overlay And Pad LED8-GND(3448.822mil,3454.722mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,3444.882mil)(3481.302mil,3523.622mil) on Top Overlay And Pad LED8-GND(3448.822mil,3454.722mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,3444.882mil)(3487.202mil,3523.622mil) on Top Overlay And Pad LED8-VCC(3519.682mil,3454.722mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,3444.882mil)(3487.202mil,3444.882mil) on Top Overlay And Pad LED8-VCC(3519.682mil,3454.722mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,3444.882mil)(3487.202mil,3523.622mil) on Top Overlay And Pad LED8-CKO(3519.682mil,3484.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,3444.882mil)(3487.202mil,3523.622mil) on Top Overlay And Pad LED8-SDO(3519.682mil,3513.782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,3523.622mil)(3487.202mil,3523.622mil) on Top Overlay And Pad LED8-SDO(3519.682mil,3513.782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,2972.442mil)(3487.202mil,3051.182mil) on Top Overlay And Pad LED16-SDI(3519.682mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,2972.442mil)(3487.202mil,2972.442mil) on Top Overlay And Pad LED16-SDI(3519.682mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,2972.442mil)(3487.202mil,3051.182mil) on Top Overlay And Pad LED16-CKI(3519.682mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,2972.442mil)(3487.202mil,3051.182mil) on Top Overlay And Pad LED16-GND(3519.682mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,3051.182mil)(3487.202mil,3051.182mil) on Top Overlay And Pad LED16-GND(3519.682mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,3051.182mil)(3487.202mil,3051.182mil) on Top Overlay And Pad LED16-VCC(3448.822mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,2972.442mil)(3481.302mil,3051.182mil) on Top Overlay And Pad LED16-VCC(3448.822mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,2972.442mil)(3481.302mil,3051.182mil) on Top Overlay And Pad LED16-CKO(3448.822mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,2972.442mil)(3487.202mil,2972.442mil) on Top Overlay And Pad LED16-SDO(3448.822mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,2972.442mil)(3481.302mil,3051.182mil) on Top Overlay And Pad LED16-SDO(3448.822mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,2972.442mil)(2995.076mil,2972.442mil) on Top Overlay And Pad LED15-SDI(3027.556mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,2972.442mil)(2995.076mil,3051.182mil) on Top Overlay And Pad LED15-SDI(3027.556mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,2972.442mil)(2995.076mil,3051.182mil) on Top Overlay And Pad LED15-CKI(3027.556mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,3051.182mil)(2995.076mil,3051.182mil) on Top Overlay And Pad LED15-GND(3027.556mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,2972.442mil)(2995.076mil,3051.182mil) on Top Overlay And Pad LED15-GND(3027.556mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,3051.182mil)(2995.076mil,3051.182mil) on Top Overlay And Pad LED15-VCC(2956.696mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,2972.442mil)(2989.176mil,3051.182mil) on Top Overlay And Pad LED15-VCC(2956.696mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,2972.442mil)(2989.176mil,3051.182mil) on Top Overlay And Pad LED15-CKO(2956.696mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,2972.442mil)(2995.076mil,2972.442mil) on Top Overlay And Pad LED15-SDO(2956.696mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,2972.442mil)(2989.176mil,3051.182mil) on Top Overlay And Pad LED15-SDO(2956.696mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,2972.442mil)(2542.32mil,2972.442mil) on Top Overlay And Pad LED14-SDI(2574.8mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,2972.442mil)(2542.32mil,3051.182mil) on Top Overlay And Pad LED14-SDI(2574.8mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,2972.442mil)(2542.32mil,3051.182mil) on Top Overlay And Pad LED14-CKI(2574.8mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,3051.182mil)(2542.32mil,3051.182mil) on Top Overlay And Pad LED14-GND(2574.8mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,2972.442mil)(2542.32mil,3051.182mil) on Top Overlay And Pad LED14-GND(2574.8mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,3051.182mil)(2542.32mil,3051.182mil) on Top Overlay And Pad LED14-VCC(2503.94mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,2972.442mil)(2536.42mil,3051.182mil) on Top Overlay And Pad LED14-VCC(2503.94mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,2972.442mil)(2536.42mil,3051.182mil) on Top Overlay And Pad LED14-CKO(2503.94mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,2972.442mil)(2542.32mil,2972.442mil) on Top Overlay And Pad LED14-SDO(2503.94mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,2972.442mil)(2536.42mil,3051.182mil) on Top Overlay And Pad LED14-SDO(2503.94mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,2972.442mil)(2069.88mil,2972.442mil) on Top Overlay And Pad LED13-SDI(2102.36mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,2972.442mil)(2069.88mil,3051.182mil) on Top Overlay And Pad LED13-SDI(2102.36mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,2972.442mil)(2069.88mil,3051.182mil) on Top Overlay And Pad LED13-CKI(2102.36mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,3051.182mil)(2069.88mil,3051.182mil) on Top Overlay And Pad LED13-GND(2102.36mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,2972.442mil)(2069.88mil,3051.182mil) on Top Overlay And Pad LED13-GND(2102.36mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,3051.182mil)(2069.88mil,3051.182mil) on Top Overlay And Pad LED13-VCC(2031.5mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,2972.442mil)(2063.98mil,3051.182mil) on Top Overlay And Pad LED13-VCC(2031.5mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,2972.442mil)(2063.98mil,3051.182mil) on Top Overlay And Pad LED13-CKO(2031.5mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,2972.442mil)(2069.88mil,2972.442mil) on Top Overlay And Pad LED13-SDO(2031.5mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,2972.442mil)(2063.98mil,3051.182mil) on Top Overlay And Pad LED13-SDO(2031.5mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,2972.442mil)(1597.438mil,2972.442mil) on Top Overlay And Pad LED12-SDI(1629.918mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,2972.442mil)(1597.438mil,3051.182mil) on Top Overlay And Pad LED12-SDI(1629.918mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,2972.442mil)(1597.438mil,3051.182mil) on Top Overlay And Pad LED12-CKI(1629.918mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,3051.182mil)(1597.438mil,3051.182mil) on Top Overlay And Pad LED12-GND(1629.918mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,2972.442mil)(1597.438mil,3051.182mil) on Top Overlay And Pad LED12-GND(1629.918mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,3051.182mil)(1597.438mil,3051.182mil) on Top Overlay And Pad LED12-VCC(1559.058mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,2972.442mil)(1591.538mil,3051.182mil) on Top Overlay And Pad LED12-VCC(1559.058mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,2972.442mil)(1591.538mil,3051.182mil) on Top Overlay And Pad LED12-CKO(1559.058mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,2972.442mil)(1597.438mil,2972.442mil) on Top Overlay And Pad LED12-SDO(1559.058mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,2972.442mil)(1591.538mil,3051.182mil) on Top Overlay And Pad LED12-SDO(1559.058mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,2972.442mil)(1124.998mil,2972.442mil) on Top Overlay And Pad LED11-SDI(1157.478mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,2972.442mil)(1124.998mil,3051.182mil) on Top Overlay And Pad LED11-SDI(1157.478mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,2972.442mil)(1124.998mil,3051.182mil) on Top Overlay And Pad LED11-CKI(1157.478mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,3051.182mil)(1124.998mil,3051.182mil) on Top Overlay And Pad LED11-GND(1157.478mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,2972.442mil)(1124.998mil,3051.182mil) on Top Overlay And Pad LED11-GND(1157.478mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,3051.182mil)(1124.998mil,3051.182mil) on Top Overlay And Pad LED11-VCC(1086.618mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,2972.442mil)(1119.098mil,3051.182mil) on Top Overlay And Pad LED11-VCC(1086.618mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,2972.442mil)(1119.098mil,3051.182mil) on Top Overlay And Pad LED11-CKO(1086.618mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,2972.442mil)(1124.998mil,2972.442mil) on Top Overlay And Pad LED11-SDO(1086.618mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,2972.442mil)(1119.098mil,3051.182mil) on Top Overlay And Pad LED11-SDO(1086.618mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,2972.442mil)(652.556mil,2972.442mil) on Top Overlay And Pad LED10-SDI(685.036mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,2972.442mil)(652.556mil,3051.182mil) on Top Overlay And Pad LED10-SDI(685.036mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,2972.442mil)(652.556mil,3051.182mil) on Top Overlay And Pad LED10-CKI(685.036mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,3051.182mil)(652.556mil,3051.182mil) on Top Overlay And Pad LED10-GND(685.036mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,2972.442mil)(652.556mil,3051.182mil) on Top Overlay And Pad LED10-GND(685.036mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,3051.182mil)(652.556mil,3051.182mil) on Top Overlay And Pad LED10-VCC(614.176mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,2972.442mil)(646.656mil,3051.182mil) on Top Overlay And Pad LED10-VCC(614.176mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,2972.442mil)(646.656mil,3051.182mil) on Top Overlay And Pad LED10-CKO(614.176mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,2972.442mil)(652.556mil,2972.442mil) on Top Overlay And Pad LED10-SDO(614.176mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,2972.442mil)(646.656mil,3051.182mil) on Top Overlay And Pad LED10-SDO(614.176mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,2972.442mil)(180.116mil,2972.442mil) on Top Overlay And Pad LED9-SDI(212.596mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,2972.442mil)(180.116mil,3051.182mil) on Top Overlay And Pad LED9-SDI(212.596mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,2972.442mil)(180.116mil,3051.182mil) on Top Overlay And Pad LED9-CKI(212.596mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,3051.182mil)(180.116mil,3051.182mil) on Top Overlay And Pad LED9-GND(212.596mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,2972.442mil)(180.116mil,3051.182mil) on Top Overlay And Pad LED9-GND(212.596mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,3051.182mil)(180.116mil,3051.182mil) on Top Overlay And Pad LED9-VCC(141.736mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,2972.442mil)(174.216mil,3051.182mil) on Top Overlay And Pad LED9-VCC(141.736mil,3041.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,2972.442mil)(174.216mil,3051.182mil) on Top Overlay And Pad LED9-CKO(141.736mil,3011.812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,2972.442mil)(180.116mil,2972.442mil) on Top Overlay And Pad LED9-SDO(141.736mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,2972.442mil)(174.216mil,3051.182mil) on Top Overlay And Pad LED9-SDO(141.736mil,2982.282mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,2578.74mil)(180.116mil,2578.74mil) on Top Overlay And Pad LED17-SDI(141.736mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,2500mil)(174.216mil,2578.74mil) on Top Overlay And Pad LED17-SDI(141.736mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,2500mil)(174.216mil,2578.74mil) on Top Overlay And Pad LED17-CKI(141.736mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,2500mil)(180.116mil,2500mil) on Top Overlay And Pad LED17-GND(141.736mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,2500mil)(174.216mil,2578.74mil) on Top Overlay And Pad LED17-GND(141.736mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,2500mil)(180.116mil,2500mil) on Top Overlay And Pad LED17-VCC(212.596mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,2500mil)(180.116mil,2578.74mil) on Top Overlay And Pad LED17-VCC(212.596mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,2500mil)(180.116mil,2578.74mil) on Top Overlay And Pad LED17-CKO(212.596mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,2578.74mil)(180.116mil,2578.74mil) on Top Overlay And Pad LED17-SDO(212.596mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,2500mil)(180.116mil,2578.74mil) on Top Overlay And Pad LED17-SDO(212.596mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,2578.74mil)(652.556mil,2578.74mil) on Top Overlay And Pad LED18-SDI(614.176mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,2500mil)(646.656mil,2578.74mil) on Top Overlay And Pad LED18-SDI(614.176mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,2500mil)(646.656mil,2578.74mil) on Top Overlay And Pad LED18-CKI(614.176mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,2500mil)(652.556mil,2500mil) on Top Overlay And Pad LED18-GND(614.176mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,2500mil)(646.656mil,2578.74mil) on Top Overlay And Pad LED18-GND(614.176mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,2500mil)(652.556mil,2500mil) on Top Overlay And Pad LED18-VCC(685.036mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,2500mil)(652.556mil,2578.74mil) on Top Overlay And Pad LED18-VCC(685.036mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,2500mil)(652.556mil,2578.74mil) on Top Overlay And Pad LED18-CKO(685.036mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,2578.74mil)(652.556mil,2578.74mil) on Top Overlay And Pad LED18-SDO(685.036mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,2500mil)(652.556mil,2578.74mil) on Top Overlay And Pad LED18-SDO(685.036mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,2578.74mil)(1124.998mil,2578.74mil) on Top Overlay And Pad LED19-SDI(1086.618mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,2500mil)(1119.098mil,2578.74mil) on Top Overlay And Pad LED19-SDI(1086.618mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,2500mil)(1119.098mil,2578.74mil) on Top Overlay And Pad LED19-CKI(1086.618mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,2500mil)(1124.998mil,2500mil) on Top Overlay And Pad LED19-GND(1086.618mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,2500mil)(1119.098mil,2578.74mil) on Top Overlay And Pad LED19-GND(1086.618mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,2500mil)(1124.998mil,2500mil) on Top Overlay And Pad LED19-VCC(1157.478mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,2500mil)(1124.998mil,2578.74mil) on Top Overlay And Pad LED19-VCC(1157.478mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,2500mil)(1124.998mil,2578.74mil) on Top Overlay And Pad LED19-CKO(1157.478mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,2578.74mil)(1124.998mil,2578.74mil) on Top Overlay And Pad LED19-SDO(1157.478mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,2500mil)(1124.998mil,2578.74mil) on Top Overlay And Pad LED19-SDO(1157.478mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,2578.74mil)(1597.438mil,2578.74mil) on Top Overlay And Pad LED20-SDI(1559.058mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,2500mil)(1591.538mil,2578.74mil) on Top Overlay And Pad LED20-SDI(1559.058mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,2500mil)(1591.538mil,2578.74mil) on Top Overlay And Pad LED20-CKI(1559.058mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,2500mil)(1597.438mil,2500mil) on Top Overlay And Pad LED20-GND(1559.058mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,2500mil)(1591.538mil,2578.74mil) on Top Overlay And Pad LED20-GND(1559.058mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,2500mil)(1597.438mil,2500mil) on Top Overlay And Pad LED20-VCC(1629.918mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,2500mil)(1597.438mil,2578.74mil) on Top Overlay And Pad LED20-VCC(1629.918mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,2500mil)(1597.438mil,2578.74mil) on Top Overlay And Pad LED20-CKO(1629.918mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,2578.74mil)(1597.438mil,2578.74mil) on Top Overlay And Pad LED20-SDO(1629.918mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,2500mil)(1597.438mil,2578.74mil) on Top Overlay And Pad LED20-SDO(1629.918mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,2578.74mil)(2069.88mil,2578.74mil) on Top Overlay And Pad LED21-SDI(2031.5mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,2500mil)(2063.98mil,2578.74mil) on Top Overlay And Pad LED21-SDI(2031.5mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,2500mil)(2063.98mil,2578.74mil) on Top Overlay And Pad LED21-CKI(2031.5mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,2500mil)(2069.88mil,2500mil) on Top Overlay And Pad LED21-GND(2031.5mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,2500mil)(2063.98mil,2578.74mil) on Top Overlay And Pad LED21-GND(2031.5mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,2500mil)(2069.88mil,2500mil) on Top Overlay And Pad LED21-VCC(2102.36mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,2500mil)(2069.88mil,2578.74mil) on Top Overlay And Pad LED21-VCC(2102.36mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,2500mil)(2069.88mil,2578.74mil) on Top Overlay And Pad LED21-CKO(2102.36mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,2578.74mil)(2069.88mil,2578.74mil) on Top Overlay And Pad LED21-SDO(2102.36mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,2500mil)(2069.88mil,2578.74mil) on Top Overlay And Pad LED21-SDO(2102.36mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,2578.74mil)(2542.32mil,2578.74mil) on Top Overlay And Pad LED22-SDI(2503.94mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,2500mil)(2536.42mil,2578.74mil) on Top Overlay And Pad LED22-SDI(2503.94mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,2500mil)(2536.42mil,2578.74mil) on Top Overlay And Pad LED22-CKI(2503.94mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,2500mil)(2542.32mil,2500mil) on Top Overlay And Pad LED22-GND(2503.94mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,2500mil)(2536.42mil,2578.74mil) on Top Overlay And Pad LED22-GND(2503.94mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,2500mil)(2542.32mil,2500mil) on Top Overlay And Pad LED22-VCC(2574.8mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,2500mil)(2542.32mil,2578.74mil) on Top Overlay And Pad LED22-VCC(2574.8mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,2500mil)(2542.32mil,2578.74mil) on Top Overlay And Pad LED22-CKO(2574.8mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,2578.74mil)(2542.32mil,2578.74mil) on Top Overlay And Pad LED22-SDO(2574.8mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,2500mil)(2542.32mil,2578.74mil) on Top Overlay And Pad LED22-SDO(2574.8mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,2578.74mil)(2995.076mil,2578.74mil) on Top Overlay And Pad LED23-SDI(2956.696mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,2500mil)(2989.176mil,2578.74mil) on Top Overlay And Pad LED23-SDI(2956.696mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,2500mil)(2989.176mil,2578.74mil) on Top Overlay And Pad LED23-CKI(2956.696mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,2500mil)(2995.076mil,2500mil) on Top Overlay And Pad LED23-GND(2956.696mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,2500mil)(2989.176mil,2578.74mil) on Top Overlay And Pad LED23-GND(2956.696mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,2500mil)(2995.076mil,2500mil) on Top Overlay And Pad LED23-VCC(3027.556mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,2500mil)(2995.076mil,2578.74mil) on Top Overlay And Pad LED23-VCC(3027.556mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,2500mil)(2995.076mil,2578.74mil) on Top Overlay And Pad LED23-CKO(3027.556mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,2578.74mil)(2995.076mil,2578.74mil) on Top Overlay And Pad LED23-SDO(3027.556mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,2500mil)(2995.076mil,2578.74mil) on Top Overlay And Pad LED23-SDO(3027.556mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,2578.74mil)(3487.202mil,2578.74mil) on Top Overlay And Pad LED24-SDI(3448.822mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,2500mil)(3481.302mil,2578.74mil) on Top Overlay And Pad LED24-SDI(3448.822mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,2500mil)(3481.302mil,2578.74mil) on Top Overlay And Pad LED24-CKI(3448.822mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,2500mil)(3487.202mil,2500mil) on Top Overlay And Pad LED24-GND(3448.822mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,2500mil)(3481.302mil,2578.74mil) on Top Overlay And Pad LED24-GND(3448.822mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,2500mil)(3487.202mil,2578.74mil) on Top Overlay And Pad LED24-VCC(3519.682mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,2500mil)(3487.202mil,2500mil) on Top Overlay And Pad LED24-VCC(3519.682mil,2509.84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,2500mil)(3487.202mil,2578.74mil) on Top Overlay And Pad LED24-CKO(3519.682mil,2539.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,2500mil)(3487.202mil,2578.74mil) on Top Overlay And Pad LED24-SDO(3519.682mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,2578.74mil)(3487.202mil,2578.74mil) on Top Overlay And Pad LED24-SDO(3519.682mil,2568.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,2027.56mil)(3487.202mil,2106.3mil) on Top Overlay And Pad LED32-SDI(3519.682mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,2027.56mil)(3487.202mil,2027.56mil) on Top Overlay And Pad LED32-SDI(3519.682mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,2027.56mil)(3487.202mil,2106.3mil) on Top Overlay And Pad LED32-CKI(3519.682mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3487.202mil,2027.56mil)(3487.202mil,2106.3mil) on Top Overlay And Pad LED32-GND(3519.682mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,2106.3mil)(3487.202mil,2106.3mil) on Top Overlay And Pad LED32-GND(3519.682mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,2106.3mil)(3487.202mil,2106.3mil) on Top Overlay And Pad LED32-VCC(3448.822mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,2027.56mil)(3481.302mil,2106.3mil) on Top Overlay And Pad LED32-VCC(3448.822mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,2027.56mil)(3481.302mil,2106.3mil) on Top Overlay And Pad LED32-CKO(3448.822mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (3481.302mil,2027.56mil)(3487.202mil,2027.56mil) on Top Overlay And Pad LED32-SDO(3448.822mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (3481.302mil,2027.56mil)(3481.302mil,2106.3mil) on Top Overlay And Pad LED32-SDO(3448.822mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,2027.56mil)(2995.076mil,2027.56mil) on Top Overlay And Pad LED31-SDI(3027.556mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,2027.56mil)(2995.076mil,2106.3mil) on Top Overlay And Pad LED31-SDI(3027.556mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,2027.56mil)(2995.076mil,2106.3mil) on Top Overlay And Pad LED31-CKI(3027.556mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,2106.3mil)(2995.076mil,2106.3mil) on Top Overlay And Pad LED31-GND(3027.556mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2995.076mil,2027.56mil)(2995.076mil,2106.3mil) on Top Overlay And Pad LED31-GND(3027.556mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,2106.3mil)(2995.076mil,2106.3mil) on Top Overlay And Pad LED31-VCC(2956.696mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,2027.56mil)(2989.176mil,2106.3mil) on Top Overlay And Pad LED31-VCC(2956.696mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,2027.56mil)(2989.176mil,2106.3mil) on Top Overlay And Pad LED31-CKO(2956.696mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,2027.56mil)(2995.076mil,2027.56mil) on Top Overlay And Pad LED31-SDO(2956.696mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,2027.56mil)(2989.176mil,2106.3mil) on Top Overlay And Pad LED31-SDO(2956.696mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,2027.56mil)(2542.32mil,2027.56mil) on Top Overlay And Pad LED30-SDI(2574.8mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,2027.56mil)(2542.32mil,2106.3mil) on Top Overlay And Pad LED30-SDI(2574.8mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,2027.56mil)(2542.32mil,2106.3mil) on Top Overlay And Pad LED30-CKI(2574.8mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,2106.3mil)(2542.32mil,2106.3mil) on Top Overlay And Pad LED30-GND(2574.8mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,2027.56mil)(2542.32mil,2106.3mil) on Top Overlay And Pad LED30-GND(2574.8mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,2106.3mil)(2542.32mil,2106.3mil) on Top Overlay And Pad LED30-VCC(2503.94mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,2027.56mil)(2536.42mil,2106.3mil) on Top Overlay And Pad LED30-VCC(2503.94mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,2027.56mil)(2536.42mil,2106.3mil) on Top Overlay And Pad LED30-CKO(2503.94mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,2027.56mil)(2542.32mil,2027.56mil) on Top Overlay And Pad LED30-SDO(2503.94mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,2027.56mil)(2536.42mil,2106.3mil) on Top Overlay And Pad LED30-SDO(2503.94mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,2027.56mil)(2069.88mil,2027.56mil) on Top Overlay And Pad LED29-SDI(2102.36mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,2027.56mil)(2069.88mil,2106.3mil) on Top Overlay And Pad LED29-SDI(2102.36mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,2027.56mil)(2069.88mil,2106.3mil) on Top Overlay And Pad LED29-CKI(2102.36mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,2106.3mil)(2069.88mil,2106.3mil) on Top Overlay And Pad LED29-GND(2102.36mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,2027.56mil)(2069.88mil,2106.3mil) on Top Overlay And Pad LED29-GND(2102.36mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,2106.3mil)(2069.88mil,2106.3mil) on Top Overlay And Pad LED29-VCC(2031.5mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,2027.56mil)(2063.98mil,2106.3mil) on Top Overlay And Pad LED29-VCC(2031.5mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,2027.56mil)(2063.98mil,2106.3mil) on Top Overlay And Pad LED29-CKO(2031.5mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,2027.56mil)(2069.88mil,2027.56mil) on Top Overlay And Pad LED29-SDO(2031.5mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,2027.56mil)(2063.98mil,2106.3mil) on Top Overlay And Pad LED29-SDO(2031.5mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,2027.56mil)(1597.438mil,2027.56mil) on Top Overlay And Pad LED28-SDI(1629.918mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,2027.56mil)(1597.438mil,2106.3mil) on Top Overlay And Pad LED28-SDI(1629.918mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,2027.56mil)(1597.438mil,2106.3mil) on Top Overlay And Pad LED28-CKI(1629.918mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,2106.3mil)(1597.438mil,2106.3mil) on Top Overlay And Pad LED28-GND(1629.918mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,2027.56mil)(1597.438mil,2106.3mil) on Top Overlay And Pad LED28-GND(1629.918mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,2106.3mil)(1597.438mil,2106.3mil) on Top Overlay And Pad LED28-VCC(1559.058mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,2027.56mil)(1591.538mil,2106.3mil) on Top Overlay And Pad LED28-VCC(1559.058mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,2027.56mil)(1591.538mil,2106.3mil) on Top Overlay And Pad LED28-CKO(1559.058mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,2027.56mil)(1597.438mil,2027.56mil) on Top Overlay And Pad LED28-SDO(1559.058mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,2027.56mil)(1591.538mil,2106.3mil) on Top Overlay And Pad LED28-SDO(1559.058mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,2027.56mil)(1124.998mil,2027.56mil) on Top Overlay And Pad LED27-SDI(1157.478mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,2027.56mil)(1124.998mil,2106.3mil) on Top Overlay And Pad LED27-SDI(1157.478mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,2027.56mil)(1124.998mil,2106.3mil) on Top Overlay And Pad LED27-CKI(1157.478mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,2106.3mil)(1124.998mil,2106.3mil) on Top Overlay And Pad LED27-GND(1157.478mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,2027.56mil)(1124.998mil,2106.3mil) on Top Overlay And Pad LED27-GND(1157.478mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,2106.3mil)(1124.998mil,2106.3mil) on Top Overlay And Pad LED27-VCC(1086.618mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,2027.56mil)(1119.098mil,2106.3mil) on Top Overlay And Pad LED27-VCC(1086.618mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,2027.56mil)(1119.098mil,2106.3mil) on Top Overlay And Pad LED27-CKO(1086.618mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,2027.56mil)(1124.998mil,2027.56mil) on Top Overlay And Pad LED27-SDO(1086.618mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,2027.56mil)(1119.098mil,2106.3mil) on Top Overlay And Pad LED27-SDO(1086.618mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,2027.56mil)(652.556mil,2027.56mil) on Top Overlay And Pad LED26-SDI(685.036mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,2027.56mil)(652.556mil,2106.3mil) on Top Overlay And Pad LED26-SDI(685.036mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,2027.56mil)(652.556mil,2106.3mil) on Top Overlay And Pad LED26-CKI(685.036mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,2106.3mil)(652.556mil,2106.3mil) on Top Overlay And Pad LED26-GND(685.036mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,2027.56mil)(652.556mil,2106.3mil) on Top Overlay And Pad LED26-GND(685.036mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,2106.3mil)(652.556mil,2106.3mil) on Top Overlay And Pad LED26-VCC(614.176mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,2027.56mil)(646.656mil,2106.3mil) on Top Overlay And Pad LED26-VCC(614.176mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,2027.56mil)(646.656mil,2106.3mil) on Top Overlay And Pad LED26-CKO(614.176mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,2027.56mil)(652.556mil,2027.56mil) on Top Overlay And Pad LED26-SDO(614.176mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,2027.56mil)(646.656mil,2106.3mil) on Top Overlay And Pad LED26-SDO(614.176mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,2027.56mil)(180.116mil,2027.56mil) on Top Overlay And Pad LED25-SDI(212.596mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,2027.56mil)(180.116mil,2106.3mil) on Top Overlay And Pad LED25-SDI(212.596mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,2027.56mil)(180.116mil,2106.3mil) on Top Overlay And Pad LED25-CKI(212.596mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,2106.3mil)(180.116mil,2106.3mil) on Top Overlay And Pad LED25-GND(212.596mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,2027.56mil)(180.116mil,2106.3mil) on Top Overlay And Pad LED25-GND(212.596mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,2106.3mil)(180.116mil,2106.3mil) on Top Overlay And Pad LED25-VCC(141.736mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,2027.56mil)(174.216mil,2106.3mil) on Top Overlay And Pad LED25-VCC(141.736mil,2096.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,2027.56mil)(174.216mil,2106.3mil) on Top Overlay And Pad LED25-CKO(141.736mil,2066.93mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,2027.56mil)(180.116mil,2027.56mil) on Top Overlay And Pad LED25-SDO(141.736mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,2027.56mil)(174.216mil,2106.3mil) on Top Overlay And Pad LED25-SDO(141.736mil,2037.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,1633.858mil)(180.116mil,1633.858mil) on Top Overlay And Pad LED33-SDI(141.736mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,1555.118mil)(174.216mil,1633.858mil) on Top Overlay And Pad LED33-SDI(141.736mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,1555.118mil)(174.216mil,1633.858mil) on Top Overlay And Pad LED33-CKI(141.736mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,1555.118mil)(180.116mil,1555.118mil) on Top Overlay And Pad LED33-GND(141.736mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (174.216mil,1555.118mil)(174.216mil,1633.858mil) on Top Overlay And Pad LED33-GND(141.736mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,1555.118mil)(180.116mil,1555.118mil) on Top Overlay And Pad LED33-VCC(212.596mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,1555.118mil)(180.116mil,1633.858mil) on Top Overlay And Pad LED33-VCC(212.596mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,1555.118mil)(180.116mil,1633.858mil) on Top Overlay And Pad LED33-CKO(212.596mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (174.216mil,1633.858mil)(180.116mil,1633.858mil) on Top Overlay And Pad LED33-SDO(212.596mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (180.116mil,1555.118mil)(180.116mil,1633.858mil) on Top Overlay And Pad LED33-SDO(212.596mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,1633.858mil)(652.556mil,1633.858mil) on Top Overlay And Pad LED34-SDI(614.176mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,1555.118mil)(646.656mil,1633.858mil) on Top Overlay And Pad LED34-SDI(614.176mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,1555.118mil)(646.656mil,1633.858mil) on Top Overlay And Pad LED34-CKI(614.176mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,1555.118mil)(652.556mil,1555.118mil) on Top Overlay And Pad LED34-GND(614.176mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (646.656mil,1555.118mil)(646.656mil,1633.858mil) on Top Overlay And Pad LED34-GND(614.176mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,1555.118mil)(652.556mil,1555.118mil) on Top Overlay And Pad LED34-VCC(685.036mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,1555.118mil)(652.556mil,1633.858mil) on Top Overlay And Pad LED34-VCC(685.036mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,1555.118mil)(652.556mil,1633.858mil) on Top Overlay And Pad LED34-CKO(685.036mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (646.656mil,1633.858mil)(652.556mil,1633.858mil) on Top Overlay And Pad LED34-SDO(685.036mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (652.556mil,1555.118mil)(652.556mil,1633.858mil) on Top Overlay And Pad LED34-SDO(685.036mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,1633.858mil)(1124.998mil,1633.858mil) on Top Overlay And Pad LED35-SDI(1086.618mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,1555.118mil)(1119.098mil,1633.858mil) on Top Overlay And Pad LED35-SDI(1086.618mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,1555.118mil)(1119.098mil,1633.858mil) on Top Overlay And Pad LED35-CKI(1086.618mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,1555.118mil)(1124.998mil,1555.118mil) on Top Overlay And Pad LED35-GND(1086.618mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1119.098mil,1555.118mil)(1119.098mil,1633.858mil) on Top Overlay And Pad LED35-GND(1086.618mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,1555.118mil)(1124.998mil,1555.118mil) on Top Overlay And Pad LED35-VCC(1157.478mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,1555.118mil)(1124.998mil,1633.858mil) on Top Overlay And Pad LED35-VCC(1157.478mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,1555.118mil)(1124.998mil,1633.858mil) on Top Overlay And Pad LED35-CKO(1157.478mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1119.098mil,1633.858mil)(1124.998mil,1633.858mil) on Top Overlay And Pad LED35-SDO(1157.478mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1124.998mil,1555.118mil)(1124.998mil,1633.858mil) on Top Overlay And Pad LED35-SDO(1157.478mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,1633.858mil)(1597.438mil,1633.858mil) on Top Overlay And Pad LED36-SDI(1559.058mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,1555.118mil)(1591.538mil,1633.858mil) on Top Overlay And Pad LED36-SDI(1559.058mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,1555.118mil)(1591.538mil,1633.858mil) on Top Overlay And Pad LED36-CKI(1559.058mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,1555.118mil)(1597.438mil,1555.118mil) on Top Overlay And Pad LED36-GND(1559.058mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1591.538mil,1555.118mil)(1591.538mil,1633.858mil) on Top Overlay And Pad LED36-GND(1559.058mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,1555.118mil)(1597.438mil,1555.118mil) on Top Overlay And Pad LED36-VCC(1629.918mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,1555.118mil)(1597.438mil,1633.858mil) on Top Overlay And Pad LED36-VCC(1629.918mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,1555.118mil)(1597.438mil,1633.858mil) on Top Overlay And Pad LED36-CKO(1629.918mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (1591.538mil,1633.858mil)(1597.438mil,1633.858mil) on Top Overlay And Pad LED36-SDO(1629.918mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (1597.438mil,1555.118mil)(1597.438mil,1633.858mil) on Top Overlay And Pad LED36-SDO(1629.918mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,1633.858mil)(2069.88mil,1633.858mil) on Top Overlay And Pad LED37-SDI(2031.5mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,1555.118mil)(2063.98mil,1633.858mil) on Top Overlay And Pad LED37-SDI(2031.5mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,1555.118mil)(2063.98mil,1633.858mil) on Top Overlay And Pad LED37-CKI(2031.5mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,1555.118mil)(2069.88mil,1555.118mil) on Top Overlay And Pad LED37-GND(2031.5mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2063.98mil,1555.118mil)(2063.98mil,1633.858mil) on Top Overlay And Pad LED37-GND(2031.5mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,1555.118mil)(2069.88mil,1555.118mil) on Top Overlay And Pad LED37-VCC(2102.36mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,1555.118mil)(2069.88mil,1633.858mil) on Top Overlay And Pad LED37-VCC(2102.36mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,1555.118mil)(2069.88mil,1633.858mil) on Top Overlay And Pad LED37-CKO(2102.36mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2063.98mil,1633.858mil)(2069.88mil,1633.858mil) on Top Overlay And Pad LED37-SDO(2102.36mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2069.88mil,1555.118mil)(2069.88mil,1633.858mil) on Top Overlay And Pad LED37-SDO(2102.36mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,1633.858mil)(2542.32mil,1633.858mil) on Top Overlay And Pad LED38-SDI(2503.94mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,1555.118mil)(2536.42mil,1633.858mil) on Top Overlay And Pad LED38-SDI(2503.94mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,1555.118mil)(2536.42mil,1633.858mil) on Top Overlay And Pad LED38-CKI(2503.94mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,1555.118mil)(2542.32mil,1555.118mil) on Top Overlay And Pad LED38-GND(2503.94mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2536.42mil,1555.118mil)(2536.42mil,1633.858mil) on Top Overlay And Pad LED38-GND(2503.94mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,1555.118mil)(2542.32mil,1555.118mil) on Top Overlay And Pad LED38-VCC(2574.8mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,1555.118mil)(2542.32mil,1633.858mil) on Top Overlay And Pad LED38-VCC(2574.8mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,1555.118mil)(2542.32mil,1633.858mil) on Top Overlay And Pad LED38-CKO(2574.8mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2536.42mil,1633.858mil)(2542.32mil,1633.858mil) on Top Overlay And Pad LED38-SDO(2574.8mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2542.32mil,1555.118mil)(2542.32mil,1633.858mil) on Top Overlay And Pad LED38-SDO(2574.8mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,1633.858mil)(2995.076mil,1633.858mil) on Top Overlay And Pad LED39-SDI(2956.696mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,1555.118mil)(2989.176mil,1633.858mil) on Top Overlay And Pad LED39-SDI(2956.696mil,1624.018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,1555.118mil)(2989.176mil,1633.858mil) on Top Overlay And Pad LED39-CKI(2956.696mil,1594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Track (2989.176mil,1555.118mil)(2995.076mil,1555.118mil) on Top Overlay And Pad LED39-GND(2956.696mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Track (2989.176mil,1555.118mil)(2989.176mil,1633.858mil) on Top Overlay And Pad LED39-GND(2956.696mil,1564.958mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.845mil]
Rule Violations :769

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Via (2352.362mil,98.426mil) from Top Layer to Bottom Layer And Pad PT62-1(2421.26mil,83.662mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.338mil < 10mil) Between Via (1480.312mil,307.086mil) from Top Layer to Bottom Layer And Pad PT60-2(1476.378mil,231.299mil) on Top Layer [Top Solder] Mask Sliver [8.338mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.097mil < 10mil) Between Via (3425.19mil,511.81mil) from Top Layer to Bottom Layer And Pad PT56-1(3366.142mil,575.787mil) on Top Layer [Top Solder] Mask Sliver [7.097mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.961mil < 10mil) Between Via (1899.606mil,511.811mil) from Top Layer to Bottom Layer And Pad PT53-1(1948.819mil,575.787mil) on Top Layer [Top Solder] Mask Sliver [0.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.961mil < 10mil) Between Via (944.882mil,521.654mil) from Top Layer to Bottom Layer And Pad PT51-1(1003.937mil,575.787mil) on Top Layer [Top Solder] Mask Sliver [0.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Via (2352.362mil,1013.779mil) from Top Layer to Bottom Layer And Pad PT46-1(2421.26mil,1028.543mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Via (3366.142mil,1446.85mil) from Top Layer to Bottom Layer And Pad PT40-1(3366.142mil,1520.669mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.692mil < 10mil) Between Via (1879.921mil,1466.535mil) from Top Layer to Bottom Layer And Pad PT37-1(1948.819mil,1520.669mil) on Top Layer [Top Solder] Mask Sliver [9.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.367mil < 10mil) Between Via (531.495mil,1742.122mil) from Top Layer to Bottom Layer And Pad PT34-2(531.496mil,1668.307mil) on Top Layer [Top Solder] Mask Sliver [6.367mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Via (324.803mil,1446.85mil) from Top Layer to Bottom Layer And Pad PT33-1(295.276mil,1520.669mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Via (3346.456mil,2194.882mil) from Top Layer to Bottom Layer And Pad PT32-2(3366.142mil,2121.063mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.819mil < 10mil) Between Via (3308.115mil,1917.978mil) from Top Layer to Bottom Layer And Pad PT32-1(3366.142mil,1973.425mil) on Top Layer [Top Solder] Mask Sliver [0.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Via (2942.913mil,1988.189mil) from Top Layer to Bottom Layer And Pad PT31-1(2874.016mil,1973.425mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.366mil < 10mil) Between Via (314.96mil,2194.878mil) from Top Layer to Bottom Layer And Pad PT25-2(295.276mil,2121.063mil) on Top Layer [Top Solder] Mask Sliver [6.366mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Via (305.118mil,1899.606mil) from Top Layer to Bottom Layer And Pad PT25-1(295.276mil,1973.425mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2356.732mil,2480.152mil) from Top Layer to Bottom Layer And Pad PT22-1(2421.26mil,2465.551mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.961mil < 10mil) Between Via (1427.165mil,2401.575mil) from Top Layer to Bottom Layer And Pad PT20-1(1476.378mil,2465.551mil) on Top Layer [Top Solder] Mask Sliver [0.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.372mil < 10mil) Between Via (935.038mil,2450.782mil) from Top Layer to Bottom Layer And Pad PT19-1(1003.937mil,2465.551mil) on Top Layer [Top Solder] Mask Sliver [6.372mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.969mil < 10mil) Between Via (460mil,2478mil) from Top Layer to Bottom Layer And Pad PT18-1(531.496mil,2465.551mil) on Top Layer [Top Solder] Mask Sliver [8.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.962mil < 10mil) Between Via (590.552mil,2411.418mil) from Top Layer to Bottom Layer And Pad PT18-1(531.496mil,2465.551mil) on Top Layer [Top Solder] Mask Sliver [0.962mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Via (501.969mil,2391.732mil) from Top Layer to Bottom Layer And Pad PT18-1(531.496mil,2465.551mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Via (226.378mil,2440.945mil) from Top Layer to Bottom Layer And Pad PT17-1(295.276mil,2465.551mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.596mil < 10mil) Between Via (2826mil,3138mil) from Top Layer to Bottom Layer And Pad PT15-2(2874.016mil,3065.945mil) on Top Layer [Top Solder] Mask Sliver [7.596mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.375mil < 10mil) Between Via (2352.358mil,2893.695mil) from Top Layer to Bottom Layer And Pad PT14-1(2421.26mil,2918.307mil) on Top Layer [Top Solder] Mask Sliver [6.375mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.376mil < 10mil) Between Via (531.495mil,2844.483mil) from Top Layer to Bottom Layer And Pad PT10-1(531.496mil,2918.307mil) on Top Layer [Top Solder] Mask Sliver [6.376mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.961mil < 10mil) Between Via (236.22mil,2864.174mil) from Top Layer to Bottom Layer And Pad PT9-1(295.276mil,2918.307mil) on Top Layer [Top Solder] Mask Sliver [0.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Via (3435.039mil,3582.677mil) from Top Layer to Bottom Layer And Pad PT8-1(3366.142mil,3558.071mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.984mil < 10mil) Between Via (2410mil,3337mil) from Top Layer to Bottom Layer And Pad PT6-2(2421.26mil,3410.433mil) on Top Layer [Top Solder] Mask Sliver [5.984mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.339mil < 10mil) Between Via (2204.724mil,314.961mil) from Top Layer to Bottom Layer And Pad IR61-2(2135.827mil,314.961mil) on Top Layer [Top Solder] Mask Sliver [8.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.405mil < 10mil) Between Via (1480.312mil,307.086mil) from Top Layer to Bottom Layer And Pad IR60-1(1545.276mil,314.961mil) on Top Layer [Top Solder] Mask Sliver [4.405mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.858mil < 10mil) Between Via (3617mil,756mil) from Top Layer to Bottom Layer And Pad IR56-2(3553.15mil,807.087mil) on Top Layer [Top Solder] Mask Sliver [6.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.4mil < 10mil) Between Via (3415.347mil,875.982mil) from Top Layer to Bottom Layer And Pad IR56-1(3435.039mil,807.087mil) on Top Layer [Top Solder] Mask Sliver [4.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.4mil < 10mil) Between Via (2135.823mil,875.982mil) from Top Layer to Bottom Layer And Pad IR53-2(2135.827mil,807.087mil) on Top Layer [Top Solder] Mask Sliver [4.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.601mil < 10mil) Between Via (1239.77mil,875.984mil) from Top Layer to Bottom Layer And Pad IR51-2(1190.945mil,807.087mil) on Top Layer [Top Solder] Mask Sliver [8.601mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.399mil < 10mil) Between Via (2017.713mil,1328.737mil) from Top Layer to Bottom Layer And Pad IR45-1(2017.716mil,1259.843mil) on Top Layer [Top Solder] Mask Sliver [4.399mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.936mil < 10mil) Between Via (1720mil,1200mil) from Top Layer to Bottom Layer And Pad IR44-2(1663.386mil,1259.843mil) on Top Layer [Top Solder] Mask Sliver [5.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.365mil < 10mil) Between Via (1597mil,1203mil) from Top Layer to Bottom Layer And Pad IR44-1(1545.276mil,1259.843mil) on Top Layer [Top Solder] Mask Sliver [0.365mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.438mil < 10mil) Between Via (177.165mil,1318.895mil) from Top Layer to Bottom Layer And Pad IR41-1(226.378mil,1259.842mil) on Top Layer [Top Solder] Mask Sliver [0.438mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.774mil < 10mil) Between Via (2539.365mil,1820.862mil) from Top Layer to Bottom Layer And Pad IR38-1(2490.158mil,1751.969mil) on Top Layer [Top Solder] Mask Sliver [8.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.472mil < 10mil) Between Via (1217mil,1687mil) from Top Layer to Bottom Layer And Pad IR35-2(1190.945mil,1751.968mil) on Top Layer [Top Solder] Mask Sliver [0.472mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.209mil < 10mil) Between Via (777.559mil,1692.913mil) from Top Layer to Bottom Layer And Pad IR34-2(718.504mil,1751.968mil) on Top Layer [Top Solder] Mask Sliver [7.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.34mil < 10mil) Between Via (531.495mil,1742.122mil) from Top Layer to Bottom Layer And Pad IR34-1(600.394mil,1751.968mil) on Top Layer [Top Solder] Mask Sliver [8.34mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.901mil < 10mil) Between Via (3454.718mil,2283.46mil) from Top Layer to Bottom Layer And Pad IR32-1(3435.039mil,2211.063mil) on Top Layer [Top Solder] Mask Sliver [7.901mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.621mil < 10mil) Between Via (2196.466mil,2163.15mil) from Top Layer to Bottom Layer And Pad IR29-2(2135.827mil,2211.063mil) on Top Layer [Top Solder] Mask Sliver [2.621mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.78mil < 10mil) Between Via (2539.37mil,2765.748mil) from Top Layer to Bottom Layer And Pad IR22-1(2490.157mil,2696.851mil) on Top Layer [Top Solder] Mask Sliver [8.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.209mil < 10mil) Between Via (1250mil,2637.795mil) from Top Layer to Bottom Layer And Pad IR19-2(1190.945mil,2696.85mil) on Top Layer [Top Solder] Mask Sliver [7.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.209mil < 10mil) Between Via (777.559mil,2637.795mil) from Top Layer to Bottom Layer And Pad IR18-2(718.504mil,2696.85mil) on Top Layer [Top Solder] Mask Sliver [7.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.339mil < 10mil) Between Via (295.276mil,2726.378mil) from Top Layer to Bottom Layer And Pad IR17-1(226.378mil,2696.85mil) on Top Layer [Top Solder] Mask Sliver [8.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.535mil < 10mil) Between Via (2204.72mil,3120.073mil) from Top Layer to Bottom Layer And Pad IR13-2(2135.827mil,3159.449mil) on Top Layer [Top Solder] Mask Sliver [8.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.423mil < 10mil) Between Via (1971.536mil,3225mil) from Top Layer to Bottom Layer And Pad IR13-1(2017.716mil,3159.449mil) on Top Layer [Top Solder] Mask Sliver [4.423mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.439mil < 10mil) Between Via (1712.598mil,3218.504mil) from Top Layer to Bottom Layer And Pad IR12-2(1663.386mil,3159.449mil) on Top Layer [Top Solder] Mask Sliver [0.439mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.311mil < 10mil) Between Via (3513.773mil,3257.867mil) from Top Layer to Bottom Layer And Pad IR8-2(3553.15mil,3326.772mil) on Top Layer [Top Solder] Mask Sliver [5.311mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.534mil < 10mil) Between Via (2204.72mil,3366.135mil) from Top Layer to Bottom Layer And Pad IR5-2(2135.827mil,3326.772mil) on Top Layer [Top Solder] Mask Sliver [8.534mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2049.397mil,3260.276mil) from Top Layer to Bottom Layer And Pad IR5-1(2017.716mil,3326.772mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.209mil < 10mil) Between Via (1604.331mil,3267.716mil) from Top Layer to Bottom Layer And Pad IR4-2(1663.386mil,3326.772mil) on Top Layer [Top Solder] Mask Sliver [7.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.209mil < 10mil) Between Via (1604.331mil,3267.716mil) from Top Layer to Bottom Layer And Pad IR4-1(1545.276mil,3326.772mil) on Top Layer [Top Solder] Mask Sliver [7.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.763mil < 10mil) Between Via (1224mil,3399mil) from Top Layer to Bottom Layer And Pad IR3-2(1190.945mil,3326.772mil) on Top Layer [Top Solder] Mask Sliver [7.763mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.496mil < 10mil) Between Via (1257mil,3347mil) from Top Layer to Bottom Layer And Pad IR3-2(1190.945mil,3326.772mil) on Top Layer [Top Solder] Mask Sliver [5.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.728mil < 10mil) Between Via (167.323mil,3277.559mil) from Top Layer to Bottom Layer And Pad IR1-2(108.268mil,3326.772mil) on Top Layer [Top Solder] Mask Sliver [1.728mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.728mil < 10mil) Between Via (167.323mil,3277.559mil) from Top Layer to Bottom Layer And Pad IR1-1(226.378mil,3326.772mil) on Top Layer [Top Solder] Mask Sliver [1.728mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C4-1(4167.312mil,151.572mil) on Top Layer And Pad C4-2(4167.312mil,190.943mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C3-1(4088.572mil,151.572mil) on Top Layer And Pad C3-2(4088.572mil,190.943mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C2-1(4009.832mil,151.572mil) on Top Layer And Pad C2-2(4009.832mil,190.943mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C1-1(3931.092mil,151.572mil) on Top Layer And Pad C1-2(3931.092mil,190.943mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED1-CKI(141.736mil,3484.252mil) on Top Layer And Pad LED1-SDI(141.736mil,3513.782mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED1-GND(141.736mil,3454.722mil) on Top Layer And Pad LED1-CKI(141.736mil,3484.252mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.845mil < 10mil) Between Via (111mil,3411mil) from Top Layer to Bottom Layer And Pad LED1-GND(141.736mil,3454.722mil) on Top Layer [Top Solder] Mask Sliver [3.845mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED1-CKO(212.596mil,3484.252mil) on Top Layer And Pad LED1-VCC(212.596mil,3454.722mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.189mil < 10mil) Between Via (185mil,3408mil) from Top Layer to Bottom Layer And Pad LED1-VCC(212.596mil,3454.722mil) on Top Layer [Top Solder] Mask Sliver [6.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED1-SDO(212.596mil,3513.782mil) on Top Layer And Pad LED1-CKO(212.596mil,3484.252mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED2-CKI(614.176mil,3464.566mil) on Top Layer And Pad LED2-SDI(614.176mil,3494.096mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.348mil < 10mil) Between Via (590.552mil,3543.308mil) from Top Layer to Bottom Layer And Pad LED2-SDI(614.176mil,3494.096mil) on Top Layer [Top Solder] Mask Sliver [8.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED2-GND(614.176mil,3435.036mil) on Top Layer And Pad LED2-CKI(614.176mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED2-CKO(685.036mil,3464.566mil) on Top Layer And Pad LED2-VCC(685.036mil,3435.036mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED2-SDO(685.036mil,3494.096mil) on Top Layer And Pad LED2-CKO(685.036mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED3-CKI(1086.618mil,3464.566mil) on Top Layer And Pad LED3-SDI(1086.618mil,3494.096mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED3-GND(1086.618mil,3435.036mil) on Top Layer And Pad LED3-CKI(1086.618mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED3-CKO(1157.478mil,3464.566mil) on Top Layer And Pad LED3-VCC(1157.478mil,3435.036mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED3-SDO(1157.478mil,3494.096mil) on Top Layer And Pad LED3-CKO(1157.478mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED4-CKI(1559.058mil,3464.566mil) on Top Layer And Pad LED4-SDI(1559.058mil,3494.096mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED4-GND(1559.058mil,3435.036mil) on Top Layer And Pad LED4-CKI(1559.058mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED4-CKO(1629.918mil,3464.566mil) on Top Layer And Pad LED4-VCC(1629.918mil,3435.036mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED4-SDO(1629.918mil,3494.096mil) on Top Layer And Pad LED4-CKO(1629.918mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED5-CKI(2031.5mil,3464.566mil) on Top Layer And Pad LED5-SDI(2031.5mil,3494.096mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED5-GND(2031.5mil,3435.036mil) on Top Layer And Pad LED5-CKI(2031.5mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED5-CKO(2102.36mil,3464.566mil) on Top Layer And Pad LED5-VCC(2102.36mil,3435.036mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED5-SDO(2102.36mil,3494.096mil) on Top Layer And Pad LED5-CKO(2102.36mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED6-CKI(2503.94mil,3464.566mil) on Top Layer And Pad LED6-SDI(2503.94mil,3494.096mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED6-GND(2503.94mil,3435.036mil) on Top Layer And Pad LED6-CKI(2503.94mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED6-CKO(2574.8mil,3464.566mil) on Top Layer And Pad LED6-VCC(2574.8mil,3435.036mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED6-SDO(2574.8mil,3494.096mil) on Top Layer And Pad LED6-CKO(2574.8mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED7-CKI(2956.696mil,3464.566mil) on Top Layer And Pad LED7-SDI(2956.696mil,3494.096mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED7-GND(2956.696mil,3435.036mil) on Top Layer And Pad LED7-CKI(2956.696mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED7-CKO(3027.556mil,3464.566mil) on Top Layer And Pad LED7-VCC(3027.556mil,3435.036mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED7-SDO(3027.556mil,3494.096mil) on Top Layer And Pad LED7-CKO(3027.556mil,3464.566mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED8-CKI(3448.822mil,3484.252mil) on Top Layer And Pad LED8-SDI(3448.822mil,3513.782mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED8-GND(3448.822mil,3454.722mil) on Top Layer And Pad LED8-CKI(3448.822mil,3484.252mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED8-CKO(3519.682mil,3484.252mil) on Top Layer And Pad LED8-VCC(3519.682mil,3454.722mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.347mil < 10mil) Between Via (3543.307mil,3405.512mil) from Top Layer to Bottom Layer And Pad LED8-VCC(3519.682mil,3454.722mil) on Top Layer [Top Solder] Mask Sliver [8.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED8-SDO(3519.682mil,3513.782mil) on Top Layer And Pad LED8-CKO(3519.682mil,3484.252mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED16-CKI(3519.682mil,3011.812mil) on Top Layer And Pad LED16-SDI(3519.682mil,2982.282mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED16-GND(3519.682mil,3041.342mil) on Top Layer And Pad LED16-CKI(3519.682mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED16-CKO(3448.822mil,3011.812mil) on Top Layer And Pad LED16-VCC(3448.822mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED16-SDO(3448.822mil,2982.282mil) on Top Layer And Pad LED16-CKO(3448.822mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED15-CKI(3027.556mil,3011.812mil) on Top Layer And Pad LED15-SDI(3027.556mil,2982.282mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED15-GND(3027.556mil,3041.342mil) on Top Layer And Pad LED15-CKI(3027.556mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED15-CKO(2956.696mil,3011.812mil) on Top Layer And Pad LED15-VCC(2956.696mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED15-SDO(2956.696mil,2982.282mil) on Top Layer And Pad LED15-CKO(2956.696mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED14-CKI(2574.8mil,3011.812mil) on Top Layer And Pad LED14-SDI(2574.8mil,2982.282mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED14-GND(2574.8mil,3041.342mil) on Top Layer And Pad LED14-CKI(2574.8mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.446mil < 10mil) Between Via (2549.213mil,3090.551mil) from Top Layer to Bottom Layer And Pad LED14-GND(2574.8mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [8.446mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED14-CKO(2503.94mil,3011.812mil) on Top Layer And Pad LED14-VCC(2503.94mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED14-SDO(2503.94mil,2982.282mil) on Top Layer And Pad LED14-CKO(2503.94mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED13-CKI(2102.36mil,3011.812mil) on Top Layer And Pad LED13-SDI(2102.36mil,2982.282mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED13-GND(2102.36mil,3041.342mil) on Top Layer And Pad LED13-CKI(2102.36mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.263mil < 10mil) Between Via (2070mil,3084mil) from Top Layer to Bottom Layer And Pad LED13-GND(2102.36mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [3.263mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED13-CKO(2031.5mil,3011.812mil) on Top Layer And Pad LED13-VCC(2031.5mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.601mil < 10mil) Between Via (2070mil,3084mil) from Top Layer to Bottom Layer And Pad LED13-VCC(2031.5mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [5.601mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED13-SDO(2031.5mil,2982.282mil) on Top Layer And Pad LED13-CKO(2031.5mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED12-CKI(1629.918mil,3011.812mil) on Top Layer And Pad LED12-SDI(1629.918mil,2982.282mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED12-GND(1629.918mil,3041.342mil) on Top Layer And Pad LED12-CKI(1629.918mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED12-CKO(1559.058mil,3011.812mil) on Top Layer And Pad LED12-VCC(1559.058mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED12-SDO(1559.058mil,2982.282mil) on Top Layer And Pad LED12-CKO(1559.058mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED11-CKI(1157.478mil,3011.812mil) on Top Layer And Pad LED11-SDI(1157.478mil,2982.282mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED11-GND(1157.478mil,3041.342mil) on Top Layer And Pad LED11-CKI(1157.478mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED11-CKO(1086.618mil,3011.812mil) on Top Layer And Pad LED11-VCC(1086.618mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED11-SDO(1086.618mil,2982.282mil) on Top Layer And Pad LED11-CKO(1086.618mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED10-CKI(685.036mil,3011.812mil) on Top Layer And Pad LED10-SDI(685.036mil,2982.282mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED10-GND(685.036mil,3041.342mil) on Top Layer And Pad LED10-CKI(685.036mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED10-CKO(614.176mil,3011.812mil) on Top Layer And Pad LED10-VCC(614.176mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED10-SDO(614.176mil,2982.282mil) on Top Layer And Pad LED10-CKO(614.176mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED9-CKI(212.596mil,3011.812mil) on Top Layer And Pad LED9-SDI(212.596mil,2982.282mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED9-GND(212.596mil,3041.342mil) on Top Layer And Pad LED9-CKI(212.596mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED9-CKO(141.736mil,3011.812mil) on Top Layer And Pad LED9-VCC(141.736mil,3041.342mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED9-SDO(141.736mil,2982.282mil) on Top Layer And Pad LED9-CKO(141.736mil,3011.812mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED17-CKI(141.736mil,2539.37mil) on Top Layer And Pad LED17-SDI(141.736mil,2568.9mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED17-GND(141.736mil,2509.84mil) on Top Layer And Pad LED17-CKI(141.736mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED17-CKO(212.596mil,2539.37mil) on Top Layer And Pad LED17-VCC(212.596mil,2509.84mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED17-SDO(212.596mil,2568.9mil) on Top Layer And Pad LED17-CKO(212.596mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED18-CKI(614.176mil,2539.37mil) on Top Layer And Pad LED18-SDI(614.176mil,2568.9mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED18-GND(614.176mil,2509.84mil) on Top Layer And Pad LED18-CKI(614.176mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED18-CKO(685.036mil,2539.37mil) on Top Layer And Pad LED18-VCC(685.036mil,2509.84mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED18-SDO(685.036mil,2568.9mil) on Top Layer And Pad LED18-CKO(685.036mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED19-CKI(1086.618mil,2539.37mil) on Top Layer And Pad LED19-SDI(1086.618mil,2568.9mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED19-GND(1086.618mil,2509.84mil) on Top Layer And Pad LED19-CKI(1086.618mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED19-CKO(1157.478mil,2539.37mil) on Top Layer And Pad LED19-VCC(1157.478mil,2509.84mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED19-SDO(1157.478mil,2568.9mil) on Top Layer And Pad LED19-CKO(1157.478mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED20-CKI(1559.058mil,2539.37mil) on Top Layer And Pad LED20-SDI(1559.058mil,2568.9mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED20-GND(1559.058mil,2509.84mil) on Top Layer And Pad LED20-CKI(1559.058mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED20-CKO(1629.918mil,2539.37mil) on Top Layer And Pad LED20-VCC(1629.918mil,2509.84mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED20-SDO(1629.918mil,2568.9mil) on Top Layer And Pad LED20-CKO(1629.918mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED21-CKI(2031.5mil,2539.37mil) on Top Layer And Pad LED21-SDI(2031.5mil,2568.9mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED21-GND(2031.5mil,2509.84mil) on Top Layer And Pad LED21-CKI(2031.5mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED21-CKO(2102.36mil,2539.37mil) on Top Layer And Pad LED21-VCC(2102.36mil,2509.84mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED21-SDO(2102.36mil,2568.9mil) on Top Layer And Pad LED21-CKO(2102.36mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED22-CKI(2503.94mil,2539.37mil) on Top Layer And Pad LED22-SDI(2503.94mil,2568.9mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED22-GND(2503.94mil,2509.84mil) on Top Layer And Pad LED22-CKI(2503.94mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED22-CKO(2574.8mil,2539.37mil) on Top Layer And Pad LED22-VCC(2574.8mil,2509.84mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED22-SDO(2574.8mil,2568.9mil) on Top Layer And Pad LED22-CKO(2574.8mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED23-CKI(2956.696mil,2539.37mil) on Top Layer And Pad LED23-SDI(2956.696mil,2568.9mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED23-GND(2956.696mil,2509.84mil) on Top Layer And Pad LED23-CKI(2956.696mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED23-CKO(3027.556mil,2539.37mil) on Top Layer And Pad LED23-VCC(3027.556mil,2509.84mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.197mil < 10mil) Between Via (3080.708mil,2480.316mil) from Top Layer to Bottom Layer And Pad LED23-VCC(3027.556mil,2509.84mil) on Top Layer [Top Solder] Mask Sliver [6.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED23-SDO(3027.556mil,2568.9mil) on Top Layer And Pad LED23-CKO(3027.556mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED24-CKI(3448.822mil,2539.37mil) on Top Layer And Pad LED24-SDI(3448.822mil,2568.9mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED24-GND(3448.822mil,2509.84mil) on Top Layer And Pad LED24-CKI(3448.822mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED24-CKO(3519.682mil,2539.37mil) on Top Layer And Pad LED24-VCC(3519.682mil,2509.84mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED24-SDO(3519.682mil,2568.9mil) on Top Layer And Pad LED24-CKO(3519.682mil,2539.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED32-CKI(3519.682mil,2066.93mil) on Top Layer And Pad LED32-SDI(3519.682mil,2037.4mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED32-GND(3519.682mil,2096.46mil) on Top Layer And Pad LED32-CKI(3519.682mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED32-CKO(3448.822mil,2066.93mil) on Top Layer And Pad LED32-VCC(3448.822mil,2096.46mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED32-SDO(3448.822mil,2037.4mil) on Top Layer And Pad LED32-CKO(3448.822mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED31-CKI(3027.556mil,2066.93mil) on Top Layer And Pad LED31-SDI(3027.556mil,2037.4mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED31-GND(3027.556mil,2096.46mil) on Top Layer And Pad LED31-CKI(3027.556mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED31-CKO(2956.696mil,2066.93mil) on Top Layer And Pad LED31-VCC(2956.696mil,2096.46mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED31-SDO(2956.696mil,2037.4mil) on Top Layer And Pad LED31-CKO(2956.696mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.336mil < 10mil) Between Via (2942.913mil,1988.189mil) from Top Layer to Bottom Layer And Pad LED31-SDO(2956.696mil,2037.4mil) on Top Layer [Top Solder] Mask Sliver [8.336mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED30-CKI(2574.8mil,2066.93mil) on Top Layer And Pad LED30-SDI(2574.8mil,2037.4mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED30-GND(2574.8mil,2096.46mil) on Top Layer And Pad LED30-CKI(2574.8mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED30-CKO(2503.94mil,2066.93mil) on Top Layer And Pad LED30-VCC(2503.94mil,2096.46mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED30-SDO(2503.94mil,2037.4mil) on Top Layer And Pad LED30-CKO(2503.94mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED29-CKI(2102.36mil,2066.93mil) on Top Layer And Pad LED29-SDI(2102.36mil,2037.4mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED29-GND(2102.36mil,2096.46mil) on Top Layer And Pad LED29-CKI(2102.36mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED29-CKO(2031.5mil,2066.93mil) on Top Layer And Pad LED29-VCC(2031.5mil,2096.46mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED29-SDO(2031.5mil,2037.4mil) on Top Layer And Pad LED29-CKO(2031.5mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED28-CKI(1629.918mil,2066.93mil) on Top Layer And Pad LED28-SDI(1629.918mil,2037.4mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED28-GND(1629.918mil,2096.46mil) on Top Layer And Pad LED28-CKI(1629.918mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED28-CKO(1559.058mil,2066.93mil) on Top Layer And Pad LED28-VCC(1559.058mil,2096.46mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED28-SDO(1559.058mil,2037.4mil) on Top Layer And Pad LED28-CKO(1559.058mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED27-CKI(1157.478mil,2066.93mil) on Top Layer And Pad LED27-SDI(1157.478mil,2037.4mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED27-GND(1157.478mil,2096.46mil) on Top Layer And Pad LED27-CKI(1157.478mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED27-CKO(1086.618mil,2066.93mil) on Top Layer And Pad LED27-VCC(1086.618mil,2096.46mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED27-SDO(1086.618mil,2037.4mil) on Top Layer And Pad LED27-CKO(1086.618mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED26-CKI(685.036mil,2066.93mil) on Top Layer And Pad LED26-SDI(685.036mil,2037.4mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED26-GND(685.036mil,2096.46mil) on Top Layer And Pad LED26-CKI(685.036mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.367mil < 10mil) Between Via (742mil,2111mil) from Top Layer to Bottom Layer And Pad LED26-GND(685.036mil,2096.46mil) on Top Layer [Top Solder] Mask Sliver [5.367mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED26-CKO(614.176mil,2066.93mil) on Top Layer And Pad LED26-VCC(614.176mil,2096.46mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED26-SDO(614.176mil,2037.4mil) on Top Layer And Pad LED26-CKO(614.176mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED25-CKI(212.596mil,2066.93mil) on Top Layer And Pad LED25-SDI(212.596mil,2037.4mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED25-GND(212.596mil,2096.46mil) on Top Layer And Pad LED25-CKI(212.596mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED25-CKO(141.736mil,2066.93mil) on Top Layer And Pad LED25-VCC(141.736mil,2096.46mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED25-SDO(141.736mil,2037.4mil) on Top Layer And Pad LED25-CKO(141.736mil,2066.93mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED33-CKI(141.736mil,1594.488mil) on Top Layer And Pad LED33-SDI(141.736mil,1624.018mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED33-GND(141.736mil,1564.958mil) on Top Layer And Pad LED33-CKI(141.736mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED33-CKO(212.596mil,1594.488mil) on Top Layer And Pad LED33-VCC(212.596mil,1564.958mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED33-SDO(212.596mil,1624.018mil) on Top Layer And Pad LED33-CKO(212.596mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED34-CKI(614.176mil,1594.488mil) on Top Layer And Pad LED34-SDI(614.176mil,1624.018mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED34-GND(614.176mil,1564.958mil) on Top Layer And Pad LED34-CKI(614.176mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED34-CKO(685.036mil,1594.488mil) on Top Layer And Pad LED34-VCC(685.036mil,1564.958mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED34-SDO(685.036mil,1624.018mil) on Top Layer And Pad LED34-CKO(685.036mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED35-CKI(1086.618mil,1594.488mil) on Top Layer And Pad LED35-SDI(1086.618mil,1624.018mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED35-GND(1086.618mil,1564.958mil) on Top Layer And Pad LED35-CKI(1086.618mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED35-CKO(1157.478mil,1594.488mil) on Top Layer And Pad LED35-VCC(1157.478mil,1564.958mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED35-SDO(1157.478mil,1624.018mil) on Top Layer And Pad LED35-CKO(1157.478mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED36-CKI(1559.058mil,1594.488mil) on Top Layer And Pad LED36-SDI(1559.058mil,1624.018mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED36-GND(1559.058mil,1564.958mil) on Top Layer And Pad LED36-CKI(1559.058mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED36-CKO(1629.918mil,1594.488mil) on Top Layer And Pad LED36-VCC(1629.918mil,1564.958mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED36-SDO(1629.918mil,1624.018mil) on Top Layer And Pad LED36-CKO(1629.918mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED37-CKI(2031.5mil,1594.488mil) on Top Layer And Pad LED37-SDI(2031.5mil,1624.018mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED37-GND(2031.5mil,1564.958mil) on Top Layer And Pad LED37-CKI(2031.5mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED37-CKO(2102.36mil,1594.488mil) on Top Layer And Pad LED37-VCC(2102.36mil,1564.958mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED37-SDO(2102.36mil,1624.018mil) on Top Layer And Pad LED37-CKO(2102.36mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED38-CKI(2503.94mil,1594.488mil) on Top Layer And Pad LED38-SDI(2503.94mil,1624.018mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED38-GND(2503.94mil,1564.958mil) on Top Layer And Pad LED38-CKI(2503.94mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED38-CKO(2574.8mil,1594.488mil) on Top Layer And Pad LED38-VCC(2574.8mil,1564.958mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED38-SDO(2574.8mil,1624.018mil) on Top Layer And Pad LED38-CKO(2574.8mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED39-CKI(2956.696mil,1594.488mil) on Top Layer And Pad LED39-SDI(2956.696mil,1624.018mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad LED39-GND(2956.696mil,1564.958mil) on Top Layer And Pad LED39-CKI(2956.696mil,1594.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.338mil < 10mil) Between Via (2962.593mil,1515.745mil) from Top Layer to Bottom Layer And Pad LED39-GND(2956.696mil,1564.958mil) on Top Layer [Top Solder] Mask Sliver [8.338mil]
Rule Violations :229

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (2246.276mil,1951mil)(2734mil,1951mil) on Top Layer And Pad PT30-1(2421.26mil,1973.425mil) on Top Layer 
Rule Violations :1

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Track (2246.276mil,1951mil)(2734mil,1951mil) on Top Layer And Pad PT30-1(2421.26mil,1973.425mil) on Top Layer Location : [X = 3421.26mil][Y = 2951mil]
Rule Violations :1


Violations Detected : 1000
Time Elapsed        : 00:00:02