// Seed: 4038612656
module module_0 (
    id_1
);
  input wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2 * id_2;
  wire id_3;
  module_0 modCall_1 (id_3);
endmodule
module module_2 ();
  assign id_1 = ~id_1;
endmodule
module module_3 (
    input  tri0 id_0,
    output wire id_1
);
  supply0 id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_4;
  assign id_3 = id_4[1 : 1];
  logic [7:0] id_5;
  always @(1 or posedge 1) id_5[1] = id_4[1 : 1];
  assign id_3 = 1;
  id_6(
      .id_0(1 - id_1)
  );
endmodule
