Contexts, Issue Width, ALUs, MULs, LSUs, Banks, Cycles, Decode Stalls, NOPs, Memory Ops
1,1,1,1,1,1,105361,9739,32036,0
1,2,1,1,1,1,97932,12043,34341,0
1,2,1,1,2,1,97936,12043,34341,3
1,2,1,1,2,2,97934,12045,34341,1
1,2,1,2,1,1,97932,12043,34341,0
1,2,1,2,2,1,97936,12043,34341,3
1,2,1,2,2,2,97934,12045,34341,1
1,2,2,1,1,1,95876,12043,36390,0
1,2,2,1,2,1,95878,12041,36390,3
1,2,2,1,2,2,95876,12043,36390,1
1,2,2,2,1,1,95876,12043,36390,0
1,2,2,2,2,1,95878,12041,36390,3
1,2,2,2,2,2,95876,12043,36390,1
1,4,2,1,1,1,86652,4869,36390,0
1,4,2,1,2,1,86656,4868,36390,3
1,4,2,1,2,2,86651,4869,36390,1
1,4,2,2,1,1,86652,4869,36390,0
1,4,2,2,2,1,86656,4868,36390,3
1,4,2,2,2,2,86651,4869,36390,1
1,4,3,1,1,1,86650,4868,36390,0
1,4,3,1,2,1,86655,4868,36390,3
1,4,3,1,2,2,86650,4869,36390,1
1,4,3,2,1,1,86650,4868,36390,0
1,4,3,2,2,1,86655,4868,36390,3
1,4,3,2,2,2,86650,4869,36390,1
1,4,4,1,1,1,86650,4868,36390,0
1,4,4,1,2,1,86655,4868,36390,3
1,4,4,1,2,2,86650,4869,36390,1
1,4,4,2,1,1,86650,4868,36390,0
1,4,4,2,2,1,86655,4868,36390,3
1,4,4,2,2,2,86650,4869,36390,1
