{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636644373299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636644373304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 23:26:13 2021 " "Processing started: Thu Nov 11 23:26:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636644373304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644373304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6_2 -c LAB6_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6_2 -c LAB6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644373304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636644373825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636644373826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_week2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_week2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_week2 " "Found entity 1: testbench_week2" {  } { { "testbench_week2.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/testbench_week2.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_week1(1).sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_week1(1).sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench_week1(1).sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/testbench_week1(1).sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_slc " "Found entity 1: my_slc" {  } { { "slc3.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.sv 4 4 " "Found 4 design units, including 4 entities, in source file sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT4 " "Found entity 1: SEXT4" {  } { { "SEXT.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/SEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380930 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEXT5 " "Found entity 2: SEXT5" {  } { { "SEXT.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/SEXT.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380930 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEXT8 " "Found entity 3: SEXT8" {  } { { "SEXT.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/SEXT.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380930 ""} { "Info" "ISGN_ENTITY_NAME" "4 SEXT10 " "Found entity 4: SEXT10" {  } { { "SEXT.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/SEXT.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 4 4 " "Found 4 design units, including 4 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380940 ""} { "Info" "ISGN_ENTITY_NAME" "2 Register12 " "Found entity 2: Register12" {  } { { "Register.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Register.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380940 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register3 " "Found entity 3: Register3" {  } { { "Register.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Register.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380940 ""} { "Info" "ISGN_ENTITY_NAME" "4 MYDFF " "Found entity 4: MYDFF" {  } { { "Register.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Register.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp.sv 1 1 " "Found 1 design units, including 1 entities, in source file nzp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "NZP.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/NZP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380944 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux.sv(47) " "Verilog HDL warning at Mux.sv(47): extended using \"x\" or \"z\"" {  } { { "Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636644380948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux.sv(66) " "Verilog HDL warning at Mux.sv(66): extended using \"x\" or \"z\"" {  } { { "Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636644380948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 5 5 " "Found 5 design units, including 5 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380952 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX3_1 " "Found entity 2: MUX3_1" {  } { { "Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380952 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX4_1 " "Found entity 3: MUX4_1" {  } { { "Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380952 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX4_1_16b " "Found entity 4: MUX4_1_16b" {  } { { "Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380952 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX2_1_3b " "Found entity 5: MUX2_1_3b" {  } { { "Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380967 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636644380970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter_load " "Found entity 1: up_counter_load" {  } { { "counter.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636644380984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644380984 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SEXTIR4OUT datapath.sv(146) " "Verilog HDL Implicit Net warning at datapath.sv(146): created implicit net for \"SEXTIR4OUT\"" {  } { { "datapath.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644380985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636644381035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_slc my_slc:my_slc " "Elaborating entity \"my_slc\" for hierarchy \"my_slc:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver my_slc:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"my_slc:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/slc3.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath my_slc:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"my_slc:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/slc3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register12 my_slc:my_slc\|datapath:d0\|Register12:LED_reg " "Elaborating entity \"Register12\" for hierarchy \"my_slc:my_slc\|datapath:d0\|Register12:LED_reg\"" {  } { { "datapath.sv" "LED_reg" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register my_slc:my_slc\|datapath:d0\|Register:MAR_RE " "Elaborating entity \"Register\" for hierarchy \"my_slc:my_slc\|datapath:d0\|Register:MAR_RE\"" {  } { { "datapath.sv" "MAR_RE" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3_1 my_slc:my_slc\|datapath:d0\|MUX3_1:PC_MUX " "Elaborating entity \"MUX3_1\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX3_1:PC_MUX\"" {  } { { "datapath.sv" "PC_MUX" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 my_slc:my_slc\|datapath:d0\|MUX2_1:MDR_MUX " "Elaborating entity \"MUX2_1\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX2_1:MDR_MUX\"" {  } { { "datapath.sv" "MDR_MUX" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 my_slc:my_slc\|datapath:d0\|MUX4_1:Bus_Gate " "Elaborating entity \"MUX4_1\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX4_1:Bus_Gate\"" {  } { { "datapath.sv" "Bus_Gate" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381079 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux.sv(42) " "Verilog HDL Case Statement information at Mux.sv(42): all case item expressions in this case statement are onehot" {  } { { "Mux.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/Mux.sv" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1636644381080 "|lab6_toplevel|my_slc:my_slc|datapath:d0|MUX4_1:Bus_Gate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_16b my_slc:my_slc\|datapath:d0\|MUX4_1_16b:ADDR2_MUX " "Elaborating entity \"MUX4_1_16b\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX4_1_16b:ADDR2_MUX\"" {  } { { "datapath.sv" "ADDR2_MUX" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1_3b my_slc:my_slc\|datapath:d0\|MUX2_1_3b:SR1_MUX " "Elaborating entity \"MUX2_1_3b\" for hierarchy \"my_slc:my_slc\|datapath:d0\|MUX2_1_3b:SR1_MUX\"" {  } { { "datapath.sv" "SR1_MUX" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU my_slc:my_slc\|datapath:d0\|ALU:MYALU " "Elaborating entity \"ALU\" for hierarchy \"my_slc:my_slc\|datapath:d0\|ALU:MYALU\"" {  } { { "datapath.sv" "MYALU" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file my_slc:my_slc\|datapath:d0\|Register_file:my_register " "Elaborating entity \"Register_file\" for hierarchy \"my_slc:my_slc\|datapath:d0\|Register_file:my_register\"" {  } { { "datapath.sv" "my_register" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT10 my_slc:my_slc\|datapath:d0\|SEXT10:SEXTADDR10 " "Elaborating entity \"SEXT10\" for hierarchy \"my_slc:my_slc\|datapath:d0\|SEXT10:SEXTADDR10\"" {  } { { "datapath.sv" "SEXTADDR10" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT8 my_slc:my_slc\|datapath:d0\|SEXT8:SEXTADDR8 " "Elaborating entity \"SEXT8\" for hierarchy \"my_slc:my_slc\|datapath:d0\|SEXT8:SEXTADDR8\"" {  } { { "datapath.sv" "SEXTADDR8" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT5 my_slc:my_slc\|datapath:d0\|SEXT5:SEXTADDR5 " "Elaborating entity \"SEXT5\" for hierarchy \"my_slc:my_slc\|datapath:d0\|SEXT5:SEXTADDR5\"" {  } { { "datapath.sv" "SEXTADDR5" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT4 my_slc:my_slc\|datapath:d0\|SEXT4:SEXTADDR4 " "Elaborating entity \"SEXT4\" for hierarchy \"my_slc:my_slc\|datapath:d0\|SEXT4:SEXTADDR4\"" {  } { { "datapath.sv" "SEXTADDR4" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP my_slc:my_slc\|datapath:d0\|NZP:nzp " "Elaborating entity \"NZP\" for hierarchy \"my_slc:my_slc\|datapath:d0\|NZP:nzp\"" {  } { { "datapath.sv" "nzp" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/datapath.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register3 my_slc:my_slc\|datapath:d0\|NZP:nzp\|Register3:nzp " "Elaborating entity \"Register3\" for hierarchy \"my_slc:my_slc\|datapath:d0\|NZP:nzp\|Register3:nzp\"" {  } { { "NZP.sv" "nzp" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/NZP.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYDFF my_slc:my_slc\|datapath:d0\|NZP:nzp\|MYDFF:dff " "Elaborating entity \"MYDFF\" for hierarchy \"my_slc:my_slc\|datapath:d0\|NZP:nzp\|MYDFF:dff\"" {  } { { "NZP.sv" "dff" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/NZP.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO my_slc:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"my_slc:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/slc3.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate my_slc:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"my_slc:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/slc3.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU my_slc:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"my_slc:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/slc3.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381114 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636644381114 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644381116 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636644381661 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636644381797 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636644381797 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636644381797 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636644381797 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636644381797 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636644381797 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE_385/LAB6_2/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636644381797 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636644381797 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636644381862 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636644382332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Howar/Desktop/ECE_385/LAB6_2/output_files/LAB6_2.map.smsg " "Generated suppressed messages file C:/Users/Howar/Desktop/ECE_385/LAB6_2/output_files/LAB6_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644382366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636644382462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636644382462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "789 " "Implemented 789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636644382526 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636644382526 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1636644382526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "660 " "Implemented 660 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636644382526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636644382526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636644382540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 23:26:22 2021 " "Processing ended: Thu Nov 11 23:26:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636644382540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636644382540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636644382540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636644382540 ""}
