Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0b18ed8bda74636bdf1522575c0f5b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 5 into 'tled' is out of bounds [D:/hbat_win_vscode/vivado/project_5/project_5.srcs/sources_1/new/main.v:64]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/hbat_win_vscode/vivado/project_5/project_5.srcs/sources_1/new/key_vibration.v" Line 1. Module key_vibration doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/hbat_win_vscode/vivado/project_5/project_5.srcs/sources_1/new/hexseg.v" Line 1. Module hexseg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.time_adv
Compiling module xil_defaultlib.key_vibration
Compiling module xil_defaultlib.hexseg
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
