// Seed: 4140483531
module module_0 (
    input wor  id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3
);
  always @(posedge 1 or id_0) id_5 <= 1;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1
);
  wor id_3;
  assign id_0 = id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
module module_2 (
    input tri0  id_0,
    input logic id_1
);
  reg id_3;
  module_0(
      id_0, id_0, id_0, id_0
  );
  always @* begin
    id_3 = 1'h0;
    id_3 <= id_1;
  end
endmodule
