<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1">
  <title>RISC -V N Extensions - SoByte</title>
  <meta name="renderer" content="webkit" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>

<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />

<meta name="theme-color" content="#f8f5ec" />
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">


<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js?client=ca-pub-6356451834813761" crossorigin="anonymous"></script>


<script async src="https://www.googletagmanager.com/gtag/js?id=G-E8GRRGBTEZ"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-E8GRRGBTEZ');
</script>


<meta name="author" content="" /><meta name="description" content="Added CSRs User status register (ustatus) 1 2 3 4 5 6  UXLEN-1 5 4 3 1 0 ┌────────┬──────┬──────┬─────┐ │ WPRI │ UPIE │ WPRI │ UIE │ └────────┴──────┴──────┴─────┘ UXLEN-5 1 3 1   ustatus is a UXLEN bit-long read/write register that records and controls the current operating status of the hardware thread.
User-state interrupts are disabled when the user-state interrupt enable bit UIE is zero. In order to provide atomicity to the user-state fall-in handler, the value in UIE is copied to UPIE when a user-state interrupt occurs, and UIE is set to zero." /><meta name="keywords" content="Risc" />






<meta name="generator" content="Hugo 0.92.2 with theme even" />


<link rel="canonical" href="https://www.sobyte.net/post/2022-01/risc-v-n-extensions/" />
<link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
<link rel="manifest" href="/manifest.json">
<link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5">



<link href="/sass/main.min.f92fd13721ddf72129410fd8250e73152cc6f2438082b6c0208dc24ee7c13fc4.css" rel="stylesheet">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css" integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin="anonymous">


<meta property="og:title" content="RISC -V N Extensions" />
<meta property="og:description" content="Added CSRs User status register (ustatus) 1 2 3 4 5 6  UXLEN-1 5 4 3 1 0 ┌────────┬──────┬──────┬─────┐ │ WPRI │ UPIE │ WPRI │ UIE │ └────────┴──────┴──────┴─────┘ UXLEN-5 1 3 1   ustatus is a UXLEN bit-long read/write register that records and controls the current operating status of the hardware thread.
User-state interrupts are disabled when the user-state interrupt enable bit UIE is zero. In order to provide atomicity to the user-state fall-in handler, the value in UIE is copied to UPIE when a user-state interrupt occurs, and UIE is set to zero." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://www.sobyte.net/post/2022-01/risc-v-n-extensions/" /><meta property="article:section" content="post" />
<meta property="article:published_time" content="2022-01-09T10:20:57+08:00" />
<meta property="article:modified_time" content="2022-01-09T10:20:57+08:00" />

<meta itemprop="name" content="RISC -V N Extensions">
<meta itemprop="description" content="Added CSRs User status register (ustatus) 1 2 3 4 5 6  UXLEN-1 5 4 3 1 0 ┌────────┬──────┬──────┬─────┐ │ WPRI │ UPIE │ WPRI │ UIE │ └────────┴──────┴──────┴─────┘ UXLEN-5 1 3 1   ustatus is a UXLEN bit-long read/write register that records and controls the current operating status of the hardware thread.
User-state interrupts are disabled when the user-state interrupt enable bit UIE is zero. In order to provide atomicity to the user-state fall-in handler, the value in UIE is copied to UPIE when a user-state interrupt occurs, and UIE is set to zero."><meta itemprop="datePublished" content="2022-01-09T10:20:57+08:00" />
<meta itemprop="dateModified" content="2022-01-09T10:20:57+08:00" />
<meta itemprop="wordCount" content="1379">
<meta itemprop="keywords" content="" /><meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="RISC -V N Extensions"/>
<meta name="twitter:description" content="Added CSRs User status register (ustatus) 1 2 3 4 5 6  UXLEN-1 5 4 3 1 0 ┌────────┬──────┬──────┬─────┐ │ WPRI │ UPIE │ WPRI │ UIE │ └────────┴──────┴──────┴─────┘ UXLEN-5 1 3 1   ustatus is a UXLEN bit-long read/write register that records and controls the current operating status of the hardware thread.
User-state interrupts are disabled when the user-state interrupt enable bit UIE is zero. In order to provide atomicity to the user-state fall-in handler, the value in UIE is copied to UPIE when a user-state interrupt occurs, and UIE is set to zero."/>

<!--[if lte IE 9]>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js"></script>
<![endif]-->

<!--[if lt IE 9]>
  <script src="https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js"></script>
  <script src="https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js"></script>
<![endif]-->

</head>
<body>
  <div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/" class="logo">SoByte</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>
<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    <a href="/">
        <li class="mobile-menu-item">Home</li>
      </a><a href="/post/">
        <li class="mobile-menu-item">Archives</li>
      </a><a href="/tags/">
        <li class="mobile-menu-item">Tags</li>
      </a><a href="/categories/">
        <li class="mobile-menu-item">Categories</li>
      </a><a href="/about/">
        <li class="mobile-menu-item">About</li>
      </a><a href="/ukraine/">
        <li class="mobile-menu-item">UKRAINE</li>
      </a>
  </ul>

  


</nav>

  <div class="container" id="mobile-panel">
    <header id="header" class="header">
        <div class="logo-wrapper">
  <a href="/" class="logo">SoByte</a>
</div>





<nav class="site-navbar">
  <ul id="menu" class="menu">
    <li class="menu-item">
        <a class="menu-item-link" href="/">Home</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/post/">Archives</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/tags/">Tags</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/categories/">Categories</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/about/">About</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/ukraine/">UKRAINE</a>
      </li>
  </ul>
</nav>

    </header>

    <main id="main" class="main">
      <div class="content-wrapper">
        <div id="content" class="content">
          <article class="post">
    
    <header class="post-header">
      <h1 class="post-title">RISC -V N Extensions</h1>

      <div class="post-meta">
        <span class="post-time"> 2022-01-09 10:20:57 </span>
        <div class="post-category">
            <a href="/categories/tutorials/"> tutorials </a>
            </div>
          <span class="more-meta"> 1379 words </span>
          <span class="more-meta"> 7 mins read </span>
        
      </div>
    </header>

    <div class="post-toc" id="post-toc">
  <h2 class="post-toc-title">Contents</h2>
  <div class="post-toc-content">
    <nav id="TableOfContents">
  <ul>
    <li>
      <ul>
        <li><a href="#added-csrs">Added CSRs</a>
          <ul>
            <li><a href="#user-status-register-ustatus">User status register (ustatus)</a></li>
            <li><a href="#user-is-caught-in-vector-base-address-register-utvec">User is caught in vector base address register (utvec)</a></li>
            <li><a href="#user-interrupt-registers--uip-and-uie-">User interrupt registers ( <code>uip</code> and <code>uie</code> )</a></li>
            <li><a href="#kernel-state-trap-delegation-registers--sedeleg-and-sideleg">Kernel-state trap delegation registers ( <code>sedeleg</code> and <code>sideleg</code>)</a></li>
            <li><a href="#uscratch">uscratch</a></li>
            <li><a href="#user-exception-program-counter--uepc-">user exception program counter ( <code>uepc</code> )</a></li>
            <li><a href="#user-trapped-cause-register--ucause-">User trapped cause register ( <code>ucause</code> )</a></li>
            <li><a href="#user-fall-in-value-register--utval-">User fall-in-value register ( <code>utval</code> )</a></li>
          </ul>
        </li>
        <li><a href="#n-extended-instructions">N Extended instructions</a>
          <ul>
            <li><a href="#uret">URET</a></li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>
</nav>
  </div>
</div>
    <div class="post-content">
      <h2 id="added-csrs">Added CSRs</h2>
<h3 id="user-status-register-ustatus">User status register (ustatus)</h3>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-text" data-lang="text">UXLEN-1 5   4    3  1    0
┌────────┬──────┬──────┬─────┐
│  WPRI  │ UPIE │ WPRI │ UIE │
└────────┴──────┴──────┴─────┘
  UXLEN-5   1       3     1

</code></pre></td></tr></table>
</div>
</div><p><code>ustatus</code> is a UXLEN bit-long read/write register that records and controls the current operating status of the hardware thread.</p>
<p>User-state interrupts are disabled when the user-state interrupt enable bit UIE is zero. In order to provide atomicity to the user-state fall-in handler, the value in UIE is copied to UPIE when a user-state interrupt occurs, and UIE is set to zero.</p>
<p>The UIE and UPIE are mirrors of the corresponding bits in <code>mstatus</code> and <code>sstatus</code>.</p>
<blockquote>
<p>The privilege level before entering the user state interrupt handler function can only be the user state, so the UPP bit is not required.</p>
</blockquote>
<p>The instruction URET is used to return from a user-state trapped state. uRET copies UPIE back to UIE, then sets UPIE in place, and finally copies <code>uepc</code> to <code>pc</code>.</p>
<blockquote>
<p>Setting UPIE after UPIE/UIE stack pop is to enable interrupts, and to help find errors in the code.</p>
</blockquote>
<h3 id="user-is-caught-in-vector-base-address-register-utvec">User is caught in vector base address register (utvec)</h3>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-fallback" data-lang="fallback">| BASE[UXLEN-1 : 2] | MODE |
</code></pre></td></tr></table>
</div>
</div><p><code>utvec</code> is a UXLEN bit-long read/write register that stores the settings of the vector into which the vector falls, including the vector base address (BASE) and the vector mode.</p>
<p>The BASE in <code>utvec</code> is a <strong>WARL</strong> field that can store any valid virtual or physical address, and the address needs to be aligned to 4 bytes. Other vector modes may have additional alignment constraints.</p>
<table>
<thead>
<tr>
<th>value</th>
<th>name</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>direct</td>
<td>base</td>
</tr>
<tr>
<td>1</td>
<td>vectored</td>
<td>base + 4 * cause</td>
</tr>
<tr>
<td></td>
<td></td>
<td>reserved</td>
</tr>
</tbody>
</table>
<h3 id="user-interrupt-registers--uip-and-uie-">User interrupt registers ( <code>uip</code> and <code>uie</code> )</h3>
<p><code>uip</code> and <code>uie</code> are both UXLEN bit read/write registers, where <code>uip</code> stores the pending interrupt information and <code>uie</code> stores the corresponding interrupt enable bit.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-text" data-lang="text">UXLEN-1  9    8   7    5    4   3    1    0
| WPRI    | UEIP | WPRI | UTIP | WPRI | USIP |

| WPRI    | UEIE | WPRI | UTIE | WPRI | USIE |
  UXLEN-9     1      3      1      3      1
</code></pre></td></tr></table>
</div>
</div><p>Three types of interrupts are defined: software interrupts, clock interrupts, and external interrupts. User-state software interrupts are triggered by setting the software interrupt wait bit (USIP) of <code>uip</code> of the current hardware thread. Clearing this bit clears the pending software interrupt. When the USIE in <code>uie</code> is zero, user-state software interrupts are disabled.</p>
<p>The ABI should provide a mechanism for sending cross-core interrupts to other hardware threads, which will eventually set the USIP bit in the <code>uip</code> register of the receiving hardware thread.</p>
<p>Except for USIP, the other bits in <code>uip</code> are read-only in the user state.</p>
<p>If the UTIP bit in the <code>uip</code> register is set, a pending user state clock interrupt will be generated. When the UTIE bit in the <code>uie</code> register is set to zero, the user state clock interrupt is disabled. the ABI should provide a mechanism to clear the pending clock interrupt.</p>
<p>If the UEIP bit in the <code>uip</code> register is set, a pending user state external interrupt will be generated. When the UEIE bit in the <code>uie</code> register is set, the user-state external interrupt is disabled. the ABI should provide mechanisms to mask, unmask, and query the cause of the external interrupt.</p>
<p>The <code>uip</code> and <code>uie</code> registers are a subset of the <code>mip</code> and <code>mie</code> registers. A read or write operation to any field of <code>uip</code> / <code>uie</code> is equivalent to a read or write to the corresponding field of <code>mip</code> / <code>mie</code>. If the system implements S mode, the <code>uip</code> and <code>uie</code> registers are also subsets of the <code>sip</code> and <code>sie</code> registers.</p>
<h3 id="kernel-state-trap-delegation-registers--sedeleg-and-sideleg">Kernel-state trap delegation registers ( <code>sedeleg</code> and <code>sideleg</code>)</h3>
<p>To improve the performance of interrupt and exception handling, separate read/write registers <code>sedeleg</code> and <code>sideleg</code> can be implemented, where the bits are set to delegate specific interrupts and exceptions to the user-state fall-in handler. These two registers have the same layout as the corresponding machine-state caught delegate registers ( <code>medeleg</code> and <code>mideleg</code>). Only the bits corresponding to a trap that has been delegated to the S state are writable, the rest of the bits are held to 0 by the hardware, i.e. only traps delegated to the S state may be delegated to the U state.</p>
<p>When a trap is delegated to a mode u with lower privileges, the <code>ucause</code> register is written with the cause of the trap; the <code>uepc</code> register is written with the virtual address of the instruction in which the trap occurred; the <code>utval</code> register is written with a specific exception data; the UPIE field of <code>mstatus</code> is written with the value of the UIE field at the time of the trap; the <code>mstatus</code> The UIE field of <code>mstatus</code> is cleared to zero. The <code>mcause</code> / <code>scause</code> and <code>mepc</code> / <code>sepc</code> registers and the MPP and MPIE fields of <code>mstatus</code> are not written.</p>
<p>An implementation should not rigidly specify that any delegate bit is one, i.e., any trap that can be delegated must support not being delegated. One implementation option is to select a subset of delegatable traps. The supported delegatable bits can be determined by writing 1 to each bit position and then reading back the value in <code>medeleg</code> / <code>sedeleg</code> or <code>mideleg</code> / <code>sideleg</code> to see which bits have 1 on them.</p>
<blockquote>
<p>Currently, triggering a low privilege level fall-in is not supported</p>
</blockquote>
<p>will not occur in the user state should hardware constant zero, such as ECall from S/H/M-mode</p>
<h3 id="uscratch">uscratch</h3>
<p>The <code>uscratch</code> register is a UXLEN bit read/write register.</p>
<h3 id="user-exception-program-counter--uepc-">user exception program counter ( <code>uepc</code> )</h3>
<p><code>uepc</code> is a UXLEN bit read/write register. The lowest bit (<code>uepc[0]</code>) is constant for sub-uepc` depending on the alignment requirements of the implementation.</p>
<p><code>uepc</code> is a WARL register that must be able to store all valid virtual addresses, but does not need to be able to store all possible invalid addresses. Implementations may convert some illegal addresses to other illegal addresses before writing them to <code>uepc</code>.</p>
<p>When trapped in user state processing, the virtual address of the instruction that was interrupted or triggered the exception is written to <code>uepc</code>, except that <code>uepc</code> is never written by the hardware implementation, but may be written explicitly by software.</p>
<h3 id="user-trapped-cause-register--ucause-">User trapped cause register ( <code>ucause</code> )</h3>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-text" data-lang="text">| Interrupt | Exception Code (WLRL) |
</code></pre></td></tr></table>
</div>
</div><p><code>ucause</code> is a UXLEN bit-length read/write register. The event number that triggered the fall is written to <code>ucause</code> when the fall is processed in user state, except that <code>ucause</code> is never written by hardware implementation, but may be written explicitly by software.</p>
<table>
<thead>
<tr>
<th>Interrupt</th>
<th>Exception Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>User State Software Interrupt</td>
</tr>
<tr>
<td>1</td>
<td>1-3</td>
<td>Reserve</td>
</tr>
<tr>
<td>1</td>
<td>4</td>
<td>User-state clock interrupts</td>
</tr>
<tr>
<td>1</td>
<td>5-7</td>
<td>reserved</td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td>User-state external interrupts</td>
</tr>
<tr>
<td>1</td>
<td>9-15</td>
<td>reserved</td>
</tr>
<tr>
<td>1</td>
<td>≥16</td>
<td>used by platform</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>Instruction address unaligned</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Instruction access error</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>illegal instructions</td>
</tr>
<tr>
<td>0</td>
<td>3</td>
<td>Breakpoint</td>
</tr>
<tr>
<td>0</td>
<td>4</td>
<td>Load address not aligned</td>
</tr>
<tr>
<td>0</td>
<td>5</td>
<td>Load access error</td>
</tr>
<tr>
<td>0</td>
<td>6</td>
<td>Store/atomic memory operation address not aligned</td>
</tr>
<tr>
<td>0</td>
<td>7</td>
<td>Memory/atomic memory operation access error</td>
</tr>
<tr>
<td>0</td>
<td>8</td>
<td>User state environment call</td>
</tr>
<tr>
<td>0</td>
<td>9-11</td>
<td>Reservation</td>
</tr>
<tr>
<td>0</td>
<td>12</td>
<td>Instruction page error</td>
</tr>
<tr>
<td>0</td>
<td>13</td>
<td>Load page error</td>
</tr>
<tr>
<td>0</td>
<td>14</td>
<td>Reserved</td>
</tr>
<tr>
<td>0</td>
<td>15</td>
<td>Storage/atomic memory operation page errors</td>
</tr>
<tr>
<td>0</td>
<td>16-23</td>
<td>Reserved</td>
</tr>
<tr>
<td>0</td>
<td>24-31</td>
<td>Custom Usage</td>
</tr>
<tr>
<td>0</td>
<td>32-47</td>
<td>Reserved</td>
</tr>
<tr>
<td>0</td>
<td>48-63</td>
<td>Custom Usage</td>
</tr>
<tr>
<td>0</td>
<td>≥64</td>
<td>reserved</td>
</tr>
</tbody>
</table>
<h3 id="user-fall-in-value-register--utval-">User fall-in-value register ( <code>utval</code> )</h3>
<p><code>utval</code> is a UXLEN bit read/write register. When a trap is handled in the user state, information related to a specific exception is written to <code>utval</code> to help the software handle the trap, except that <code>utval</code> is never written by the hardware implementation, but may be written explicitly by the software. The hardware platform specifies which exceptions must write information to <code>utval</code> and which exceptions will be written unconditionally to 0.</p>
<p>When a hardware breakpoint is triggered, or an instruction/load/store address misalignment/access error/page error exception is thrown, it causes the wrong virtual address to be written to <code>utval</code>. When an illegal instruction exception is thrown, the first XLEN or ILEN bits of the corresponding instruction may be written to <code>utval</code>. For other exceptions, <code>utval</code> is set to 0, but future standards may redefine the setting of <code>utval</code>.</p>
<h2 id="n-extended-instructions">N Extended instructions</h2>
<h3 id="uret">URET</h3>
<p><code>uret</code> sets <code>pc</code> to <code>uepc</code> and <code>ustatus.UIE</code> to <code>ustatus.UPIE</code>, thus restoring the state before the interrupt.</p>

    </div>

    
<footer class="post-footer">
      
      <nav class="post-nav">
        <a class="prev" href="/post/2022-01/io-uring/">
            <i class="iconfont icon-left"></i>
            <span class="prev-text nav-default">io_uring Reading Notes</span>
            <span class="prev-text nav-mobile">Prev</span>
          </a>
        <a class="next" href="/post/2022-01/xv6-riscv-kpti/">
            <span class="next-text nav-default">KPTI mechanism in xv6-riscv</span>
            <span class="next-text nav-mobile">Next</span>
            <i class="iconfont icon-right"></i>
          </a>
      </nav>
    </footer>
  </article>
        </div>
        

  

  

      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="social-links">
  <a href="https://www.sobyte.net/index.xml" type="application/rss+xml" class="iconfont icon-rss" title="rss"></a>
</div>

<div class="copyright">
  <span class="power-by">
    Powered by <a class="hexo-link" href="https://gohugo.io">Hugo</a>
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    Theme - 
    <a class="theme-link" href="https://github.com/olOwOlo/hugo-theme-even">Even</a>
  </span>

  

  <span class="copyright-year">
    &copy; 
    2021 - 
    2022<span class="heart"><i class="iconfont icon-heart"></i></span><span></span>
  </span>
</div>

    </footer>

    <div class="back-to-top" id="back-to-top">
      <i class="iconfont icon-up"></i>
    </div>
  </div>
  
  <script src="https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js" integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin="anonymous"></script>
  <script src="https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js" integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin="anonymous"></script>
  <script src="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js" integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin="anonymous"></script>



<script type="text/javascript" src="/js/main.min.c99b103c33d1539acf3025e1913697534542c4a5aa5af0ccc20475ed2863603b.js"></script>
  <script type="text/javascript">
    window.MathJax = {
      tex: {
        inlineMath: [['$','$'], ['\\(','\\)']],
        tags: 'ams',
        }
    };
  </script>
  <script async src="https://cdn.jsdelivr.net/npm/mathjax@3.0.5/es5/tex-mml-chtml.js" integrity="sha256-HGLuEfFcsUJGhvB8cQ8nr0gai9EucOOaIxFw7qxmd+w=" crossorigin="anonymous"></script>








</body>
</html>
