# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 8
attribute \top 1
attribute \src "dut.sv:2.1-16.10"
module \simple_counter
  wire width 8 $0\count
  attribute \unused_bits "8"
  wire width 9 $auto$expression.cpp:532:import_operation$1
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:5.24-5.29"
  wire width 8 output 3 \count
  attribute \src "dut.sv:4.18-4.23"
  wire input 2 \rst_n
  cell $add $auto$expression.cpp:546:import_operation$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \count
    connect \B 1'1
    connect \Y { $auto$expression.cpp:532:import_operation$1 [8] $0\count }
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:8.5-14.8"
  cell $adff $procdff$7
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D $0\count
    connect \Q \count
  end
  connect $auto$expression.cpp:532:import_operation$1 [7:0] $0\count
end
