Classic Timing Analyzer report for processor
Wed Dec 18 00:07:33 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 59.900 ns                                      ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; output[6]                                                                           ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                     ;                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K70RC240-4    ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; clk        ; clk      ; None                        ; None                      ; 3.800 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; clk        ; clk      ; None                        ; None                      ; 3.500 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; clk        ; clk      ; None                        ; None                      ; 3.500 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; clk        ; clk      ; None                        ; None                      ; 3.200 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; clk        ; clk      ; None                        ; None                      ; 3.200 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; clk        ; clk      ; None                        ; None                      ; 3.200 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; clk        ; clk      ; None                        ; None                      ; 2.900 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; clk        ; clk      ; None                        ; None                      ; 2.900 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; clk        ; clk      ; None                        ; None                      ; 2.900 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; clk        ; clk      ; None                        ; None                      ; 2.900 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; clock_splitter:inst2|out_clk1                                                       ; clock_splitter:inst2|out_clk1                                                       ; clk        ; clk      ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; clock_splitter:inst2|counter[0]                                                     ; clock_splitter:inst2|out_clk1                                                       ; clk        ; clk      ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; clock_splitter:inst2|counter[1]                                                     ; clock_splitter:inst2|out_clk1                                                       ; clk        ; clk      ; None                        ; None                      ; 2.200 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; clock_splitter:inst2|counter[0]                                                     ; clock_splitter:inst2|counter[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.200 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; clock_splitter:inst2|counter[1]                                                     ; clock_splitter:inst2|counter[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.200 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 59.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; output[6]   ; clk        ;
; N/A                                     ; None                                                ; 59.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; output[6]   ; clk        ;
; N/A                                     ; None                                                ; 59.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; output[6]   ; clk        ;
; N/A                                     ; None                                                ; 59.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; output[6]   ; clk        ;
; N/A                                     ; None                                                ; 59.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; output[6]   ; clk        ;
; N/A                                     ; None                                                ; 59.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; output[6]   ; clk        ;
; N/A                                     ; None                                                ; 59.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; output[6]   ; clk        ;
; N/A                                     ; None                                                ; 59.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; output[6]   ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; rt[2]       ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; rt[2]       ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; rt[2]       ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; rt[2]       ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; rt[2]       ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; rt[2]       ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; rt[2]       ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; rt[2]       ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; output[5]   ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; output[5]   ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; output[5]   ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; output[5]   ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; output[5]   ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; output[5]   ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; output[5]   ; clk        ;
; N/A                                     ; None                                                ; 58.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; output[5]   ; clk        ;
; N/A                                     ; None                                                ; 56.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; output[0]   ; clk        ;
; N/A                                     ; None                                                ; 56.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; output[0]   ; clk        ;
; N/A                                     ; None                                                ; 56.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; output[0]   ; clk        ;
; N/A                                     ; None                                                ; 56.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; output[0]   ; clk        ;
; N/A                                     ; None                                                ; 56.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; output[0]   ; clk        ;
; N/A                                     ; None                                                ; 56.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; output[0]   ; clk        ;
; N/A                                     ; None                                                ; 56.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; output[0]   ; clk        ;
; N/A                                     ; None                                                ; 56.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; output[0]   ; clk        ;
; N/A                                     ; None                                                ; 55.300 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; load        ; clk        ;
; N/A                                     ; None                                                ; 55.300 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; load        ; clk        ;
; N/A                                     ; None                                                ; 55.300 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; load        ; clk        ;
; N/A                                     ; None                                                ; 55.300 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; load        ; clk        ;
; N/A                                     ; None                                                ; 55.300 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; load        ; clk        ;
; N/A                                     ; None                                                ; 55.300 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; load        ; clk        ;
; N/A                                     ; None                                                ; 55.300 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; load        ; clk        ;
; N/A                                     ; None                                                ; 55.300 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; load        ; clk        ;
; N/A                                     ; None                                                ; 54.600 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; alu         ; clk        ;
; N/A                                     ; None                                                ; 54.600 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; alu         ; clk        ;
; N/A                                     ; None                                                ; 54.600 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; alu         ; clk        ;
; N/A                                     ; None                                                ; 54.600 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; alu         ; clk        ;
; N/A                                     ; None                                                ; 54.600 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; alu         ; clk        ;
; N/A                                     ; None                                                ; 54.600 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; alu         ; clk        ;
; N/A                                     ; None                                                ; 54.600 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; alu         ; clk        ;
; N/A                                     ; None                                                ; 54.600 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; alu         ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; output[1]   ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; output[1]   ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; output[1]   ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; output[1]   ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; output[1]   ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; output[1]   ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; output[1]   ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; output[1]   ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; branch      ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; branch      ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; branch      ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; branch      ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; branch      ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; branch      ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; branch      ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; branch      ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; store       ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; store       ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; store       ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; store       ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; store       ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; store       ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; store       ; clk        ;
; N/A                                     ; None                                                ; 54.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; store       ; clk        ;
; N/A                                     ; None                                                ; 53.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; rt[0]       ; clk        ;
; N/A                                     ; None                                                ; 53.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; rt[0]       ; clk        ;
; N/A                                     ; None                                                ; 53.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; rt[0]       ; clk        ;
; N/A                                     ; None                                                ; 53.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; rt[0]       ; clk        ;
; N/A                                     ; None                                                ; 53.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; rt[0]       ; clk        ;
; N/A                                     ; None                                                ; 53.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; rt[0]       ; clk        ;
; N/A                                     ; None                                                ; 53.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; rt[0]       ; clk        ;
; N/A                                     ; None                                                ; 53.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; rt[0]       ; clk        ;
; N/A                                     ; None                                                ; 53.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; jump        ; clk        ;
; N/A                                     ; None                                                ; 53.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; jump        ; clk        ;
; N/A                                     ; None                                                ; 53.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; jump        ; clk        ;
; N/A                                     ; None                                                ; 53.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; jump        ; clk        ;
; N/A                                     ; None                                                ; 53.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; jump        ; clk        ;
; N/A                                     ; None                                                ; 53.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; jump        ; clk        ;
; N/A                                     ; None                                                ; 53.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; jump        ; clk        ;
; N/A                                     ; None                                                ; 53.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; jump        ; clk        ;
; N/A                                     ; None                                                ; 53.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; output[2]   ; clk        ;
; N/A                                     ; None                                                ; 53.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; output[2]   ; clk        ;
; N/A                                     ; None                                                ; 53.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; output[2]   ; clk        ;
; N/A                                     ; None                                                ; 53.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; output[2]   ; clk        ;
; N/A                                     ; None                                                ; 53.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; output[2]   ; clk        ;
; N/A                                     ; None                                                ; 53.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; output[2]   ; clk        ;
; N/A                                     ; None                                                ; 53.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; output[2]   ; clk        ;
; N/A                                     ; None                                                ; 53.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; output[2]   ; clk        ;
; N/A                                     ; None                                                ; 53.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; rt[1]       ; clk        ;
; N/A                                     ; None                                                ; 53.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; rt[1]       ; clk        ;
; N/A                                     ; None                                                ; 53.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; rt[1]       ; clk        ;
; N/A                                     ; None                                                ; 53.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; rt[1]       ; clk        ;
; N/A                                     ; None                                                ; 53.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; rt[1]       ; clk        ;
; N/A                                     ; None                                                ; 53.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; rt[1]       ; clk        ;
; N/A                                     ; None                                                ; 53.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; rt[1]       ; clk        ;
; N/A                                     ; None                                                ; 53.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; rt[1]       ; clk        ;
; N/A                                     ; None                                                ; 52.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; output[7]   ; clk        ;
; N/A                                     ; None                                                ; 52.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; output[7]   ; clk        ;
; N/A                                     ; None                                                ; 52.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; output[7]   ; clk        ;
; N/A                                     ; None                                                ; 52.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; output[7]   ; clk        ;
; N/A                                     ; None                                                ; 52.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; output[7]   ; clk        ;
; N/A                                     ; None                                                ; 52.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; output[7]   ; clk        ;
; N/A                                     ; None                                                ; 52.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; output[7]   ; clk        ;
; N/A                                     ; None                                                ; 52.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; output[7]   ; clk        ;
; N/A                                     ; None                                                ; 51.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; rd[1]       ; clk        ;
; N/A                                     ; None                                                ; 51.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; rd[1]       ; clk        ;
; N/A                                     ; None                                                ; 51.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; rd[1]       ; clk        ;
; N/A                                     ; None                                                ; 51.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; rd[1]       ; clk        ;
; N/A                                     ; None                                                ; 51.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; rd[1]       ; clk        ;
; N/A                                     ; None                                                ; 51.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; rd[1]       ; clk        ;
; N/A                                     ; None                                                ; 51.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; rd[1]       ; clk        ;
; N/A                                     ; None                                                ; 51.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; rd[1]       ; clk        ;
; N/A                                     ; None                                                ; 50.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; alu_code[0] ; clk        ;
; N/A                                     ; None                                                ; 50.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; alu_code[0] ; clk        ;
; N/A                                     ; None                                                ; 50.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; alu_code[0] ; clk        ;
; N/A                                     ; None                                                ; 50.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; alu_code[0] ; clk        ;
; N/A                                     ; None                                                ; 50.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; alu_code[0] ; clk        ;
; N/A                                     ; None                                                ; 50.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; alu_code[0] ; clk        ;
; N/A                                     ; None                                                ; 50.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; alu_code[0] ; clk        ;
; N/A                                     ; None                                                ; 50.700 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; alu_code[0] ; clk        ;
; N/A                                     ; None                                                ; 48.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; rs[2]       ; clk        ;
; N/A                                     ; None                                                ; 48.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; rs[2]       ; clk        ;
; N/A                                     ; None                                                ; 48.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; rs[2]       ; clk        ;
; N/A                                     ; None                                                ; 48.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; rs[2]       ; clk        ;
; N/A                                     ; None                                                ; 48.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; rs[2]       ; clk        ;
; N/A                                     ; None                                                ; 48.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; rs[2]       ; clk        ;
; N/A                                     ; None                                                ; 48.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; rs[2]       ; clk        ;
; N/A                                     ; None                                                ; 48.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; rs[2]       ; clk        ;
; N/A                                     ; None                                                ; 46.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; alu_code[1] ; clk        ;
; N/A                                     ; None                                                ; 46.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; alu_code[1] ; clk        ;
; N/A                                     ; None                                                ; 46.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; alu_code[1] ; clk        ;
; N/A                                     ; None                                                ; 46.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; alu_code[1] ; clk        ;
; N/A                                     ; None                                                ; 46.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; alu_code[1] ; clk        ;
; N/A                                     ; None                                                ; 46.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; alu_code[1] ; clk        ;
; N/A                                     ; None                                                ; 46.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; alu_code[1] ; clk        ;
; N/A                                     ; None                                                ; 46.200 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; alu_code[1] ; clk        ;
; N/A                                     ; None                                                ; 46.100 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; output[4]   ; clk        ;
; N/A                                     ; None                                                ; 46.100 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; output[4]   ; clk        ;
; N/A                                     ; None                                                ; 46.100 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; output[4]   ; clk        ;
; N/A                                     ; None                                                ; 46.100 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; output[4]   ; clk        ;
; N/A                                     ; None                                                ; 46.100 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; output[4]   ; clk        ;
; N/A                                     ; None                                                ; 46.100 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; output[4]   ; clk        ;
; N/A                                     ; None                                                ; 46.100 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; output[4]   ; clk        ;
; N/A                                     ; None                                                ; 46.100 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; output[4]   ; clk        ;
; N/A                                     ; None                                                ; 45.800 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; output[3]   ; clk        ;
; N/A                                     ; None                                                ; 45.800 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; output[3]   ; clk        ;
; N/A                                     ; None                                                ; 45.800 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; output[3]   ; clk        ;
; N/A                                     ; None                                                ; 45.800 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; output[3]   ; clk        ;
; N/A                                     ; None                                                ; 45.800 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; output[3]   ; clk        ;
; N/A                                     ; None                                                ; 45.800 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; output[3]   ; clk        ;
; N/A                                     ; None                                                ; 45.800 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; output[3]   ; clk        ;
; N/A                                     ; None                                                ; 45.800 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; output[3]   ; clk        ;
; N/A                                     ; None                                                ; 45.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; alu_code[2] ; clk        ;
; N/A                                     ; None                                                ; 45.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; alu_code[2] ; clk        ;
; N/A                                     ; None                                                ; 45.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; alu_code[2] ; clk        ;
; N/A                                     ; None                                                ; 45.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; alu_code[2] ; clk        ;
; N/A                                     ; None                                                ; 45.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; alu_code[2] ; clk        ;
; N/A                                     ; None                                                ; 45.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; alu_code[2] ; clk        ;
; N/A                                     ; None                                                ; 45.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; alu_code[2] ; clk        ;
; N/A                                     ; None                                                ; 45.500 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; alu_code[2] ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; rs[0]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; rs[0]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; rs[0]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; rs[0]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; rs[0]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; rs[0]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; rs[0]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; rs[0]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; rs[1]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; rs[1]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; rs[1]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; rs[1]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; rs[1]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; rs[1]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; rs[1]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; rs[1]       ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; op_code[1]  ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; op_code[1]  ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; op_code[1]  ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; op_code[1]  ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; op_code[1]  ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; op_code[1]  ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; op_code[1]  ; clk        ;
; N/A                                     ; None                                                ; 45.000 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; op_code[1]  ; clk        ;
; N/A                                     ; None                                                ; 44.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; rd[0]       ; clk        ;
; N/A                                     ; None                                                ; 44.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; rd[0]       ; clk        ;
; N/A                                     ; None                                                ; 44.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; rd[0]       ; clk        ;
; N/A                                     ; None                                                ; 44.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; rd[0]       ; clk        ;
; N/A                                     ; None                                                ; 44.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; rd[0]       ; clk        ;
; N/A                                     ; None                                                ; 44.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; rd[0]       ; clk        ;
; N/A                                     ; None                                                ; 44.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; rd[0]       ; clk        ;
; N/A                                     ; None                                                ; 44.900 ns  ; PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; rd[0]       ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                     ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------+-------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 18 00:07:32 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock_splitter:inst2|out_clk1" as buffer
Info: Clock "clk" Internal fmax is restricted to 125.0 MHz between source register "PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]" and destination register "PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]"
    Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 3.800 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D16; Fanout = 19; REG Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]'
            Info: 2: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = LC1_D16; Fanout = 2; COMB Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC2_D16; Fanout = 2; COMB Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 2.100 ns; Loc. = LC3_D16; Fanout = 2; COMB Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 2.400 ns; Loc. = LC4_D16; Fanout = 2; COMB Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 2.700 ns; Loc. = LC5_D16; Fanout = 2; COMB Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 3.000 ns; Loc. = LC6_D16; Fanout = 2; COMB Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 3.300 ns; Loc. = LC7_D16; Fanout = 1; COMB Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT'
            Info: 9: + IC(0.000 ns) + CELL(0.500 ns) = 3.800 ns; Loc. = LC8_D16; Fanout = 17; REG Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]'
            Info: Total cell delay = 3.800 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 15.500 ns
                Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C40; Fanout = 10; REG Node = 'clock_splitter:inst2|out_clk1'
                Info: 3: + IC(7.100 ns) + CELL(0.000 ns) = 15.500 ns; Loc. = LC8_D16; Fanout = 17; REG Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]'
                Info: Total cell delay = 4.300 ns ( 27.74 % )
                Info: Total interconnect delay = 11.200 ns ( 72.26 % )
            Info: - Longest clock path from clock "clk" to source register is 15.500 ns
                Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C40; Fanout = 10; REG Node = 'clock_splitter:inst2|out_clk1'
                Info: 3: + IC(7.100 ns) + CELL(0.000 ns) = 15.500 ns; Loc. = LC1_D16; Fanout = 19; REG Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]'
                Info: Total cell delay = 4.300 ns ( 27.74 % )
                Info: Total interconnect delay = 11.200 ns ( 72.26 % )
        Info: + Micro clock to output delay of source is 1.400 ns
        Info: + Micro setup delay of destination is 2.600 ns
Info: tco from clock "clk" to destination pin "output[6]" through register "PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]" is 59.900 ns
    Info: + Longest clock path from clock "clk" to source register is 15.500 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C40; Fanout = 10; REG Node = 'clock_splitter:inst2|out_clk1'
        Info: 3: + IC(7.100 ns) + CELL(0.000 ns) = 15.500 ns; Loc. = LC1_D16; Fanout = 19; REG Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: Total cell delay = 4.300 ns ( 27.74 % )
        Info: Total interconnect delay = 11.200 ns ( 72.26 % )
    Info: + Micro clock to output delay of source is 1.400 ns
    Info: + Longest register to pin delay is 43.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D16; Fanout = 19; REG Node = 'PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: 2: + IC(4.700 ns) + CELL(12.600 ns) = 17.300 ns; Loc. = EC8_C; Fanout = 1; MEM Node = 'lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[5]~mem_cell_ra0'
        Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 19.800 ns; Loc. = EC8_C; Fanout = 4; MEM Node = 'lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[5]'
        Info: 4: + IC(11.700 ns) + CELL(2.400 ns) = 33.900 ns; Loc. = LC8_H1; Fanout = 1; COMB Node = 'output[6]~0'
        Info: 5: + IC(4.100 ns) + CELL(5.000 ns) = 43.000 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 'output[6]'
        Info: Total cell delay = 22.500 ns ( 52.33 % )
        Info: Total interconnect delay = 20.500 ns ( 47.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Wed Dec 18 00:07:33 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


