// Seed: 2106993160
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 : 1 'b0 ==  1] id_8;
  ;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output wand id_2
);
  bit id_4;
  localparam id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  initial begin : LABEL_0
    id_4 = {id_1, 1 | id_5};
    if (1) begin : LABEL_1
      if (1 ^ 1) id_0 = 1;
    end
  end
endmodule
