{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563181442277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563181442278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 05:04:02 2019 " "Processing started: Mon Jul 15 05:04:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563181442278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181442278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_CTL -c VGA_CTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_CTL -c VGA_CTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181442278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563181442455 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1563181442455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_generator " "Found entity 1: sync_generator" {  } { { "VGA_sync_generator.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181449756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_modes.v 2 2 " "Found 2 design units, including 2 entities, in source file VGA_modes.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mode_txt " "Found entity 1: vga_mode_txt" {  } { { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181449757 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mode_320x240_bmp " "Found entity 2: vga_mode_320x240_bmp" {  } { { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181449757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VGA_CTL.v(48) " "Verilog HDL warning at VGA_CTL.v(48): extended using \"x\" or \"z\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1563181449757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VGA_CTL.v(56) " "Verilog HDL warning at VGA_CTL.v(56): extended using \"x\" or \"z\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1563181449757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_CTL.v 2 2 " "Found 2 design units, including 2 entities, in source file VGA_CTL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CTL " "Found entity 1: VGA_CTL" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181449758 ""} { "Info" "ISGN_ENTITY_NAME" "2 charmem " "Found entity 2: charmem" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181449758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Misc.v 1 1 " "Found 1 design units, including 1 entities, in source file Misc.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_x2 " "Found entity 1: clk_div_x2" {  } { { "Misc.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/Misc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563181449758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_CTL " "Elaborating entity \"VGA_CTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563181449825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_UNUSED_0 VGA_CTL.v(75) " "Verilog HDL or VHDL warning at VGA_CTL.v(75): object \"REG_UNUSED_0\" assigned a value but never read" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563181449825 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_scroll_x_bit9 VGA_CTL.v(76) " "Verilog HDL or VHDL warning at VGA_CTL.v(76): object \"reg_scroll_x_bit9\" assigned a value but never read" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563181449826 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_scroll_y_bit9 VGA_CTL.v(77) " "Verilog HDL or VHDL warning at VGA_CTL.v(77): object \"reg_scroll_y_bit9\" assigned a value but never read" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563181449826 "|VGA_CTL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VGA_CTL.v(95) " "Verilog HDL Case Statement warning at VGA_CTL.v(95): case item expression covers a value already covered by a previous case item" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 95 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1563181449827 "|VGA_CTL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VGA_CTL.v(96) " "Verilog HDL Case Statement warning at VGA_CTL.v(96): case item expression covers a value already covered by a previous case item" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 96 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1563181449827 "|VGA_CTL"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "VGA_CTL.v(97) " "Verilog HDL Case Statement warning at VGA_CTL.v(97): case item expression covers a value already covered by a previous case item" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 97 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1563181449827 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_scroll_x VGA_CTL.v(158) " "Verilog HDL Always Construct warning at VGA_CTL.v(158): inferring latch(es) for variable \"reg_scroll_x\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563181449829 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_scroll_y VGA_CTL.v(158) " "Verilog HDL Always Construct warning at VGA_CTL.v(158): inferring latch(es) for variable \"reg_scroll_y\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563181449829 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_system VGA_CTL.v(14) " "Output port \"clk_system\" at VGA_CTL.v(14) has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563181449831 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_interrupt VGA_CTL.v(26) " "Output port \"vga_interrupt\" at VGA_CTL.v(26) has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563181449831 "|VGA_CTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_blank VGA_CTL.v(29) " "Output port \"vga_blank\" at VGA_CTL.v(29) has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563181449831 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[0\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[0\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449832 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[1\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[1\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449832 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[2\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[2\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449832 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[3\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[3\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449832 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[4\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[4\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449832 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[5\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[5\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449832 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[6\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[6\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449832 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_y\[7\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_y\[7\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449833 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[0\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[0\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449833 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[1\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[1\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449833 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[2\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[2\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449833 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[3\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[3\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449833 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[4\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[4\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449833 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[5\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[5\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449833 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[6\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[6\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449833 "|VGA_CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_scroll_x\[7\] VGA_CTL.v(158) " "Inferred latch for \"reg_scroll_x\[7\]\" at VGA_CTL.v(158)" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181449833 "|VGA_CTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_x2 clk_div_x2:clkgen_stage_1 " "Elaborating entity \"clk_div_x2\" for hierarchy \"clk_div_x2:clkgen_stage_1\"" {  } { { "VGA_CTL.v" "clkgen_stage_1" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563181449900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_generator sync_generator:vga_sync_gen " "Elaborating entity \"sync_generator\" for hierarchy \"sync_generator:vga_sync_gen\"" {  } { { "VGA_CTL.v" "vga_sync_gen" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563181449939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_sync_generator.v(26) " "Verilog HDL assignment warning at VGA_sync_generator.v(26): truncated value with size 32 to match size of target (1)" {  } { { "VGA_sync_generator.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181449940 "|VGA_CTL|sync_generator:vga_sync_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_sync_generator.v(27) " "Verilog HDL assignment warning at VGA_sync_generator.v(27): truncated value with size 32 to match size of target (1)" {  } { { "VGA_sync_generator.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181449940 "|VGA_CTL|sync_generator:vga_sync_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_sync_generator.v(28) " "Verilog HDL assignment warning at VGA_sync_generator.v(28): truncated value with size 32 to match size of target (1)" {  } { { "VGA_sync_generator.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181449940 "|VGA_CTL|sync_generator:vga_sync_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_sync_generator.v(29) " "Verilog HDL assignment warning at VGA_sync_generator.v(29): truncated value with size 32 to match size of target (1)" {  } { { "VGA_sync_generator.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181449940 "|VGA_CTL|sync_generator:vga_sync_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sync_generator.v(40) " "Verilog HDL assignment warning at VGA_sync_generator.v(40): truncated value with size 32 to match size of target (10)" {  } { { "VGA_sync_generator.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181449940 "|VGA_CTL|sync_generator:vga_sync_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sync_generator.v(45) " "Verilog HDL assignment warning at VGA_sync_generator.v(45): truncated value with size 32 to match size of target (10)" {  } { { "VGA_sync_generator.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181449940 "|VGA_CTL|sync_generator:vga_sync_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mode_txt vga_mode_txt:vga_text_gen " "Elaborating entity \"vga_mode_txt\" for hierarchy \"vga_mode_txt:vga_text_gen\"" {  } { { "VGA_CTL.v" "vga_text_gen" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563181449940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 VGA_modes.v(50) " "Verilog HDL assignment warning at VGA_modes.v(50): truncated value with size 32 to match size of target (24)" {  } { { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181449941 "|VGA_CTL|vga_mode_txt:vga_text_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 VGA_modes.v(55) " "Verilog HDL assignment warning at VGA_modes.v(55): truncated value with size 32 to match size of target (24)" {  } { { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181449941 "|VGA_CTL|vga_mode_txt:vga_text_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charmem vga_mode_txt:vga_text_gen\|charmem:charset_rom " "Elaborating entity \"charmem\" for hierarchy \"vga_mode_txt:vga_text_gen\|charmem:charset_rom\"" {  } { { "VGA_modes.v" "charset_rom" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563181449950 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romdata.waddr_a 0 VGA_CTL.v(199) " "Net \"romdata.waddr_a\" at VGA_CTL.v(199) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 199 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1563181450026 "|VGA_CTL|vga_mode_txt:vga_text_gen|charmem:charset_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romdata.data_a 0 VGA_CTL.v(199) " "Net \"romdata.data_a\" at VGA_CTL.v(199) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 199 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1563181450027 "|VGA_CTL|vga_mode_txt:vga_text_gen|charmem:charset_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romdata.we_a 0 VGA_CTL.v(199) " "Net \"romdata.we_a\" at VGA_CTL.v(199) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 199 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1563181450027 "|VGA_CTL|vga_mode_txt:vga_text_gen|charmem:charset_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mode_320x240_bmp vga_mode_320x240_bmp:vga_bmp_gen " "Elaborating entity \"vga_mode_320x240_bmp\" for hierarchy \"vga_mode_320x240_bmp:vga_bmp_gen\"" {  } { { "VGA_CTL.v" "vga_bmp_gen" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563181450029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 VGA_modes.v(137) " "Verilog HDL assignment warning at VGA_modes.v(137): truncated value with size 32 to match size of target (24)" {  } { { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563181450030 "|VGA_CTL|vga_mode_320x240_bmp:vga_bmp_gen"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "vga_mode_txt:vga_text_gen\|charmem:charset_rom\|romdata " "RAM logic \"vga_mode_txt:vga_text_gen\|charmem:charset_rom\|romdata\" is uninferred because MIF is not supported for the selected family" {  } { { "VGA_CTL.v" "romdata" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 199 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1563181450508 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1563181450508 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_mode_txt:vga_text_gen\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_mode_txt:vga_text_gen\|Mult0\"" {  } { { "VGA_modes.v" "Mult0" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181451850 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1563181451850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_mode_txt:vga_text_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\"" {  } { { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563181452048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_mode_txt:vga_text_gen\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563181452048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563181452048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563181452048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563181452048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563181452048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563181452048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563181452048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563181452048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563181452048 ""}  } { { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563181452048 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\|multcore:mult_core vga_mode_txt:vga_text_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563181452064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_mode_txt:vga_text_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563181452070 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_mode_txt:vga_text_gen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_mode_txt:vga_text_gen\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "VGA_modes.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_modes.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563181452073 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cpu_d_bus\[0\] " "bidirectional pin \"cpu_d_bus\[0\]\" has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563181452347 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cpu_d_bus\[1\] " "bidirectional pin \"cpu_d_bus\[1\]\" has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563181452347 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cpu_d_bus\[2\] " "bidirectional pin \"cpu_d_bus\[2\]\" has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563181452347 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cpu_d_bus\[3\] " "bidirectional pin \"cpu_d_bus\[3\]\" has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563181452347 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cpu_d_bus\[4\] " "bidirectional pin \"cpu_d_bus\[4\]\" has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563181452347 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cpu_d_bus\[5\] " "bidirectional pin \"cpu_d_bus\[5\]\" has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563181452347 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cpu_d_bus\[6\] " "bidirectional pin \"cpu_d_bus\[6\]\" has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563181452347 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cpu_d_bus\[7\] " "bidirectional pin \"cpu_d_bus\[7\]\" has no driver" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563181452347 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1563181452347 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_system GND " "Pin \"clk_system\" is stuck at GND" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563181452870 "|VGA_CTL|clk_system"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_interrupt GND " "Pin \"vga_interrupt\" is stuck at GND" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563181452870 "|VGA_CTL|vga_interrupt"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank GND " "Pin \"vga_blank\" is stuck at GND" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563181452870 "|VGA_CTL|vga_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563181452870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563181452979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563181465723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/Keep2/Projects/builds/Diapason/output_files/VGA_CTL.map.smsg " "Generated suppressed messages file /mnt/Keep2/Projects/builds/Diapason/output_files/VGA_CTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181465797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563181465956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563181465956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs_vgamem " "No output dependent on input pin \"cs_vgamem\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|cs_vgamem"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_a_bus\[0\] " "No output dependent on input pin \"cpu_a_bus\[0\]\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|cpu_a_bus[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_a_bus\[1\] " "No output dependent on input pin \"cpu_a_bus\[1\]\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|cpu_a_bus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_a_bus\[2\] " "No output dependent on input pin \"cpu_a_bus\[2\]\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|cpu_a_bus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_a_bus\[3\] " "No output dependent on input pin \"cpu_a_bus\[3\]\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|cpu_a_bus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_a_bus\[4\] " "No output dependent on input pin \"cpu_a_bus\[4\]\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|cpu_a_bus[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_a_bus\[5\] " "No output dependent on input pin \"cpu_a_bus\[5\]\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|cpu_a_bus[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_a_bus\[6\] " "No output dependent on input pin \"cpu_a_bus\[6\]\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|cpu_a_bus[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_a_bus\[7\] " "No output dependent on input pin \"cpu_a_bus\[7\]\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|cpu_a_bus[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_rw " "No output dependent on input pin \"cpu_rw\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|cpu_rw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_select " "No output dependent on input pin \"vga_select\"" {  } { { "VGA_CTL.v" "" { Text "/mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563181466468 "|VGA_CTL|vga_select"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1563181466468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1802 " "Implemented 1802 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563181466469 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563181466469 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1563181466469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1735 " "Implemented 1735 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563181466469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563181466469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1033 " "Peak virtual memory: 1033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563181466476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 05:04:26 2019 " "Processing ended: Mon Jul 15 05:04:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563181466476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563181466476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563181466476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563181466476 ""}
