// Seed: 736033753
module module_0;
  wire id_1;
  assign module_1.id_0 = 0;
  wire id_2 = id_2;
  id_3 :
  assert property (@(posedge 1) id_2)
  else $signed(63);
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3
);
  logic [7:0] \id_5 ;
  logic [7:0] id_6;
  ;
  module_0 modCall_1 ();
  always @* id_6[1 : 1==-1] = \id_5 [-1'h0];
endmodule
module module_2 (
    output wand id_0,
    input  tri  id_1,
    input  wand id_2
);
  assign id_0 = id_1 && id_1 == id_2;
  module_0 modCall_1 ();
endmodule
