

================================================================
== Vitis HLS Report for 'sort_C'
================================================================
* Date:           Fri Jun  9 10:20:00 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.236 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_135_1   |       32|       32|         4|          -|          -|     8|        no|
        | + VITIS_LOOP_136_2  |        2|        2|         1|          -|          -|     2|        no|
        |- loop_repeat_iter   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + loop_diff_window  |        ?|        ?|        22|          -|          -|     ?|        no|
        |  ++ loop_diff_pe    |       20|       20|        10|          -|          -|     2|        no|
        |   +++ loop_for_col  |        8|        8|         4|          -|          -|     2|        no|
        |- VITIS_LOOP_168_3   |       64|       64|         8|          -|          -|     8|        no|
        | + VITIS_LOOP_169_4  |        6|        6|         3|          -|          -|     2|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2192|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|      64|       8|    0|
|Multiplexer      |        -|     -|       -|     299|    -|
|Register         |        -|     -|     493|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     557|    2499|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |fpext_32ns_64_2_no_dsp_1_U37  |fpext_32ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |Total                         |                          |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |matrixC_buffer_V_U  |calc_C_matrixB_buffer  |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                       |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln1011_fu_1002_p2           |         +|   0|  0|   39|          32|           6|
    |add_ln1017_fu_1081_p2           |         +|   0|  0|   19|           8|           8|
    |add_ln120_fu_753_p2             |         +|   0|  0|   12|           4|           4|
    |add_ln135_fu_363_p2             |         +|   0|  0|   12|           4|           1|
    |add_ln136_fu_412_p2             |         +|   0|  0|    9|           2|           1|
    |add_ln137_fu_396_p2             |         +|   0|  0|   12|           4|           4|
    |add_ln143_fu_369_p2             |         +|   0|  0|   39|          32|           2|
    |add_ln154_fu_497_p2             |         +|   0|  0|    9|           2|           1|
    |add_ln168_fu_778_p2             |         +|   0|  0|   12|           4|           1|
    |add_ln169_fu_812_p2             |         +|   0|  0|    9|           2|           1|
    |add_ln590_fu_578_p2             |         +|   0|  0|   19|          12|           6|
    |add_ln988_fu_796_p2             |         +|   0|  0|   12|           4|           4|
    |i_9_fu_473_p2                   |         +|   0|  0|   39|          32|           1|
    |iter_2_fu_437_p2                |         +|   0|  0|   38|          31|           1|
    |lsb_index_fu_874_p2             |         +|   0|  0|   39|          32|           6|
    |m_2_fu_1038_p2                  |         +|   0|  0|   71|          64|          64|
    |n_1_fu_467_p2                   |         +|   0|  0|    9|           2|           1|
    |valC_V_fu_763_p2                |         +|   0|  0|   39|          32|          32|
    |F2_fu_566_p2                    |         -|   0|  0|   19|          11|          12|
    |man_V_1_fu_553_p2               |         -|   0|  0|   61|           1|          54|
    |sub_ln1000_fu_900_p2            |         -|   0|  0|   13|           4|           6|
    |sub_ln1012_fu_978_p2            |         -|   0|  0|   39|           5|          32|
    |sub_ln1017_fu_1076_p2           |         -|   0|  0|   19|           5|           8|
    |sub_ln590_fu_584_p2             |         -|   0|  0|   19|           5|          12|
    |sub_ln997_fu_868_p2             |         -|   0|  0|   39|           6|          32|
    |tmp_V_fu_836_p2                 |         -|   0|  0|   39|           1|          32|
    |and_ln1002_1_fu_968_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln1002_fu_928_p2            |       and|   0|  0|   32|          32|          32|
    |and_ln590_fu_720_p2             |       and|   0|  0|    2|           1|           1|
    |and_ln591_fu_695_p2             |       and|   0|  0|    2|           1|           1|
    |ap_block_state2                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state4                 |       and|   0|  0|    2|           1|           1|
    |ap_condition_848                |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op101_read_state7  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op103_read_state7  |       and|   0|  0|    2|           1|           1|
    |ashr_ln595_fu_622_p2            |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln1002_fu_934_p2           |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1011_fu_962_p2           |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln135_fu_357_p2            |      icmp|   0|  0|    9|           4|           5|
    |icmp_ln136_fu_406_p2            |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln143_fu_432_p2            |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln148_fu_448_p2            |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln151_fu_461_p2            |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln154_fu_491_p2            |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln168_fu_772_p2            |      icmp|   0|  0|    9|           4|           5|
    |icmp_ln169_fu_806_p2            |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln580_fu_533_p2            |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln590_fu_572_p2            |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln591_fu_602_p2            |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln594_fu_612_p2            |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln612_fu_670_p2            |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln988_fu_822_p2            |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln999_fu_890_p2            |      icmp|   0|  0|   19|          31|           1|
    |lshr_ln1000_fu_910_p2           |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln1011_fu_1012_p2          |      lshr|   0|  0|  179|          64|          64|
    |ap_block_state1                 |        or|   0|  0|    2|           1|           1|
    |ap_block_state14                |        or|   0|  0|    2|           1|           1|
    |ap_block_state7                 |        or|   0|  0|    2|           1|           1|
    |or_ln1002_1_fu_922_p2           |        or|   0|  0|   32|          32|          32|
    |or_ln591_fu_709_p2              |        or|   0|  0|    2|           1|           1|
    |m_5_fu_842_p3                   |    select|   0|  0|   32|           1|          32|
    |m_fu_1026_p3                    |    select|   0|  0|   64|           1|          64|
    |man_V_2_fu_559_p3               |    select|   0|  0|   52|           1|          54|
    |matrixC_val_i_V_fu_734_p3       |    select|   0|  0|   32|           1|           1|
    |select_ln1011_fu_1018_p3        |    select|   0|  0|    2|           1|           1|
    |select_ln590_fu_726_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln591_fu_701_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln594_fu_652_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln597_fu_644_p3          |    select|   0|  0|    2|           1|           2|
    |select_ln612_fu_682_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln988_fu_1114_p3         |    select|   0|  0|   32|           1|           1|
    |select_ln996_fu_1069_p3         |    select|   0|  0|    7|           1|           7|
    |select_ln999_fu_994_p3          |    select|   0|  0|    2|           1|           1|
    |sh_amt_fu_590_p3                |    select|   0|  0|   11|           1|          12|
    |shl_ln1002_fu_916_p2            |       shl|   0|  0|   96|           1|          32|
    |shl_ln1012_fu_988_p2            |       shl|   0|  0|  179|          64|          64|
    |shl_ln613_fu_676_p2             |       shl|   0|  0|   96|          32|          32|
    |xor_ln1002_fu_948_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln580_fu_690_p2             |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_fu_714_p2             |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0| 2192|         964|        1103|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  65|         15|    1|         15|
    |ap_done                          |   9|          2|    1|          2|
    |ap_phi_mux_tmp_6_phi_fu_325_p4   |  14|          3|   32|         96|
    |fifoCalcMatrixC_i_02_blk_n       |   9|          2|    1|          2|
    |fifoCalcMatrixC_i_0_blk_n        |   9|          2|    1|          2|
    |fifoEdgeListPtr_calC15_blk_n     |   9|          2|    1|          2|
    |fifoMatrixCIdx_i_0_0_0_01_blk_n  |   9|          2|    1|          2|
    |fifoMatrixCIdx_i_0_0_0_0_blk_n   |   9|          2|    1|          2|
    |fifoSortMatrixC_o_03_blk_n       |   9|          2|    1|          2|
    |fifoSortMatrixC_o_0_blk_n        |   9|          2|    1|          2|
    |i_2_reg_278                      |   9|          2|   32|         64|
    |i_3_fu_186                       |   9|          2|    4|          8|
    |i_5_fu_182                       |   9|          2|   32|         64|
    |i_fu_170                         |   9|          2|    4|          8|
    |iter_fu_178                      |   9|          2|   31|         62|
    |j_1_reg_334                      |   9|          2|    2|          4|
    |j_2_reg_299                      |   9|          2|    2|          4|
    |j_reg_267                        |   9|          2|    2|          4|
    |lenEdgeListPtr_blk_n             |   9|          2|    1|          2|
    |matrixC_buffer_V_address0        |  26|          5|    4|         20|
    |matrixC_buffer_V_d0              |  14|          3|   32|         96|
    |n_reg_288                        |   9|          2|    2|          4|
    |row_V_reg_310                    |   9|          2|   16|         32|
    |tmp_6_reg_322                    |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 299|         66|  237|        563|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln135_reg_1141                |   4|   0|    4|          0|
    |add_ln143_reg_1160                |  32|   0|   32|          0|
    |add_ln154_reg_1224                |   2|   0|    2|          0|
    |add_ln168_reg_1271                |   4|   0|    4|          0|
    |add_ln169_reg_1288                |   2|   0|    2|          0|
    |ap_CS_fsm                         |  14|   0|   14|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |exp_tmp_reg_1234                  |  11|   0|   11|          0|
    |i_2_reg_278                       |  32|   0|   32|          0|
    |i_3_fu_186                        |   4|   0|    4|          0|
    |i_5_fu_182                        |  32|   0|   32|          0|
    |i_fu_170                          |   4|   0|    4|          0|
    |icmp_ln580_reg_1244               |   1|   0|    1|          0|
    |icmp_ln988_reg_1293               |   1|   0|    1|          0|
    |iter_2_reg_1179                   |  31|   0|   31|          0|
    |iter_fu_178                       |  31|   0|   31|          0|
    |j_1_reg_334                       |   2|   0|    2|          0|
    |j_2_reg_299                       |   2|   0|    2|          0|
    |j_reg_267                         |   2|   0|    2|          0|
    |lenEdgeListPtr_read_reg_1130      |  32|   0|   32|          0|
    |m_6_reg_1303                      |  63|   0|   63|          0|
    |matrixC_buffer_V_addr_2_reg_1260  |   4|   0|    4|          0|
    |matrixC_val_i_V_reg_1251          |  32|   0|   32|          0|
    |n_1_reg_1203                      |   2|   0|    2|          0|
    |n_reg_288                         |   2|   0|    2|          0|
    |p_Result_4_reg_1229               |   1|   0|    1|          0|
    |p_Result_6_reg_1298               |   1|   0|    1|          0|
    |p_Result_s_reg_1308               |   1|   0|    1|          0|
    |row_V_reg_310                     |  16|   0|   16|          0|
    |tmp_11_reg_1256                   |   1|   0|    1|          0|
    |tmp_13_reg_1184                   |  32|   0|   32|          0|
    |tmp_6_reg_322                     |  32|   0|   32|          0|
    |tmp_7_cast_reg_1216               |   1|   0|    4|          3|
    |trunc_ln574_reg_1239              |  52|   0|   52|          0|
    |trunc_ln988_reg_1276              |   1|   0|    1|          0|
    |trunc_ln996_reg_1313              |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 493|   0|  496|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|                     sort_C|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|                     sort_C|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|                     sort_C|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|                     sort_C|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|                     sort_C|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|                     sort_C|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|                     sort_C|  return value|
|lenEdgeListPtr_dout                |   in|   32|     ap_fifo|             lenEdgeListPtr|       pointer|
|lenEdgeListPtr_empty_n             |   in|    1|     ap_fifo|             lenEdgeListPtr|       pointer|
|lenEdgeListPtr_read                |  out|    1|     ap_fifo|             lenEdgeListPtr|       pointer|
|fifoEdgeListPtr_calC15_dout        |   in|   32|     ap_fifo|     fifoEdgeListPtr_calC15|       pointer|
|fifoEdgeListPtr_calC15_empty_n     |   in|    1|     ap_fifo|     fifoEdgeListPtr_calC15|       pointer|
|fifoEdgeListPtr_calC15_read        |  out|    1|     ap_fifo|     fifoEdgeListPtr_calC15|       pointer|
|fifoMatrixCIdx_i_0_0_0_0_dout      |   in|   16|     ap_fifo|   fifoMatrixCIdx_i_0_0_0_0|       pointer|
|fifoMatrixCIdx_i_0_0_0_0_empty_n   |   in|    1|     ap_fifo|   fifoMatrixCIdx_i_0_0_0_0|       pointer|
|fifoMatrixCIdx_i_0_0_0_0_read      |  out|    1|     ap_fifo|   fifoMatrixCIdx_i_0_0_0_0|       pointer|
|fifoMatrixCIdx_i_0_0_0_01_dout     |   in|   16|     ap_fifo|  fifoMatrixCIdx_i_0_0_0_01|       pointer|
|fifoMatrixCIdx_i_0_0_0_01_empty_n  |   in|    1|     ap_fifo|  fifoMatrixCIdx_i_0_0_0_01|       pointer|
|fifoMatrixCIdx_i_0_0_0_01_read     |  out|    1|     ap_fifo|  fifoMatrixCIdx_i_0_0_0_01|       pointer|
|fifoCalcMatrixC_i_0_dout           |   in|   32|     ap_fifo|        fifoCalcMatrixC_i_0|       pointer|
|fifoCalcMatrixC_i_0_empty_n        |   in|    1|     ap_fifo|        fifoCalcMatrixC_i_0|       pointer|
|fifoCalcMatrixC_i_0_read           |  out|    1|     ap_fifo|        fifoCalcMatrixC_i_0|       pointer|
|fifoCalcMatrixC_i_02_dout          |   in|   32|     ap_fifo|       fifoCalcMatrixC_i_02|       pointer|
|fifoCalcMatrixC_i_02_empty_n       |   in|    1|     ap_fifo|       fifoCalcMatrixC_i_02|       pointer|
|fifoCalcMatrixC_i_02_read          |  out|    1|     ap_fifo|       fifoCalcMatrixC_i_02|       pointer|
|fifoSortMatrixC_o_0_din            |  out|   32|     ap_fifo|        fifoSortMatrixC_o_0|       pointer|
|fifoSortMatrixC_o_0_full_n         |   in|    1|     ap_fifo|        fifoSortMatrixC_o_0|       pointer|
|fifoSortMatrixC_o_0_write          |  out|    1|     ap_fifo|        fifoSortMatrixC_o_0|       pointer|
|fifoSortMatrixC_o_03_din           |  out|   32|     ap_fifo|       fifoSortMatrixC_o_03|       pointer|
|fifoSortMatrixC_o_03_full_n        |   in|    1|     ap_fifo|       fifoSortMatrixC_o_03|       pointer|
|fifoSortMatrixC_o_03_write         |  out|    1|     ap_fifo|       fifoSortMatrixC_o_03|       pointer|
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 11 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 11 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lenEdgeListPtr, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%lenEdgeListPtr_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %lenEdgeListPtr"   --->   Operation 17 'read' 'lenEdgeListPtr_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_o_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_o_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoEdgeListPtr_calC15, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%matrixC_buffer_V = alloca i64 1" [kernel.cpp:134]   --->   Operation 25 'alloca' 'matrixC_buffer_V' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln135 = store i4 0, i4 %i" [kernel.cpp:135]   --->   Operation 26 'store' 'store_ln135' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln135 = br void" [kernel.cpp:135]   --->   Operation 27 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_6 = load i4 %i" [kernel.cpp:137]   --->   Operation 28 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.72ns)   --->   "%icmp_ln135 = icmp_eq  i4 %i_6, i4 8" [kernel.cpp:135]   --->   Operation 29 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%add_ln135 = add i4 %i_6, i4 1" [kernel.cpp:135]   --->   Operation 31 'add' 'add_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %.split27, void %.lr.ph134" [kernel.cpp:135]   --->   Operation 32 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [kernel.cpp:135]   --->   Operation 33 'specloopname' 'specloopname_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%br_ln136 = br void" [kernel.cpp:136]   --->   Operation 34 'br' 'br_ln136' <Predicate = (!icmp_ln135)> <Delay = 0.42>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%iter = alloca i32 1"   --->   Operation 35 'alloca' 'iter' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 36 'alloca' 'i_5' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.63ns)   --->   "%tmp_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr_calC15" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'tmp_12' <Predicate = (icmp_ln135)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 38 [1/1] (1.01ns)   --->   "%add_ln143 = add i32 %lenEdgeListPtr_read, i32 4294967295" [kernel.cpp:143]   --->   Operation 38 'add' 'add_ln143' <Predicate = (icmp_ln135)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln143 = store i32 %tmp_12, i32 %i_5" [kernel.cpp:143]   --->   Operation 39 'store' 'store_ln143' <Predicate = (icmp_ln135)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln143 = store i31 0, i31 %iter" [kernel.cpp:143]   --->   Operation 40 'store' 'store_ln143' <Predicate = (icmp_ln135)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln143 = br void" [kernel.cpp:143]   --->   Operation 41 'br' 'br_ln143' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln136, void %.split25, i2 0, void %.split27" [kernel.cpp:136]   --->   Operation 42 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i2 %j" [kernel.cpp:137]   --->   Operation 43 'trunc' 'trunc_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln137, i3 0" [kernel.cpp:137]   --->   Operation 44 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.79ns)   --->   "%add_ln137 = add i4 %tmp_3_cast, i4 %i_6" [kernel.cpp:137]   --->   Operation 45 'add' 'add_ln137' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i4 %add_ln137" [kernel.cpp:137]   --->   Operation 46 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_addr = getelementptr i32 %matrixC_buffer_V, i64 0, i64 %zext_ln137" [kernel.cpp:137]   --->   Operation 47 'getelementptr' 'matrixC_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.44ns)   --->   "%icmp_ln136 = icmp_eq  i2 %j, i2 2" [kernel.cpp:136]   --->   Operation 48 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 49 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.54ns)   --->   "%add_ln136 = add i2 %j, i2 1" [kernel.cpp:136]   --->   Operation 50 'add' 'add_ln136' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %.split25, void" [kernel.cpp:136]   --->   Operation 51 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:136]   --->   Operation 52 'specloopname' 'specloopname_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln137 = store i32 0, i4 %matrixC_buffer_V_addr" [kernel.cpp:137]   --->   Operation 53 'store' 'store_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln135 = store i4 %add_ln135, i4 %i" [kernel.cpp:135]   --->   Operation 55 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.42>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.62>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%iter_1 = load i31 %iter" [kernel.cpp:143]   --->   Operation 57 'load' 'iter_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%start_addr = load i32 %i_5"   --->   Operation 58 'load' 'start_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i31 %iter_1" [kernel.cpp:143]   --->   Operation 59 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.99ns)   --->   "%icmp_ln143 = icmp_slt  i32 %zext_ln143, i32 %add_ln143" [kernel.cpp:143]   --->   Operation 60 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.00ns)   --->   "%iter_2 = add i31 %iter_1, i31 1" [kernel.cpp:143]   --->   Operation 61 'add' 'iter_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %._crit_edge135.loopexit.preheader, void %.split23" [kernel.cpp:143]   --->   Operation 62 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [kernel.cpp:143]   --->   Operation 63 'specloopname' 'specloopname_ln143' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.63ns)   --->   "%tmp_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr_calC15" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'tmp_13' <Predicate = (icmp_ln143)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln148 = br void" [kernel.cpp:148]   --->   Operation 65 'br' 'br_ln148' <Predicate = (icmp_ln143)> <Delay = 0.42>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 66 'alloca' 'i_3' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln168 = store i4 0, i4 %i_3" [kernel.cpp:168]   --->   Operation 67 'store' 'store_ln168' <Predicate = (!icmp_ln143)> <Delay = 0.42>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln168 = br void %._crit_edge135.loopexit" [kernel.cpp:168]   --->   Operation 68 'br' 'br_ln168' <Predicate = (!icmp_ln143)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.41>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%i_2 = phi i32 %start_addr, void %.split23, i32 %i_9, void"   --->   Operation 69 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.99ns)   --->   "%icmp_ln148 = icmp_slt  i32 %i_2, i32 %tmp_13" [kernel.cpp:148]   --->   Operation 70 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %._crit_edge.loopexit, void %.split21" [kernel.cpp:148]   --->   Operation 71 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [kernel.cpp:148]   --->   Operation 72 'specloopname' 'specloopname_ln148' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.42ns)   --->   "%br_ln151 = br void" [kernel.cpp:151]   --->   Operation 73 'br' 'br_ln151' <Predicate = (icmp_ln148)> <Delay = 0.42>
ST_5 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln145 = store i32 %tmp_13, i32 %i_5" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'store' 'store_ln145' <Predicate = (!icmp_ln148)> <Delay = 0.42>
ST_5 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln143 = store i31 %iter_2, i31 %iter" [kernel.cpp:143]   --->   Operation 75 'store' 'store_ln143' <Predicate = (!icmp_ln148)> <Delay = 0.42>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln148)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.01>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%n = phi i2 0, void %.split21, i2 %n_1, void"   --->   Operation 77 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.44ns)   --->   "%icmp_ln151 = icmp_eq  i2 %n, i2 2" [kernel.cpp:151]   --->   Operation 78 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 79 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.54ns)   --->   "%n_1 = add i2 %n, i2 1" [kernel.cpp:151]   --->   Operation 80 'add' 'n_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %.split19, void" [kernel.cpp:151]   --->   Operation 81 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [kernel.cpp:151]   --->   Operation 82 'specloopname' 'specloopname_ln151' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln154 = br void" [kernel.cpp:154]   --->   Operation 83 'br' 'br_ln154' <Predicate = (!icmp_ln151)> <Delay = 0.42>
ST_6 : Operation 84 [1/1] (1.01ns)   --->   "%i_9 = add i32 %i_2, i32 1" [kernel.cpp:148]   --->   Operation 84 'add' 'i_9' <Predicate = (icmp_ln151)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (icmp_ln151)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.36>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%j_2 = phi i2 0, void %.split19, i2 %add_ln154, void %_ZN13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge" [kernel.cpp:154]   --->   Operation 86 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i2 %j_2" [kernel.cpp:120]   --->   Operation 87 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln120, i3 0" [kernel.cpp:154]   --->   Operation 88 'bitconcatenate' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.44ns)   --->   "%icmp_ln154 = icmp_eq  i2 %j_2, i2 2" [kernel.cpp:154]   --->   Operation 89 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 90 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.54ns)   --->   "%add_ln154 = add i2 %j_2, i2 1" [kernel.cpp:154]   --->   Operation 91 'add' 'add_ln154' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %.split17, void" [kernel.cpp:154]   --->   Operation 92 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel.cpp:154]   --->   Operation 93 'specloopname' 'specloopname_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %trunc_ln120, void %branch0, void %branch1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'br' 'br_ln145' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.63ns)   --->   "%fifoMatrixCIdx_i_0_0_0_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_0_0_0_0" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'fifoMatrixCIdx_i_0_0_0_0_read' <Predicate = (!icmp_ln154 & !trunc_ln120)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32> <FIFO>
ST_7 : Operation 96 [1/1] (0.42ns)   --->   "%br_ln145 = br void %.split175" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'br' 'br_ln145' <Predicate = (!icmp_ln154 & !trunc_ln120)> <Delay = 0.42>
ST_7 : Operation 97 [1/1] (1.63ns)   --->   "%fifoMatrixCIdx_i_0_0_0_01_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_0_0_0_01" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'fifoMatrixCIdx_i_0_0_0_01_read' <Predicate = (!icmp_ln154 & trunc_ln120)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32> <FIFO>
ST_7 : Operation 98 [1/1] (0.42ns)   --->   "%br_ln145 = br void %.split175" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'br' 'br_ln145' <Predicate = (!icmp_ln154 & trunc_ln120)> <Delay = 0.42>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%row_V = phi i16 %fifoMatrixCIdx_i_0_0_0_01_read, void %branch1, i16 %fifoMatrixCIdx_i_0_0_0_0_read, void %branch0" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'phi' 'row_V' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %trunc_ln120, void %branch2, void %branch3" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'br' 'br_ln145' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (1.63ns)   --->   "%fifoCalcMatrixC_i_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %fifoCalcMatrixC_i_0" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'fifoCalcMatrixC_i_0_read' <Predicate = (!icmp_ln154 & !trunc_ln120)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 102 [1/1] (0.42ns)   --->   "%br_ln145 = br void %.split1759_ifconv" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'br' 'br_ln145' <Predicate = (!icmp_ln154 & !trunc_ln120)> <Delay = 0.42>
ST_7 : Operation 103 [1/1] (1.63ns)   --->   "%fifoCalcMatrixC_i_02_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %fifoCalcMatrixC_i_02" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'fifoCalcMatrixC_i_02_read' <Predicate = (!icmp_ln154 & trunc_ln120)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 104 [1/1] (0.42ns)   --->   "%br_ln145 = br void %.split1759_ifconv" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'br' 'br_ln145' <Predicate = (!icmp_ln154 & trunc_ln120)> <Delay = 0.42>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = phi i32 %fifoCalcMatrixC_i_02_read, void %branch3, i32 %fifoCalcMatrixC_i_0_read, void %branch2" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'phi' 'tmp_6' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (2.30ns)   --->   "%d = fpext i32 %tmp_6"   --->   Operation 106 'fpext' 'd' <Predicate = (!icmp_ln154)> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.43>
ST_8 : Operation 108 [1/2] (2.30ns)   --->   "%d = fpext i32 %tmp_6"   --->   Operation 108 'fpext' 'd' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 109 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 110 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 111 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 112 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 113 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 114 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 6.31>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i11 %exp_tmp"   --->   Operation 115 'zext' 'zext_ln494' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 116 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_5"   --->   Operation 117 'zext' 'zext_ln578' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (1.10ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln578"   --->   Operation 118 'sub' 'man_V_1' <Predicate = (p_Result_4 & !icmp_ln580)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.40ns)   --->   "%man_V_2 = select i1 %p_Result_4, i54 %man_V_1, i54 %zext_ln578"   --->   Operation 119 'select' 'man_V_2' <Predicate = (!icmp_ln580)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln494"   --->   Operation 120 'sub' 'F2' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 121 'icmp' 'icmp_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4080"   --->   Operation 122 'add' 'add_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 16, i12 %F2"   --->   Operation 123 'sub' 'sub_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 124 'select' 'sh_amt' <Predicate = (!icmp_ln580)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 125 'sext' 'sext_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 16"   --->   Operation 126 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_2"   --->   Operation 127 'trunc' 'trunc_ln592' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 128 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 129 'zext' 'zext_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595"   --->   Operation 130 'ashr' 'ashr_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 131 'trunc' 'trunc_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%bitcast_ln709 = bitcast i32 %tmp_6"   --->   Operation 132 'bitcast' 'bitcast_ln709' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln709, i32 31"   --->   Operation 133 'bitselect' 'tmp_9' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%select_ln597 = select i1 %tmp_9, i32 4294967295, i32 0"   --->   Operation 134 'select' 'select_ln597' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%select_ln594 = select i1 %icmp_ln594, i32 %trunc_ln595, i32 %select_ln597"   --->   Operation 135 'select' 'select_ln594' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 136 'partselect' 'tmp_10' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.81ns)   --->   "%icmp_ln612 = icmp_eq  i7 %tmp_10, i7 0"   --->   Operation 137 'icmp' 'icmp_ln612' <Predicate = (!icmp_ln580)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%shl_ln613 = shl i32 %trunc_ln592, i32 %sext_ln590"   --->   Operation 138 'shl' 'shl_ln613' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%select_ln612 = select i1 %icmp_ln612, i32 %shl_ln613, i32 0"   --->   Operation 139 'select' 'select_ln612' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 140 'xor' 'xor_ln580' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 141 'and' 'and_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (1.38ns) (out node of the LUT)   --->   "%select_ln591 = select i1 %and_ln591, i32 %trunc_ln592, i32 %select_ln612"   --->   Operation 142 'select' 'select_ln591' <Predicate = (!icmp_ln580)> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 143 'or' 'or_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 144 'xor' 'xor_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 145 'and' 'and_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln590 = select i1 %and_ln590, i32 %select_ln594, i32 %select_ln591"   --->   Operation 146 'select' 'select_ln590' <Predicate = (!icmp_ln580)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.44ns) (out node of the LUT)   --->   "%matrixC_val_i_V = select i1 %icmp_ln580, i32 0, i32 %select_ln590"   --->   Operation 147 'select' 'matrixC_val_i_V' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %row_V, i32 15"   --->   Operation 148 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_11, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, void %_ZN13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge" [kernel.cpp:158]   --->   Operation 149 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = trunc i16 %row_V" [kernel.cpp:120]   --->   Operation 150 'trunc' 'trunc_ln120_1' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.79ns)   --->   "%add_ln120 = add i4 %tmp_7_cast, i4 %trunc_ln120_1" [kernel.cpp:120]   --->   Operation 151 'add' 'add_ln120' <Predicate = (!tmp_11)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i4 %add_ln120" [kernel.cpp:120]   --->   Operation 152 'zext' 'zext_ln120' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_addr_2 = getelementptr i32 %matrixC_buffer_V, i64 0, i64 %zext_ln120" [kernel.cpp:120]   --->   Operation 153 'getelementptr' 'matrixC_buffer_V_addr_2' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_9 : Operation 154 [2/2] (0.67ns)   --->   "%matrixC_val_old_V = load i4 %matrixC_buffer_V_addr_2" [kernel.cpp:120]   --->   Operation 154 'load' 'matrixC_val_old_V' <Predicate = (!tmp_11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 8> <Delay = 2.37>
ST_10 : Operation 155 [1/2] (0.67ns)   --->   "%matrixC_val_old_V = load i4 %matrixC_buffer_V_addr_2" [kernel.cpp:120]   --->   Operation 155 'load' 'matrixC_val_old_V' <Predicate = (!tmp_11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 156 [1/1] (1.01ns)   --->   "%valC_V = add i32 %matrixC_val_old_V, i32 %matrixC_val_i_V"   --->   Operation 156 'add' 'valC_V' <Predicate = (!tmp_11)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.67ns)   --->   "%store_ln122 = store i32 %valC_V, i4 %matrixC_buffer_V_addr_2" [kernel.cpp:122]   --->   Operation 157 'store' 'store_ln122' <Predicate = (!tmp_11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln160 = br void %_ZN13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge" [kernel.cpp:160]   --->   Operation 158 'br' 'br_ln160' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 159 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.79>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%i_8 = load i4 %i_3"   --->   Operation 160 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.72ns)   --->   "%icmp_ln168 = icmp_eq  i4 %i_8, i4 8" [kernel.cpp:168]   --->   Operation 161 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 162 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.79ns)   --->   "%add_ln168 = add i4 %i_8, i4 1" [kernel.cpp:168]   --->   Operation 163 'add' 'add_ln168' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %.split15, void" [kernel.cpp:168]   --->   Operation 164 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel.cpp:168]   --->   Operation 165 'specloopname' 'specloopname_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.42ns)   --->   "%br_ln169 = br void" [kernel.cpp:169]   --->   Operation 166 'br' 'br_ln169' <Predicate = (!icmp_ln168)> <Delay = 0.42>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln175 = ret" [kernel.cpp:175]   --->   Operation 167 'ret' 'ret_ln175' <Predicate = (icmp_ln168)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.47>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%j_1 = phi i2 0, void %.split15, i2 %add_ln169, void %.split._crit_edge12" [kernel.cpp:169]   --->   Operation 168 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln988 = trunc i2 %j_1"   --->   Operation 169 'trunc' 'trunc_ln988' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln988, i3 0"   --->   Operation 170 'bitconcatenate' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.79ns)   --->   "%add_ln988 = add i4 %tmp_5_cast, i4 %i_8"   --->   Operation 171 'add' 'add_ln988' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln988 = zext i4 %add_ln988"   --->   Operation 172 'zext' 'zext_ln988' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_addr_1 = getelementptr i32 %matrixC_buffer_V, i64 0, i64 %zext_ln988"   --->   Operation 173 'getelementptr' 'matrixC_buffer_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.44ns)   --->   "%icmp_ln169 = icmp_eq  i2 %j_1, i2 2" [kernel.cpp:169]   --->   Operation 174 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 175 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.54ns)   --->   "%add_ln169 = add i2 %j_1, i2 1" [kernel.cpp:169]   --->   Operation 176 'add' 'add_ln169' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split_ifconv, void" [kernel.cpp:169]   --->   Operation 177 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [2/2] (0.67ns)   --->   "%p_Val2_s = load i4 %matrixC_buffer_V_addr_1"   --->   Operation 178 'load' 'p_Val2_s' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 179 [1/1] (0.42ns)   --->   "%store_ln168 = store i4 %add_ln168, i4 %i_3" [kernel.cpp:168]   --->   Operation 179 'store' 'store_ln168' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge135.loopexit"   --->   Operation 180 'br' 'br_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 7.23>
ST_13 : Operation 181 [1/2] (0.67ns)   --->   "%p_Val2_s = load i4 %matrixC_buffer_V_addr_1"   --->   Operation 181 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 182 [1/1] (0.99ns)   --->   "%icmp_ln988 = icmp_eq  i32 %p_Val2_s, i32 0"   --->   Operation 182 'icmp' 'icmp_ln988' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 183 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (1.01ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_s"   --->   Operation 184 'sub' 'tmp_V' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.44ns)   --->   "%m_5 = select i1 %p_Result_6, i32 %tmp_V, i32 %p_Val2_s"   --->   Operation 185 'select' 'm_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_5, i32 31, i32 0"   --->   Operation 186 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_7, i1 1"   --->   Operation 187 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (1.01ns)   --->   "%sub_ln997 = sub i32 32, i32 %l"   --->   Operation 188 'sub' 'sub_ln997' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln997, i32 4294967272"   --->   Operation 189 'add' 'lsb_index' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 190 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.99ns)   --->   "%icmp_ln999 = icmp_sgt  i31 %tmp_4, i31 0"   --->   Operation 191 'icmp' 'icmp_ln999' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1000 = trunc i32 %sub_ln997"   --->   Operation 192 'trunc' 'trunc_ln1000' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.78ns)   --->   "%sub_ln1000 = sub i6 57, i6 %trunc_ln1000"   --->   Operation 193 'sub' 'sub_ln1000' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%zext_ln1000 = zext i6 %sub_ln1000"   --->   Operation 194 'zext' 'zext_ln1000' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%lshr_ln1000 = lshr i32 4294967295, i32 %zext_ln1000"   --->   Operation 195 'lshr' 'lshr_ln1000' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%shl_ln1002 = shl i32 1, i32 %lsb_index"   --->   Operation 196 'shl' 'shl_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%or_ln1002_1 = or i32 %lshr_ln1000, i32 %shl_ln1002"   --->   Operation 197 'or' 'or_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%and_ln1002 = and i32 %m_5, i32 %or_ln1002_1"   --->   Operation 198 'and' 'and_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln1002 = icmp_ne  i32 %and_ln1002, i32 0"   --->   Operation 199 'icmp' 'icmp_ln1002' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 200 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%xor_ln1002 = xor i1 %tmp_5, i1 1"   --->   Operation 201 'xor' 'xor_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_5, i32 %lsb_index"   --->   Operation 202 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.99ns)   --->   "%icmp_ln1011 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 203 'icmp' 'icmp_ln1011' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%and_ln1002_1 = and i1 %p_Result_8, i1 %xor_ln1002"   --->   Operation 204 'and' 'and_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1012_1 = zext i32 %m_5"   --->   Operation 205 'zext' 'zext_ln1012_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (1.01ns)   --->   "%sub_ln1012 = sub i32 25, i32 %sub_ln997"   --->   Operation 206 'sub' 'sub_ln1012' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1012 = zext i32 %sub_ln1012"   --->   Operation 207 'zext' 'zext_ln1012' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln1012 = shl i64 %zext_ln1012_1, i64 %zext_ln1012"   --->   Operation 208 'shl' 'shl_ln1012' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%select_ln999 = select i1 %icmp_ln999, i1 %icmp_ln1002, i1 %p_Result_8"   --->   Operation 209 'select' 'select_ln999' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (1.01ns)   --->   "%add_ln1011 = add i32 %sub_ln997, i32 4294967271"   --->   Operation 210 'add' 'add_ln1011' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1011 = zext i32 %add_ln1011"   --->   Operation 211 'zext' 'zext_ln1011' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln1011 = lshr i64 %zext_ln1012_1, i64 %zext_ln1011"   --->   Operation 212 'lshr' 'lshr_ln1011' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln1011 = select i1 %icmp_ln1011, i1 %select_ln999, i1 %and_ln1002_1"   --->   Operation 213 'select' 'select_ln1011' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012"   --->   Operation 214 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1014 = zext i1 %select_ln1011"   --->   Operation 215 'zext' 'zext_ln1014' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_2 = add i64 %m, i64 %zext_ln1014"   --->   Operation 216 'add' 'm_2' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%m_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32 1, i32 63"   --->   Operation 217 'partselect' 'm_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32 25"   --->   Operation 218 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln996 = trunc i32 %l"   --->   Operation 219 'trunc' 'trunc_ln996' <Predicate = true> <Delay = 0.00>

State 14 <SV = 6> <Delay = 3.52>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [kernel.cpp:169]   --->   Operation 220 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i63 %m_6"   --->   Operation 221 'zext' 'zext_ln1015' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.39ns)   --->   "%select_ln996 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 222 'select' 'select_ln996' <Predicate = (!icmp_ln988)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017 = sub i8 16, i8 %trunc_ln996"   --->   Operation 223 'sub' 'sub_ln1017' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 224 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996"   --->   Operation 224 'add' 'add_ln1017' <Predicate = (!icmp_ln988)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_6, i8 %add_ln1017"   --->   Operation 225 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp, i32 23, i32 31"   --->   Operation 226 'partset' 'p_Result_9' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_9"   --->   Operation 227 'trunc' 'LD' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln751 = bitcast i32 %LD"   --->   Operation 228 'bitcast' 'bitcast_ln751' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.44ns)   --->   "%select_ln988 = select i1 %icmp_ln988, i32 0, i32 %bitcast_ln751"   --->   Operation 229 'select' 'select_ln988' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln988, void %branch4, void %branch5" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 230 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %fifoSortMatrixC_o_0, i32 %select_ln988" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = (!trunc_ln988)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split._crit_edge12" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 232 'br' 'br_ln174' <Predicate = (!trunc_ln988)> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %fifoSortMatrixC_o_03, i32 %select_ln988" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 233 'write' 'write_ln174' <Predicate = (trunc_ln988)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split._crit_edge12" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 234 'br' 'br_ln174' <Predicate = (trunc_ln988)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 235 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lenEdgeListPtr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoEdgeListPtr_calC15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_i_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_i_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_i_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoSortMatrixC_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoSortMatrixC_o_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                              (alloca           ) [ 011100000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000]
lenEdgeListPtr_read            (read             ) [ 001100000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000]
matrixC_buffer_V               (alloca           ) [ 001111111111111]
store_ln135                    (store            ) [ 000000000000000]
br_ln135                       (br               ) [ 000000000000000]
i_6                            (load             ) [ 000100000000000]
icmp_ln135                     (icmp             ) [ 001100000000000]
empty                          (speclooptripcount) [ 000000000000000]
add_ln135                      (add              ) [ 000100000000000]
br_ln135                       (br               ) [ 000000000000000]
specloopname_ln135             (specloopname     ) [ 000000000000000]
br_ln136                       (br               ) [ 001100000000000]
iter                           (alloca           ) [ 001111111110000]
i_5                            (alloca           ) [ 001111111110000]
tmp_12                         (read             ) [ 000000000000000]
add_ln143                      (add              ) [ 000011111110000]
store_ln143                    (store            ) [ 000000000000000]
store_ln143                    (store            ) [ 000000000000000]
br_ln143                       (br               ) [ 000000000000000]
j                              (phi              ) [ 000100000000000]
trunc_ln137                    (trunc            ) [ 000000000000000]
tmp_3_cast                     (bitconcatenate   ) [ 000000000000000]
add_ln137                      (add              ) [ 000000000000000]
zext_ln137                     (zext             ) [ 000000000000000]
matrixC_buffer_V_addr          (getelementptr    ) [ 000000000000000]
icmp_ln136                     (icmp             ) [ 001100000000000]
empty_58                       (speclooptripcount) [ 000000000000000]
add_ln136                      (add              ) [ 001100000000000]
br_ln136                       (br               ) [ 000000000000000]
specloopname_ln136             (specloopname     ) [ 000000000000000]
store_ln137                    (store            ) [ 000000000000000]
br_ln0                         (br               ) [ 001100000000000]
store_ln135                    (store            ) [ 000000000000000]
br_ln0                         (br               ) [ 000000000000000]
iter_1                         (load             ) [ 000000000000000]
start_addr                     (load             ) [ 000011111110000]
zext_ln143                     (zext             ) [ 000000000000000]
icmp_ln143                     (icmp             ) [ 000011111110000]
iter_2                         (add              ) [ 000001111110000]
br_ln143                       (br               ) [ 000000000000000]
specloopname_ln143             (specloopname     ) [ 000000000000000]
tmp_13                         (read             ) [ 000001111110000]
br_ln148                       (br               ) [ 000011111110000]
i_3                            (alloca           ) [ 000011111111111]
store_ln168                    (store            ) [ 000000000000000]
br_ln168                       (br               ) [ 000000000000000]
i_2                            (phi              ) [ 000001111110000]
icmp_ln148                     (icmp             ) [ 000011111110000]
br_ln148                       (br               ) [ 000000000000000]
specloopname_ln148             (specloopname     ) [ 000000000000000]
br_ln151                       (br               ) [ 000011111110000]
store_ln145                    (store            ) [ 000000000000000]
store_ln143                    (store            ) [ 000000000000000]
br_ln0                         (br               ) [ 000000000000000]
n                              (phi              ) [ 000000100000000]
icmp_ln151                     (icmp             ) [ 000011111110000]
empty_59                       (speclooptripcount) [ 000000000000000]
n_1                            (add              ) [ 000011111110000]
br_ln151                       (br               ) [ 000000000000000]
specloopname_ln151             (specloopname     ) [ 000000000000000]
br_ln154                       (br               ) [ 000011111110000]
i_9                            (add              ) [ 000011111110000]
br_ln0                         (br               ) [ 000011111110000]
j_2                            (phi              ) [ 000000010000000]
trunc_ln120                    (trunc            ) [ 000011111110000]
tmp_7_cast                     (bitconcatenate   ) [ 000000001100000]
icmp_ln154                     (icmp             ) [ 000011111110000]
empty_60                       (speclooptripcount) [ 000000000000000]
add_ln154                      (add              ) [ 000011111110000]
br_ln154                       (br               ) [ 000000000000000]
specloopname_ln154             (specloopname     ) [ 000000000000000]
br_ln145                       (br               ) [ 000000000000000]
fifoMatrixCIdx_i_0_0_0_0_read  (read             ) [ 000000000000000]
br_ln145                       (br               ) [ 000000000000000]
fifoMatrixCIdx_i_0_0_0_01_read (read             ) [ 000000000000000]
br_ln145                       (br               ) [ 000000000000000]
row_V                          (phi              ) [ 000000001100000]
br_ln145                       (br               ) [ 000000000000000]
fifoCalcMatrixC_i_0_read       (read             ) [ 000000000000000]
br_ln145                       (br               ) [ 000000000000000]
fifoCalcMatrixC_i_02_read      (read             ) [ 000000000000000]
br_ln145                       (br               ) [ 000000000000000]
tmp_6                          (phi              ) [ 000000001100000]
br_ln0                         (br               ) [ 000011111110000]
d                              (fpext            ) [ 000000000000000]
ireg                           (bitcast          ) [ 000000000000000]
trunc_ln564                    (trunc            ) [ 000000000000000]
p_Result_4                     (bitselect        ) [ 000000000100000]
exp_tmp                        (partselect       ) [ 000000000100000]
trunc_ln574                    (trunc            ) [ 000000000100000]
icmp_ln580                     (icmp             ) [ 000000000100000]
zext_ln494                     (zext             ) [ 000000000000000]
p_Result_5                     (bitconcatenate   ) [ 000000000000000]
zext_ln578                     (zext             ) [ 000000000000000]
man_V_1                        (sub              ) [ 000000000000000]
man_V_2                        (select           ) [ 000000000000000]
F2                             (sub              ) [ 000000000000000]
icmp_ln590                     (icmp             ) [ 000000000000000]
add_ln590                      (add              ) [ 000000000000000]
sub_ln590                      (sub              ) [ 000000000000000]
sh_amt                         (select           ) [ 000000000000000]
sext_ln590                     (sext             ) [ 000000000000000]
icmp_ln591                     (icmp             ) [ 000000000000000]
trunc_ln592                    (trunc            ) [ 000000000000000]
icmp_ln594                     (icmp             ) [ 000000000000000]
zext_ln595                     (zext             ) [ 000000000000000]
ashr_ln595                     (ashr             ) [ 000000000000000]
trunc_ln595                    (trunc            ) [ 000000000000000]
bitcast_ln709                  (bitcast          ) [ 000000000000000]
tmp_9                          (bitselect        ) [ 000000000000000]
select_ln597                   (select           ) [ 000000000000000]
select_ln594                   (select           ) [ 000000000000000]
tmp_10                         (partselect       ) [ 000000000000000]
icmp_ln612                     (icmp             ) [ 000000000000000]
shl_ln613                      (shl              ) [ 000000000000000]
select_ln612                   (select           ) [ 000000000000000]
xor_ln580                      (xor              ) [ 000000000000000]
and_ln591                      (and              ) [ 000000000000000]
select_ln591                   (select           ) [ 000000000000000]
or_ln591                       (or               ) [ 000000000000000]
xor_ln591                      (xor              ) [ 000000000000000]
and_ln590                      (and              ) [ 000000000000000]
select_ln590                   (select           ) [ 000000000000000]
matrixC_val_i_V                (select           ) [ 000000000010000]
tmp_11                         (bitselect        ) [ 000011111110000]
br_ln158                       (br               ) [ 000000000000000]
trunc_ln120_1                  (trunc            ) [ 000000000000000]
add_ln120                      (add              ) [ 000000000000000]
zext_ln120                     (zext             ) [ 000000000000000]
matrixC_buffer_V_addr_2        (getelementptr    ) [ 000000000010000]
matrixC_val_old_V              (load             ) [ 000000000000000]
valC_V                         (add              ) [ 000000000000000]
store_ln122                    (store            ) [ 000000000000000]
br_ln160                       (br               ) [ 000000000000000]
br_ln0                         (br               ) [ 000011111110000]
i_8                            (load             ) [ 000000000000111]
icmp_ln168                     (icmp             ) [ 000000000001111]
empty_61                       (speclooptripcount) [ 000000000000000]
add_ln168                      (add              ) [ 000000000000111]
br_ln168                       (br               ) [ 000000000000000]
specloopname_ln168             (specloopname     ) [ 000000000000000]
br_ln169                       (br               ) [ 000000000001111]
ret_ln175                      (ret              ) [ 000000000000000]
j_1                            (phi              ) [ 000000000000100]
trunc_ln988                    (trunc            ) [ 000000000000011]
tmp_5_cast                     (bitconcatenate   ) [ 000000000000000]
add_ln988                      (add              ) [ 000000000000000]
zext_ln988                     (zext             ) [ 000000000000000]
matrixC_buffer_V_addr_1        (getelementptr    ) [ 000000000000010]
icmp_ln169                     (icmp             ) [ 000000000001111]
empty_62                       (speclooptripcount) [ 000000000000000]
add_ln169                      (add              ) [ 000000000001111]
br_ln169                       (br               ) [ 000000000000000]
store_ln168                    (store            ) [ 000000000000000]
br_ln0                         (br               ) [ 000000000000000]
p_Val2_s                       (load             ) [ 000000000000000]
icmp_ln988                     (icmp             ) [ 000000000000001]
p_Result_6                     (bitselect        ) [ 000000000000001]
tmp_V                          (sub              ) [ 000000000000000]
m_5                            (select           ) [ 000000000000000]
p_Result_7                     (partselect       ) [ 000000000000000]
l                              (cttz             ) [ 000000000000000]
sub_ln997                      (sub              ) [ 000000000000000]
lsb_index                      (add              ) [ 000000000000000]
tmp_4                          (partselect       ) [ 000000000000000]
icmp_ln999                     (icmp             ) [ 000000000000000]
trunc_ln1000                   (trunc            ) [ 000000000000000]
sub_ln1000                     (sub              ) [ 000000000000000]
zext_ln1000                    (zext             ) [ 000000000000000]
lshr_ln1000                    (lshr             ) [ 000000000000000]
shl_ln1002                     (shl              ) [ 000000000000000]
or_ln1002_1                    (or               ) [ 000000000000000]
and_ln1002                     (and              ) [ 000000000000000]
icmp_ln1002                    (icmp             ) [ 000000000000000]
tmp_5                          (bitselect        ) [ 000000000000000]
xor_ln1002                     (xor              ) [ 000000000000000]
p_Result_8                     (bitselect        ) [ 000000000000000]
icmp_ln1011                    (icmp             ) [ 000000000000000]
and_ln1002_1                   (and              ) [ 000000000000000]
zext_ln1012_1                  (zext             ) [ 000000000000000]
sub_ln1012                     (sub              ) [ 000000000000000]
zext_ln1012                    (zext             ) [ 000000000000000]
shl_ln1012                     (shl              ) [ 000000000000000]
select_ln999                   (select           ) [ 000000000000000]
add_ln1011                     (add              ) [ 000000000000000]
zext_ln1011                    (zext             ) [ 000000000000000]
lshr_ln1011                    (lshr             ) [ 000000000000000]
select_ln1011                  (select           ) [ 000000000000000]
m                              (select           ) [ 000000000000000]
zext_ln1014                    (zext             ) [ 000000000000000]
m_2                            (add              ) [ 000000000000000]
m_6                            (partselect       ) [ 000000000000001]
p_Result_s                     (bitselect        ) [ 000000000000001]
trunc_ln996                    (trunc            ) [ 000000000000001]
specloopname_ln169             (specloopname     ) [ 000000000000000]
zext_ln1015                    (zext             ) [ 000000000000000]
select_ln996                   (select           ) [ 000000000000000]
sub_ln1017                     (sub              ) [ 000000000000000]
add_ln1017                     (add              ) [ 000000000000000]
tmp                            (bitconcatenate   ) [ 000000000000000]
p_Result_9                     (partset          ) [ 000000000000000]
LD                             (trunc            ) [ 000000000000000]
bitcast_ln751                  (bitcast          ) [ 000000000000000]
select_ln988                   (select           ) [ 000000000000000]
br_ln174                       (br               ) [ 000000000000000]
write_ln174                    (write            ) [ 000000000000000]
br_ln174                       (br               ) [ 000000000000000]
write_ln174                    (write            ) [ 000000000000000]
br_ln174                       (br               ) [ 000000000000000]
br_ln0                         (br               ) [ 000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lenEdgeListPtr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenEdgeListPtr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifoEdgeListPtr_calC15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoEdgeListPtr_calC15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifoMatrixCIdx_i_0_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_i_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifoMatrixCIdx_i_0_0_0_01">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_i_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifoCalcMatrixC_i_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_i_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifoCalcMatrixC_i_02">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_i_02"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifoSortMatrixC_o_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoSortMatrixC_o_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifoSortMatrixC_o_03">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoSortMatrixC_o_03"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="matrixC_buffer_V_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixC_buffer_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="iter_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="lenEdgeListPtr_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lenEdgeListPtr_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_12/2 tmp_13/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="fifoMatrixCIdx_i_0_0_0_0_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifoMatrixCIdx_i_0_0_0_0_read/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="fifoMatrixCIdx_i_0_0_0_01_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifoMatrixCIdx_i_0_0_0_01_read/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="fifoCalcMatrixC_i_0_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifoCalcMatrixC_i_0_read/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="fifoCalcMatrixC_i_02_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifoCalcMatrixC_i_02_read/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln174_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="write_ln174_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 "/>
</bind>
</comp>

<comp id="240" class="1004" name="matrixC_buffer_V_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_addr/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln137/3 matrixC_val_old_V/9 store_ln122/10 p_Val2_s/12 "/>
</bind>
</comp>

<comp id="253" class="1004" name="matrixC_buffer_V_addr_2_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_addr_2/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="matrixC_buffer_V_addr_1_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_addr_1/12 "/>
</bind>
</comp>

<comp id="267" class="1005" name="j_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="1"/>
<pin id="269" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="j_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_2_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="32" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="n_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="1"/>
<pin id="290" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="n_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="2" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="j_2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="1"/>
<pin id="301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_2_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="2" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="row_V_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="2"/>
<pin id="312" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="row_V (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="row_V_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="16" slack="0"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_V/7 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_6_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_6_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="334" class="1005" name="j_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="1"/>
<pin id="336" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="j_1_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="2" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln135_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="i_6_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln135_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln135_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln143_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln143_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln143_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="31" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln137_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln137/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_3_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln137_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="399" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln137_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln136_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln136_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln135_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="0" index="1" bw="4" slack="2"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="iter_1_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="31" slack="1"/>
<pin id="424" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_1/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="start_addr_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_addr/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln143_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln143_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="iter_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_2/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln168_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln148_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="1"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln145_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="2"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln143_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="31" slack="1"/>
<pin id="459" dir="0" index="1" bw="31" slack="2"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln151_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="0" index="1" bw="2" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="n_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="i_9_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln120_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln120/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_7_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln154_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln154_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="ireg_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln564_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln564/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_Result_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="0" index="2" bw="7" slack="0"/>
<pin id="515" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="exp_tmp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="0" index="2" bw="7" slack="0"/>
<pin id="523" dir="0" index="3" bw="7" slack="0"/>
<pin id="524" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln574_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln574/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln580_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="63" slack="0"/>
<pin id="535" dir="0" index="1" bw="63" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln580/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln494_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="1"/>
<pin id="541" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln494/9 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_Result_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="53" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="52" slack="1"/>
<pin id="546" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln578_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="53" slack="0"/>
<pin id="551" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln578/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="man_V_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="53" slack="0"/>
<pin id="556" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="man_V_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="54" slack="0"/>
<pin id="562" dir="0" index="2" bw="54" slack="0"/>
<pin id="563" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="F2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="0"/>
<pin id="568" dir="0" index="1" bw="11" slack="0"/>
<pin id="569" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln590_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="12" slack="0"/>
<pin id="574" dir="0" index="1" bw="12" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln590/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln590_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="0"/>
<pin id="580" dir="0" index="1" bw="5" slack="0"/>
<pin id="581" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln590/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sub_ln590_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="0" index="1" bw="12" slack="0"/>
<pin id="587" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln590/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sh_amt_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="12" slack="0"/>
<pin id="593" dir="0" index="2" bw="12" slack="0"/>
<pin id="594" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sext_ln590_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln590/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="icmp_ln591_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="0" index="1" bw="12" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln591/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln592_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="54" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln592/9 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln594_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="12" slack="0"/>
<pin id="614" dir="0" index="1" bw="12" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln594/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln595_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="12" slack="0"/>
<pin id="620" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln595/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="ashr_ln595_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="54" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln595/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="trunc_ln595_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="54" slack="0"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln595/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="bitcast_ln709_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="2"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln709/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_9_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="6" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln597_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="0" index="2" bw="32" slack="0"/>
<pin id="648" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln597/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln594_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="32" slack="0"/>
<pin id="656" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln594/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_10_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="0"/>
<pin id="662" dir="0" index="1" bw="12" slack="0"/>
<pin id="663" dir="0" index="2" bw="4" slack="0"/>
<pin id="664" dir="0" index="3" bw="5" slack="0"/>
<pin id="665" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln612_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="0" index="1" bw="7" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln612/9 "/>
</bind>
</comp>

<comp id="676" class="1004" name="shl_ln613_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="12" slack="0"/>
<pin id="679" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln613/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln612_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="0" index="2" bw="32" slack="0"/>
<pin id="686" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln612/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="xor_ln580_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580/9 "/>
</bind>
</comp>

<comp id="695" class="1004" name="and_ln591_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln591/9 "/>
</bind>
</comp>

<comp id="701" class="1004" name="select_ln591_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="32" slack="0"/>
<pin id="705" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln591/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="or_ln591_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln591/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="xor_ln591_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln591/9 "/>
</bind>
</comp>

<comp id="720" class="1004" name="and_ln590_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln590/9 "/>
</bind>
</comp>

<comp id="726" class="1004" name="select_ln590_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="0" index="2" bw="32" slack="0"/>
<pin id="730" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln590/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="matrixC_val_i_V_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="0" index="2" bw="32" slack="0"/>
<pin id="738" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="matrixC_val_i_V/9 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_11_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="2"/>
<pin id="744" dir="0" index="2" bw="5" slack="0"/>
<pin id="745" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln120_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="2"/>
<pin id="751" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln120_1/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln120_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="2"/>
<pin id="755" dir="0" index="1" bw="4" slack="0"/>
<pin id="756" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln120_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="valC_V_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="1"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="valC_V/10 "/>
</bind>
</comp>

<comp id="769" class="1004" name="i_8_load_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="1"/>
<pin id="771" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/11 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln168_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="0"/>
<pin id="774" dir="0" index="1" bw="4" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln168_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/11 "/>
</bind>
</comp>

<comp id="784" class="1004" name="trunc_ln988_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="2" slack="0"/>
<pin id="786" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln988/12 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_5_cast_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/12 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln988_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="0"/>
<pin id="798" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="799" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln988/12 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln988_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln988/12 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln169_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="0"/>
<pin id="808" dir="0" index="1" bw="2" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/12 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln169_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/12 "/>
</bind>
</comp>

<comp id="818" class="1004" name="store_ln168_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="4" slack="1"/>
<pin id="820" dir="0" index="1" bw="4" slack="2"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/12 "/>
</bind>
</comp>

<comp id="822" class="1004" name="icmp_ln988_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln988/13 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_Result_6_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="6" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/13 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_V_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/13 "/>
</bind>
</comp>

<comp id="842" class="1004" name="m_5_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="0" index="2" bw="32" slack="0"/>
<pin id="846" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_5/13 "/>
</bind>
</comp>

<comp id="850" class="1004" name="p_Result_7_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="0" index="2" bw="6" slack="0"/>
<pin id="854" dir="0" index="3" bw="1" slack="0"/>
<pin id="855" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/13 "/>
</bind>
</comp>

<comp id="860" class="1004" name="l_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="0" index="2" bw="1" slack="0"/>
<pin id="864" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/13 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sub_ln997_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln997/13 "/>
</bind>
</comp>

<comp id="874" class="1004" name="lsb_index_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="6" slack="0"/>
<pin id="877" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/13 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_4_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="31" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="0"/>
<pin id="883" dir="0" index="2" bw="1" slack="0"/>
<pin id="884" dir="0" index="3" bw="6" slack="0"/>
<pin id="885" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="890" class="1004" name="icmp_ln999_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="31" slack="0"/>
<pin id="892" dir="0" index="1" bw="31" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln999/13 "/>
</bind>
</comp>

<comp id="896" class="1004" name="trunc_ln1000_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1000/13 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sub_ln1000_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="0"/>
<pin id="902" dir="0" index="1" bw="6" slack="0"/>
<pin id="903" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1000/13 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln1000_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="6" slack="0"/>
<pin id="908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1000/13 "/>
</bind>
</comp>

<comp id="910" class="1004" name="lshr_ln1000_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="6" slack="0"/>
<pin id="913" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1000/13 "/>
</bind>
</comp>

<comp id="916" class="1004" name="shl_ln1002_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="0"/>
<pin id="919" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1002/13 "/>
</bind>
</comp>

<comp id="922" class="1004" name="or_ln1002_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="0"/>
<pin id="924" dir="0" index="1" bw="32" slack="0"/>
<pin id="925" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1002_1/13 "/>
</bind>
</comp>

<comp id="928" class="1004" name="and_ln1002_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="0"/>
<pin id="931" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1002/13 "/>
</bind>
</comp>

<comp id="934" class="1004" name="icmp_ln1002_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1002/13 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_5_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="32" slack="0"/>
<pin id="943" dir="0" index="2" bw="6" slack="0"/>
<pin id="944" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="948" class="1004" name="xor_ln1002_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1002/13 "/>
</bind>
</comp>

<comp id="954" class="1004" name="p_Result_8_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="0" index="2" bw="32" slack="0"/>
<pin id="958" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/13 "/>
</bind>
</comp>

<comp id="962" class="1004" name="icmp_ln1011_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1011/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="and_ln1002_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1002_1/13 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln1012_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1012_1/13 "/>
</bind>
</comp>

<comp id="978" class="1004" name="sub_ln1012_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="6" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1012/13 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln1012_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1012/13 "/>
</bind>
</comp>

<comp id="988" class="1004" name="shl_ln1012_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="0" index="1" bw="32" slack="0"/>
<pin id="991" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1012/13 "/>
</bind>
</comp>

<comp id="994" class="1004" name="select_ln999_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="0" index="2" bw="1" slack="0"/>
<pin id="998" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln999/13 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="add_ln1011_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="0" index="1" bw="6" slack="0"/>
<pin id="1005" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1011/13 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln1011_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="0"/>
<pin id="1010" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1011/13 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="lshr_ln1011_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="0"/>
<pin id="1015" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1011/13 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="select_ln1011_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="0" index="2" bw="1" slack="0"/>
<pin id="1022" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1011/13 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="m_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="64" slack="0"/>
<pin id="1029" dir="0" index="2" bw="64" slack="0"/>
<pin id="1030" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/13 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln1014_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1014/13 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="m_2_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="64" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/13 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="m_6_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="63" slack="0"/>
<pin id="1046" dir="0" index="1" bw="64" slack="0"/>
<pin id="1047" dir="0" index="2" bw="1" slack="0"/>
<pin id="1048" dir="0" index="3" bw="7" slack="0"/>
<pin id="1049" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_6/13 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="p_Result_s_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="64" slack="0"/>
<pin id="1057" dir="0" index="2" bw="6" slack="0"/>
<pin id="1058" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/13 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="trunc_ln996_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln996/13 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln1015_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="63" slack="1"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1015/14 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="select_ln996_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="1"/>
<pin id="1071" dir="0" index="1" bw="8" slack="0"/>
<pin id="1072" dir="0" index="2" bw="8" slack="0"/>
<pin id="1073" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln996/14 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="sub_ln1017_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="6" slack="0"/>
<pin id="1078" dir="0" index="1" bw="8" slack="1"/>
<pin id="1079" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1017/14 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="add_ln1017_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="0"/>
<pin id="1083" dir="0" index="1" bw="8" slack="0"/>
<pin id="1084" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1017/14 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="9" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="1"/>
<pin id="1090" dir="0" index="2" bw="8" slack="0"/>
<pin id="1091" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="p_Result_9_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="64" slack="0"/>
<pin id="1096" dir="0" index="1" bw="63" slack="0"/>
<pin id="1097" dir="0" index="2" bw="9" slack="0"/>
<pin id="1098" dir="0" index="3" bw="6" slack="0"/>
<pin id="1099" dir="0" index="4" bw="6" slack="0"/>
<pin id="1100" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/14 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="LD_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="64" slack="0"/>
<pin id="1108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/14 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="bitcast_ln751_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln751/14 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="select_ln988_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="1"/>
<pin id="1116" dir="0" index="1" bw="32" slack="0"/>
<pin id="1117" dir="0" index="2" bw="32" slack="0"/>
<pin id="1118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln988/14 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="i_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="4" slack="0"/>
<pin id="1125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1130" class="1005" name="lenEdgeListPtr_read_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="1"/>
<pin id="1132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lenEdgeListPtr_read "/>
</bind>
</comp>

<comp id="1141" class="1005" name="add_ln135_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="4" slack="1"/>
<pin id="1143" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="iter_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="31" slack="0"/>
<pin id="1148" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="1153" class="1005" name="i_5_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="0"/>
<pin id="1155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="add_ln143_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="1"/>
<pin id="1162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln143 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="add_ln136_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="2" slack="0"/>
<pin id="1170" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln136 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="iter_2_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="31" slack="1"/>
<pin id="1181" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="iter_2 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="tmp_13_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="i_3_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="4" slack="0"/>
<pin id="1192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="n_1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="2" slack="0"/>
<pin id="1205" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="i_9_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="1"/>
<pin id="1210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_7_cast_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="4" slack="2"/>
<pin id="1218" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="1224" class="1005" name="add_ln154_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="2" slack="0"/>
<pin id="1226" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln154 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="p_Result_4_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="1"/>
<pin id="1231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="exp_tmp_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="11" slack="1"/>
<pin id="1236" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp "/>
</bind>
</comp>

<comp id="1239" class="1005" name="trunc_ln574_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="52" slack="1"/>
<pin id="1241" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln574 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="icmp_ln580_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="1"/>
<pin id="1246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln580 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="matrixC_val_i_V_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_val_i_V "/>
</bind>
</comp>

<comp id="1256" class="1005" name="tmp_11_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="1"/>
<pin id="1258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="matrixC_buffer_V_addr_2_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="4" slack="1"/>
<pin id="1262" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_addr_2 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="add_ln168_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="4" slack="1"/>
<pin id="1273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln168 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="trunc_ln988_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="2"/>
<pin id="1278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln988 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="matrixC_buffer_V_addr_1_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="4" slack="1"/>
<pin id="1282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_addr_1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="add_ln169_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="2" slack="0"/>
<pin id="1290" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln169 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="icmp_ln988_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="1"/>
<pin id="1295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln988 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="p_Result_6_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="1"/>
<pin id="1300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="m_6_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="63" slack="1"/>
<pin id="1305" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_6 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="p_Result_s_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="1"/>
<pin id="1310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1313" class="1005" name="trunc_ln996_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="8" slack="1"/>
<pin id="1315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln996 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="86" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="86" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="88" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="88" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="168" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="168" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="260" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="287"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="319"><net_src comp="208" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="202" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="313" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="331"><net_src comp="220" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="214" pin="2"/><net_sink comp="325" pin=2"/></net>

<net id="333"><net_src comp="325" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="60" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="325" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="354" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="196" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="271" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="410"><net_src comp="271" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="271" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="72" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="431"><net_src comp="422" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="422" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="76" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="40" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="281" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="465"><net_src comp="292" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="68" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="292" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="72" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="278" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="16" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="303" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="62" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="64" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="303" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="68" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="303" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="345" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="90" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="503" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="92" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="525"><net_src comp="94" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="503" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="96" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="98" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="503" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="507" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="100" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="547"><net_src comp="102" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="104" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="106" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="549" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="108" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="539" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="110" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="566" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="112" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="110" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="566" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="572" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="578" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="584" pin="2"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="566" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="110" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="559" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="590" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="114" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="598" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="559" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="618" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="322" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="116" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="118" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="56" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="22" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="657"><net_src comp="612" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="628" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="644" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="666"><net_src comp="120" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="590" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="122" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="124" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="674"><net_src comp="660" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="126" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="608" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="598" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="670" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="22" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="104" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="602" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="608" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="682" pin="3"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="602" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="104" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="572" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="714" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="652" pin="3"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="701" pin="3"/><net_sink comp="726" pin=2"/></net>

<net id="739"><net_src comp="22" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="740"><net_src comp="726" pin="3"/><net_sink comp="734" pin=2"/></net>

<net id="746"><net_src comp="128" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="310" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="130" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="310" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="767"><net_src comp="246" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="763" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="42" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="769" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="48" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="338" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="62" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="784" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="64" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="788" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="796" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="810"><net_src comp="338" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="68" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="338" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="72" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="826"><net_src comp="246" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="22" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="116" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="246" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="118" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="22" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="246" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="828" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="246" pin="3"/><net_sink comp="842" pin=2"/></net>

<net id="856"><net_src comp="134" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="842" pin="3"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="118" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="22" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="865"><net_src comp="136" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="850" pin="4"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="104" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="872"><net_src comp="138" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="860" pin="3"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="868" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="140" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="886"><net_src comp="142" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="874" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="16" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="118" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="894"><net_src comp="880" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="58" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="868" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="144" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="896" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="56" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="906" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="16" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="874" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="910" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="916" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="842" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="922" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="928" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="22" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="945"><net_src comp="116" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="874" pin="2"/><net_sink comp="940" pin=1"/></net>

<net id="947"><net_src comp="118" pin="0"/><net_sink comp="940" pin=2"/></net>

<net id="952"><net_src comp="940" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="104" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="959"><net_src comp="116" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="842" pin="3"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="874" pin="2"/><net_sink comp="954" pin=2"/></net>

<net id="966"><net_src comp="874" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="22" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="954" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="948" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="842" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="146" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="868" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="987"><net_src comp="978" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="974" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="984" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="999"><net_src comp="890" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="934" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1001"><net_src comp="954" pin="3"/><net_sink comp="994" pin=2"/></net>

<net id="1006"><net_src comp="868" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="148" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="974" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1023"><net_src comp="962" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="994" pin="3"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="968" pin="2"/><net_sink comp="1018" pin=2"/></net>

<net id="1031"><net_src comp="962" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="1012" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="988" pin="2"/><net_sink comp="1026" pin=2"/></net>

<net id="1037"><net_src comp="1018" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1042"><net_src comp="1026" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1034" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1050"><net_src comp="150" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="1038" pin="2"/><net_sink comp="1044" pin=1"/></net>

<net id="1052"><net_src comp="16" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1053"><net_src comp="92" pin="0"/><net_sink comp="1044" pin=3"/></net>

<net id="1059"><net_src comp="90" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="1038" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="146" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1065"><net_src comp="860" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1074"><net_src comp="154" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1075"><net_src comp="156" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1080"><net_src comp="158" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1085"><net_src comp="1076" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1069" pin="3"/><net_sink comp="1081" pin=1"/></net>

<net id="1092"><net_src comp="160" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1093"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=2"/></net>

<net id="1101"><net_src comp="162" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1066" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1103"><net_src comp="1087" pin="3"/><net_sink comp="1094" pin=2"/></net>

<net id="1104"><net_src comp="164" pin="0"/><net_sink comp="1094" pin=3"/></net>

<net id="1105"><net_src comp="118" pin="0"/><net_sink comp="1094" pin=4"/></net>

<net id="1109"><net_src comp="1094" pin="5"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1119"><net_src comp="166" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1120"><net_src comp="1110" pin="1"/><net_sink comp="1114" pin=2"/></net>

<net id="1121"><net_src comp="1114" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="1122"><net_src comp="1114" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="1126"><net_src comp="170" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1129"><net_src comp="1123" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1133"><net_src comp="190" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1144"><net_src comp="363" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1149"><net_src comp="178" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1152"><net_src comp="1146" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1156"><net_src comp="182" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1159"><net_src comp="1153" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1163"><net_src comp="369" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1171"><net_src comp="412" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1182"><net_src comp="437" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1187"><net_src comp="196" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1193"><net_src comp="186" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1196"><net_src comp="1190" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1206"><net_src comp="467" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1211"><net_src comp="473" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1219"><net_src comp="483" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1227"><net_src comp="497" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1232"><net_src comp="511" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1237"><net_src comp="519" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1242"><net_src comp="529" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1247"><net_src comp="533" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1250"><net_src comp="1244" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1254"><net_src comp="734" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1259"><net_src comp="741" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1263"><net_src comp="253" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1274"><net_src comp="778" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1279"><net_src comp="784" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="260" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1291"><net_src comp="812" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1296"><net_src comp="822" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1301"><net_src comp="828" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1306"><net_src comp="1044" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1311"><net_src comp="1054" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1316"><net_src comp="1062" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="1076" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifoSortMatrixC_o_0 | {14 }
	Port: fifoSortMatrixC_o_03 | {14 }
 - Input state : 
	Port: sort_C : lenEdgeListPtr | {1 }
	Port: sort_C : fifoEdgeListPtr_calC15 | {2 4 }
	Port: sort_C : fifoMatrixCIdx_i_0_0_0_0 | {7 }
	Port: sort_C : fifoMatrixCIdx_i_0_0_0_01 | {7 }
	Port: sort_C : fifoCalcMatrixC_i_0 | {7 }
	Port: sort_C : fifoCalcMatrixC_i_02 | {7 }
  - Chain level:
	State 1
		store_ln135 : 1
	State 2
		icmp_ln135 : 1
		add_ln135 : 1
		br_ln135 : 2
		store_ln143 : 1
	State 3
		trunc_ln137 : 1
		tmp_3_cast : 2
		add_ln137 : 3
		zext_ln137 : 4
		matrixC_buffer_V_addr : 5
		icmp_ln136 : 1
		add_ln136 : 1
		br_ln136 : 2
		store_ln137 : 6
	State 4
		zext_ln143 : 1
		icmp_ln143 : 2
		iter_2 : 1
		br_ln143 : 3
		store_ln168 : 1
	State 5
		icmp_ln148 : 1
		br_ln148 : 2
	State 6
		icmp_ln151 : 1
		n_1 : 1
		br_ln151 : 2
	State 7
		trunc_ln120 : 1
		tmp_7_cast : 2
		icmp_ln154 : 1
		add_ln154 : 1
		br_ln154 : 2
		br_ln145 : 2
		row_V : 1
		br_ln145 : 2
		tmp_6 : 1
		d : 2
	State 8
		ireg : 1
		trunc_ln564 : 2
		p_Result_4 : 2
		exp_tmp : 2
		trunc_ln574 : 2
		icmp_ln580 : 3
	State 9
		zext_ln578 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		icmp_ln590 : 2
		add_ln590 : 2
		sub_ln590 : 2
		sh_amt : 3
		sext_ln590 : 4
		icmp_ln591 : 2
		trunc_ln592 : 4
		icmp_ln594 : 4
		zext_ln595 : 5
		ashr_ln595 : 6
		trunc_ln595 : 7
		tmp_9 : 1
		select_ln597 : 2
		select_ln594 : 8
		tmp_10 : 4
		icmp_ln612 : 5
		shl_ln613 : 5
		select_ln612 : 6
		and_ln591 : 3
		select_ln591 : 7
		or_ln591 : 3
		xor_ln591 : 3
		and_ln590 : 3
		select_ln590 : 9
		matrixC_val_i_V : 10
		br_ln158 : 1
		add_ln120 : 1
		zext_ln120 : 2
		matrixC_buffer_V_addr_2 : 3
		matrixC_val_old_V : 4
	State 10
		valC_V : 1
		store_ln122 : 2
	State 11
		icmp_ln168 : 1
		add_ln168 : 1
		br_ln168 : 2
	State 12
		trunc_ln988 : 1
		tmp_5_cast : 2
		add_ln988 : 3
		zext_ln988 : 4
		matrixC_buffer_V_addr_1 : 5
		icmp_ln169 : 1
		add_ln169 : 1
		br_ln169 : 2
		p_Val2_s : 6
	State 13
		icmp_ln988 : 1
		p_Result_6 : 1
		tmp_V : 1
		m_5 : 2
		p_Result_7 : 3
		l : 4
		sub_ln997 : 5
		lsb_index : 6
		tmp_4 : 7
		icmp_ln999 : 8
		trunc_ln1000 : 6
		sub_ln1000 : 7
		zext_ln1000 : 8
		lshr_ln1000 : 9
		shl_ln1002 : 7
		or_ln1002_1 : 10
		and_ln1002 : 10
		icmp_ln1002 : 10
		tmp_5 : 7
		xor_ln1002 : 8
		p_Result_8 : 7
		icmp_ln1011 : 7
		and_ln1002_1 : 8
		zext_ln1012_1 : 3
		sub_ln1012 : 6
		zext_ln1012 : 7
		shl_ln1012 : 8
		select_ln999 : 11
		add_ln1011 : 6
		zext_ln1011 : 7
		lshr_ln1011 : 8
		select_ln1011 : 12
		m : 9
		zext_ln1014 : 13
		m_2 : 14
		m_6 : 15
		p_Result_s : 15
		trunc_ln996 : 5
	State 14
		add_ln1017 : 1
		tmp : 2
		p_Result_9 : 3
		LD : 4
		bitcast_ln751 : 5
		select_ln988 : 6
		write_ln174 : 7
		write_ln174 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|          |              add_ln135_fu_363              |    0    |    12   |
|          |              add_ln143_fu_369              |    0    |    39   |
|          |              add_ln137_fu_396              |    0    |    12   |
|          |              add_ln136_fu_412              |    0    |    9    |
|          |                iter_2_fu_437               |    0    |    38   |
|          |                 n_1_fu_467                 |    0    |    9    |
|          |                 i_9_fu_473                 |    0    |    39   |
|          |              add_ln154_fu_497              |    0    |    9    |
|    add   |              add_ln590_fu_578              |    0    |    19   |
|          |              add_ln120_fu_753              |    0    |    12   |
|          |                valC_V_fu_763               |    0    |    39   |
|          |              add_ln168_fu_778              |    0    |    12   |
|          |              add_ln988_fu_796              |    0    |    12   |
|          |              add_ln169_fu_812              |    0    |    9    |
|          |              lsb_index_fu_874              |    0    |    39   |
|          |             add_ln1011_fu_1002             |    0    |    39   |
|          |                 m_2_fu_1038                |    0    |    71   |
|          |             add_ln1017_fu_1081             |    0    |    19   |
|----------|--------------------------------------------|---------|---------|
|          |               man_V_2_fu_559               |    0    |    52   |
|          |                sh_amt_fu_590               |    0    |    11   |
|          |             select_ln597_fu_644            |    0    |    32   |
|          |             select_ln594_fu_652            |    0    |    32   |
|          |             select_ln612_fu_682            |    0    |    32   |
|          |             select_ln591_fu_701            |    0    |    32   |
|  select  |             select_ln590_fu_726            |    0    |    32   |
|          |           matrixC_val_i_V_fu_734           |    0    |    32   |
|          |                 m_5_fu_842                 |    0    |    32   |
|          |             select_ln999_fu_994            |    0    |    2    |
|          |            select_ln1011_fu_1018           |    0    |    2    |
|          |                  m_fu_1026                 |    0    |    64   |
|          |            select_ln996_fu_1069            |    0    |    8    |
|          |            select_ln988_fu_1114            |    0    |    32   |
|----------|--------------------------------------------|---------|---------|
|          |              shl_ln613_fu_676              |    0    |    96   |
|    shl   |              shl_ln1002_fu_916             |    0    |    96   |
|          |              shl_ln1012_fu_988             |    0    |    96   |
|----------|--------------------------------------------|---------|---------|
|          |               man_V_1_fu_553               |    0    |    60   |
|          |                  F2_fu_566                 |    0    |    19   |
|          |              sub_ln590_fu_584              |    0    |    19   |
|    sub   |                tmp_V_fu_836                |    0    |    39   |
|          |              sub_ln997_fu_868              |    0    |    39   |
|          |              sub_ln1000_fu_900             |    0    |    13   |
|          |              sub_ln1012_fu_978             |    0    |    39   |
|          |             sub_ln1017_fu_1076             |    0    |    19   |
|----------|--------------------------------------------|---------|---------|
|          |              icmp_ln135_fu_357             |    0    |    9    |
|          |              icmp_ln136_fu_406             |    0    |    8    |
|          |              icmp_ln143_fu_432             |    0    |    20   |
|          |              icmp_ln148_fu_448             |    0    |    20   |
|          |              icmp_ln151_fu_461             |    0    |    8    |
|          |              icmp_ln154_fu_491             |    0    |    8    |
|          |              icmp_ln580_fu_533             |    0    |    28   |
|          |              icmp_ln590_fu_572             |    0    |    12   |
|   icmp   |              icmp_ln591_fu_602             |    0    |    12   |
|          |              icmp_ln594_fu_612             |    0    |    12   |
|          |              icmp_ln612_fu_670             |    0    |    10   |
|          |              icmp_ln168_fu_772             |    0    |    9    |
|          |              icmp_ln169_fu_806             |    0    |    8    |
|          |              icmp_ln988_fu_822             |    0    |    20   |
|          |              icmp_ln999_fu_890             |    0    |    19   |
|          |             icmp_ln1002_fu_934             |    0    |    20   |
|          |             icmp_ln1011_fu_962             |    0    |    20   |
|----------|--------------------------------------------|---------|---------|
|   ashr   |              ashr_ln595_fu_622             |    0    |   159   |
|----------|--------------------------------------------|---------|---------|
|   lshr   |             lshr_ln1000_fu_910             |    0    |    13   |
|          |             lshr_ln1011_fu_1012            |    0    |    96   |
|----------|--------------------------------------------|---------|---------|
|          |              and_ln591_fu_695              |    0    |    2    |
|    and   |              and_ln590_fu_720              |    0    |    2    |
|          |              and_ln1002_fu_928             |    0    |    32   |
|          |             and_ln1002_1_fu_968            |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|    or    |               or_ln591_fu_709              |    0    |    2    |
|          |             or_ln1002_1_fu_922             |    0    |    32   |
|----------|--------------------------------------------|---------|---------|
|          |              xor_ln580_fu_690              |    0    |    2    |
|    xor   |              xor_ln591_fu_714              |    0    |    2    |
|          |              xor_ln1002_fu_948             |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|          |       lenEdgeListPtr_read_read_fu_190      |    0    |    0    |
|          |               grp_read_fu_196              |    0    |    0    |
|   read   |  fifoMatrixCIdx_i_0_0_0_0_read_read_fu_202 |    0    |    0    |
|          | fifoMatrixCIdx_i_0_0_0_01_read_read_fu_208 |    0    |    0    |
|          |    fifoCalcMatrixC_i_0_read_read_fu_214    |    0    |    0    |
|          |    fifoCalcMatrixC_i_02_read_read_fu_220   |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |          write_ln174_write_fu_226          |    0    |    0    |
|          |          write_ln174_write_fu_233          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   fpext  |                 grp_fu_345                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |             trunc_ln137_fu_384             |    0    |    0    |
|          |             trunc_ln120_fu_479             |    0    |    0    |
|          |             trunc_ln564_fu_507             |    0    |    0    |
|          |             trunc_ln574_fu_529             |    0    |    0    |
|          |             trunc_ln592_fu_608             |    0    |    0    |
|   trunc  |             trunc_ln595_fu_628             |    0    |    0    |
|          |            trunc_ln120_1_fu_749            |    0    |    0    |
|          |             trunc_ln988_fu_784             |    0    |    0    |
|          |             trunc_ln1000_fu_896            |    0    |    0    |
|          |             trunc_ln996_fu_1062            |    0    |    0    |
|          |                 LD_fu_1106                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              tmp_3_cast_fu_388             |    0    |    0    |
|          |              tmp_7_cast_fu_483             |    0    |    0    |
|bitconcatenate|              p_Result_5_fu_542             |    0    |    0    |
|          |              tmp_5_cast_fu_788             |    0    |    0    |
|          |                 tmp_fu_1087                |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              zext_ln137_fu_401             |    0    |    0    |
|          |              zext_ln143_fu_428             |    0    |    0    |
|          |              zext_ln494_fu_539             |    0    |    0    |
|          |              zext_ln578_fu_549             |    0    |    0    |
|          |              zext_ln595_fu_618             |    0    |    0    |
|          |              zext_ln120_fu_758             |    0    |    0    |
|   zext   |              zext_ln988_fu_801             |    0    |    0    |
|          |             zext_ln1000_fu_906             |    0    |    0    |
|          |            zext_ln1012_1_fu_974            |    0    |    0    |
|          |             zext_ln1012_fu_984             |    0    |    0    |
|          |             zext_ln1011_fu_1008            |    0    |    0    |
|          |             zext_ln1014_fu_1034            |    0    |    0    |
|          |             zext_ln1015_fu_1066            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              p_Result_4_fu_511             |    0    |    0    |
|          |                tmp_9_fu_636                |    0    |    0    |
|          |                tmp_11_fu_741               |    0    |    0    |
| bitselect|              p_Result_6_fu_828             |    0    |    0    |
|          |                tmp_5_fu_940                |    0    |    0    |
|          |              p_Result_8_fu_954             |    0    |    0    |
|          |             p_Result_s_fu_1054             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |               exp_tmp_fu_519               |    0    |    0    |
|          |                tmp_10_fu_660               |    0    |    0    |
|partselect|              p_Result_7_fu_850             |    0    |    0    |
|          |                tmp_4_fu_880                |    0    |    0    |
|          |                 m_6_fu_1044                |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   sext   |              sext_ln590_fu_598             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   cttz   |                  l_fu_860                  |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|  partset |             p_Result_9_fu_1094             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   1957  |
|----------|--------------------------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|matrixC_buffer_V|    0   |   64   |    8   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    0   |   64   |    8   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       add_ln135_reg_1141       |    4   |
|       add_ln136_reg_1168       |    2   |
|       add_ln143_reg_1160       |   32   |
|       add_ln154_reg_1224       |    2   |
|       add_ln168_reg_1271       |    4   |
|       add_ln169_reg_1288       |    2   |
|        exp_tmp_reg_1234        |   11   |
|           i_2_reg_278          |   32   |
|          i_3_reg_1190          |    4   |
|          i_5_reg_1153          |   32   |
|          i_9_reg_1208          |   32   |
|           i_reg_1123           |    4   |
|       icmp_ln580_reg_1244      |    1   |
|       icmp_ln988_reg_1293      |    1   |
|         iter_2_reg_1179        |   31   |
|          iter_reg_1146         |   31   |
|           j_1_reg_334          |    2   |
|           j_2_reg_299          |    2   |
|            j_reg_267           |    2   |
|  lenEdgeListPtr_read_reg_1130  |   32   |
|          m_6_reg_1303          |   63   |
|matrixC_buffer_V_addr_1_reg_1280|    4   |
|matrixC_buffer_V_addr_2_reg_1260|    4   |
|    matrixC_val_i_V_reg_1251    |   32   |
|          n_1_reg_1203          |    2   |
|            n_reg_288           |    2   |
|       p_Result_4_reg_1229      |    1   |
|       p_Result_6_reg_1298      |    1   |
|       p_Result_s_reg_1308      |    1   |
|          row_V_reg_310         |   16   |
|         tmp_11_reg_1256        |    1   |
|         tmp_13_reg_1184        |   32   |
|          tmp_6_reg_322         |   32   |
|       tmp_7_cast_reg_1216      |    4   |
|      trunc_ln574_reg_1239      |   52   |
|      trunc_ln988_reg_1276      |    1   |
|      trunc_ln996_reg_1313      |    8   |
+--------------------------------+--------+
|              Total             |   519  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_246 |  p0  |   5  |   4  |   20   ||    26   |
| grp_access_fu_246 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  1.001  ||    35   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1957  |    -   |
|   Memory  |    0   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    1   |    -   |   35   |    -   |
|  Register |    -   |    -   |   519  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   583  |  2000  |    0   |
+-----------+--------+--------+--------+--------+--------+
