#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c32427da20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c32420e7e0 .scope module, "tb_pipelined_top" "tb_pipelined_top" 3 3;
 .timescale -9 -12;
L_000001c32427e890 .functor BUFZ 32, v000001c3242e82d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c32427e7b0 .functor BUFZ 32, v000001c3242e8730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c32427e740 .functor BUFZ 1, v000001c3242ea240_0, C4<0>, C4<0>, C4<0>;
L_000001c32427edd0 .functor BUFZ 1, v000001c3242e8550_0, C4<0>, C4<0>, C4<0>;
L_000001c32427e820 .functor BUFZ 5, v000001c3242e9ef0_0, C4<00000>, C4<00000>, C4<00000>;
v000001c3242e8e10_1 .array/port v000001c3242e8e10, 1;
L_000001c32427e9e0 .functor BUFZ 32, v000001c3242e8e10_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3242e8e10_2 .array/port v000001c3242e8e10, 2;
L_000001c32427ea50 .functor BUFZ 32, v000001c3242e8e10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3242e8e10_3 .array/port v000001c3242e8e10, 3;
L_000001c32427ed60 .functor BUFZ 32, v000001c3242e8e10_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3242ed1f0_0 .net "IF_ID_instr", 31 0, L_000001c32427e7b0;  1 drivers
v000001c3242ec4d0_0 .net "WB_DATA", 31 0, L_000001c3242ec7f0;  1 drivers
v000001c3242ed330_0 .net "WB_RD", 4 0, L_000001c32427e820;  1 drivers
v000001c3242ed470_0 .net "WB_WE", 0 0, L_000001c32427edd0;  1 drivers
v000001c3242edc90_0 .var "clk", 0 0;
v000001c3242ed790_0 .net "pc", 31 0, L_000001c32427e890;  1 drivers
v000001c3242ed510_0 .var "reset", 0 0;
v000001c3242ecd90_0 .net "stall", 0 0, L_000001c32427e740;  1 drivers
v000001c3242ec750_0 .net "x1", 31 0, L_000001c32427e9e0;  1 drivers
v000001c3242ede70_0 .net "x2", 31 0, L_000001c32427ea50;  1 drivers
v000001c3242ed830_0 .net "x3", 31 0, L_000001c32427ed60;  1 drivers
v000001c3242edfb0_0 .net "x4", 0 0, L_000001c3242ec390;  1 drivers
v000001c3242ed8d0_0 .net "x5", 0 0, L_000001c3242ec570;  1 drivers
E_000001c3242897c0 .event posedge, v000001c32428f810_0;
v000001c3242e8e10_4 .array/port v000001c3242e8e10, 4;
L_000001c3242ec390 .part v000001c3242e8e10_4, 0, 1;
v000001c3242e8e10_5 .array/port v000001c3242e8e10, 5;
L_000001c3242ec570 .part v000001c3242e8e10_5, 0, 1;
S_000001c32420e970 .scope module, "uut" "pipelined_top" 3 21, 4 1 0, S_000001c32420e7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001c32427ec80 .functor AND 1, v000001c32428f3b0_0, L_000001c3242edf10, C4<1>, C4<1>;
L_000001c32427e5f0 .functor AND 1, v000001c32428f3b0_0, L_000001c3242edf10, C4<1>, C4<1>;
L_000001c32427e510 .functor AND 1, v000001c32428f3b0_0, L_000001c3242edf10, C4<1>, C4<1>;
L_000001c32427e270 .functor BUFZ 32, v000001c3242ec890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3242ea560_0 .net "EX_RD1", 31 0, v000001c32428e410_0;  1 drivers
v000001c3242eac40_0 .net "EX_RD2", 31 0, v000001c32428eaf0_0;  1 drivers
v000001c3242ea9c0_0 .net "EX_alu_control", 2 0, v000001c32428eb90_0;  1 drivers
v000001c3242eb000_0 .net "EX_alu_result", 31 0, v000001c32428f950_0;  1 drivers
v000001c3242eb960_0 .net "EX_alu_src", 0 0, v000001c32428f310_0;  1 drivers
v000001c3242eb640_0 .net "EX_branch", 0 0, v000001c32428f3b0_0;  1 drivers
v000001c3242ea2e0_0 .net "EX_imm_ext", 31 0, v000001c32428fe50_0;  1 drivers
v000001c3242ea6a0_0 .net "EX_mem_write", 0 0, v000001c32428ff90_0;  1 drivers
v000001c3242eaec0_0 .net "EX_pc", 31 0, v000001c32428e230_0;  1 drivers
v000001c3242ea420_0 .net "EX_rd", 4 0, v000001c32428e4b0_0;  1 drivers
v000001c3242ea1a0_0 .net "EX_reg_write", 0 0, v000001c32428e370_0;  1 drivers
v000001c3242eb0a0_0 .net "EX_result_src", 0 0, v000001c324270bb0_0;  1 drivers
v000001c3242eba00_0 .net "EX_rs1", 4 0, v000001c324270d90_0;  1 drivers
v000001c3242eb3c0_0 .net "EX_rs2", 4 0, v000001c324270e30_0;  1 drivers
v000001c3242eb1e0_0 .net "EX_write_data", 31 0, L_000001c32427e270;  1 drivers
v000001c3242eb140_0 .net "Forward_ScrA", 1 0, v000001c32428e190_0;  1 drivers
v000001c3242eb280_0 .net "Forward_ScrB", 1 0, v000001c32428e9b0_0;  1 drivers
v000001c3242eb500_0 .net "ID_EX_flush", 0 0, L_000001c32427e510;  1 drivers
v000001c3242eb460_0 .var "ID_alu_control", 2 0;
v000001c3242eace0_0 .var "ID_alu_src", 0 0;
v000001c3242eaa60_0 .var "ID_branch", 0 0;
v000001c3242ebc80_0 .var "ID_mem_write", 0 0;
v000001c3242eb5a0_0 .var "ID_reg_write", 0 0;
v000001c3242eaba0_0 .var "ID_result_src", 0 0;
v000001c3242ebf00_0 .net "IF_ID_flush", 0 0, L_000001c32427e5f0;  1 drivers
v000001c3242eb6e0_0 .net "IF_ID_instr", 31 0, v000001c3242e8730_0;  1 drivers
v000001c3242eb320_0 .net "IF_ID_pc", 31 0, v000001c3242e9130_0;  1 drivers
v000001c3242ea380_0 .net "IF_ID_stall", 0 0, v000001c3242ea240_0;  1 drivers
v000001c3242eb780_0 .net "MEM_alu_result", 31 0, v000001c32428fa90_0;  1 drivers
v000001c3242ea880_0 .net "MEM_mem_write", 0 0, v000001c32428ef50_0;  1 drivers
v000001c3242ebaa0_0 .net "MEM_rd", 4 0, v000001c32428f1d0_0;  1 drivers
v000001c3242eb8c0_0 .net "MEM_reg_write", 0 0, v000001c32428fbd0_0;  1 drivers
v000001c3242ea740_0 .net "MEM_result_src", 0 0, v000001c32428ea50_0;  1 drivers
v000001c3242ebbe0_0 .net "MEM_write_data", 31 0, v000001c32428e730_0;  1 drivers
v000001c3242ea4c0_0 .net "PC_Next", 31 0, L_000001c3242edd30;  1 drivers
v000001c3242ebdc0_0 .net "PC_Plus_4", 31 0, L_000001c3242ec930;  1 drivers
v000001c3242ebe60_0 .net "PC_Target", 31 0, L_000001c3242ecbb0;  1 drivers
v000001c3242ea600_0 .net "Read_Data", 31 0, v000001c32428e2d0_0;  1 drivers
v000001c3242ea7e0_0 .var "WB_Result", 31 0;
v000001c3242ead80_0 .net "WB_alu_result", 31 0, v000001c3242e9450_0;  1 drivers
v000001c3242eae20_0 .net "WB_rd", 4 0, v000001c3242e9ef0_0;  1 drivers
v000001c3242ed3d0_0 .net "WB_read_data", 31 0, v000001c3242e8b90_0;  1 drivers
v000001c3242ece30_0 .net "WB_reg_write", 0 0, v000001c3242e8550_0;  1 drivers
v000001c3242ec610_0 .net "WB_result_src", 0 0, v000001c3242e9590_0;  1 drivers
L_000001c3242f20f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c3242ecf70_0 .net/2u *"_ivl_0", 31 0, L_000001c3242f20f8;  1 drivers
v000001c3242ed010_0 .net *"_ivl_7", 0 0, L_000001c32427ec80;  1 drivers
v000001c3242edb50_0 .var "alu_A", 31 0;
v000001c3242ec890_0 .var "alu_B", 31 0;
v000001c3242ed5b0_0 .net "clk", 0 0, v000001c3242edc90_0;  1 drivers
v000001c3242eced0_0 .net "func3", 2 0, L_000001c3242ec9d0;  1 drivers
v000001c3242ed0b0_0 .net "func75", 0 0, L_000001c3242edab0;  1 drivers
v000001c3242ed650_0 .net "imm_ext", 31 0, v000001c3242e94f0_0;  1 drivers
v000001c3242eca70_0 .net "instr", 31 0, v000001c3242e8370_0;  1 drivers
v000001c3242eddd0_0 .net "opcode", 6 0, L_000001c3242ed970;  1 drivers
v000001c3242ec1b0_0 .net "pc", 31 0, v000001c3242e82d0_0;  1 drivers
v000001c3242ed290_0 .net "rd", 4 0, L_000001c3242ec110;  1 drivers
v000001c3242ec250_0 .net "rd1", 31 0, v000001c3242e8d70_0;  1 drivers
v000001c3242edbf0_0 .net "rd2", 31 0, v000001c3242e9770_0;  1 drivers
v000001c3242ed150_0 .net "reset", 0 0, v000001c3242ed510_0;  1 drivers
v000001c3242ed6f0_0 .net "rs1", 4 0, L_000001c3242eda10;  1 drivers
v000001c3242eccf0_0 .net "rs2", 4 0, L_000001c3242ecc50;  1 drivers
v000001c3242ec6b0_0 .net "zero", 0 0, L_000001c3242edf10;  1 drivers
E_000001c3242893c0 .event anyedge, v000001c3242e9590_0, v000001c3242e9450_0, v000001c3242e8b90_0;
E_000001c324289880/0 .event anyedge, v000001c32428e190_0, v000001c32428e410_0, v000001c32428fa90_0, v000001c3242ea7e0_0;
E_000001c324289880/1 .event anyedge, v000001c32428e9b0_0, v000001c32428eaf0_0;
E_000001c324289880 .event/or E_000001c324289880/0, E_000001c324289880/1;
E_000001c324289a80 .event anyedge, v000001c3242eddd0_0, v000001c3242eced0_0, v000001c3242ed0b0_0;
L_000001c3242ec930 .arith/sum 32, v000001c3242e82d0_0, L_000001c3242f20f8;
L_000001c3242ecbb0 .arith/sum 32, v000001c32428e230_0, v000001c32428fe50_0;
L_000001c3242edd30 .functor MUXZ 32, L_000001c3242ec930, L_000001c3242ecbb0, L_000001c32427ec80, C4<>;
L_000001c3242ed970 .part v000001c3242e8730_0, 0, 7;
L_000001c3242eda10 .part v000001c3242e8730_0, 15, 5;
L_000001c3242ecc50 .part v000001c3242e8730_0, 20, 5;
L_000001c3242ec110 .part v000001c3242e8730_0, 7, 5;
L_000001c3242ec9d0 .part v000001c3242e8730_0, 12, 3;
L_000001c3242edab0 .part v000001c3242e8730_0, 30, 1;
L_000001c3242ecb10 .functor MUXZ 32, v000001c3242e9450_0, v000001c3242e8b90_0, v000001c3242e9590_0, C4<>;
L_000001c3242ec2f0 .functor MUXZ 32, v000001c3242ec890_0, v000001c32428fe50_0, v000001c32428f310_0, C4<>;
L_000001c3242ec430 .part v000001c32428fa90_0, 2, 5;
L_000001c3242ec7f0 .functor MUXZ 32, v000001c3242e9450_0, v000001c3242e8b90_0, v000001c3242e9590_0, C4<>;
S_000001c3241faa80 .scope module, "alu_inst" "alu" 4 240, 5 1 0, S_000001c32420e970;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Control_Line";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "ALU_result";
v000001c32428f950_0 .var "ALU_result", 31 0;
v000001c32428f590_0 .net "Control_Line", 2 0, v000001c32428eb90_0;  alias, 1 drivers
v000001c32428fc70_0 .net "SrcA", 31 0, v000001c3242edb50_0;  1 drivers
v000001c32428fef0_0 .net "SrcB", 31 0, L_000001c3242ec2f0;  1 drivers
L_000001c3242f2140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c32428ed70_0 .net/2u *"_ivl_0", 31 0, L_000001c3242f2140;  1 drivers
v000001c32428fb30_0 .net "zero", 0 0, L_000001c3242edf10;  alias, 1 drivers
E_000001c32428a040 .event anyedge, v000001c32428f590_0, v000001c32428fc70_0, v000001c32428fef0_0;
L_000001c3242edf10 .cmp/eq 32, v000001c32428f950_0, L_000001c3242f2140;
S_000001c3241fac10 .scope module, "data_mem_inst" "data_mem" 4 277, 6 1 0, S_000001c32420e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 5 "A";
    .port_info 4 /INPUT 32 "WD";
    .port_info 5 /OUTPUT 32 "RD";
v000001c32428f770_0 .net "A", 4 0, L_000001c3242ec430;  1 drivers
v000001c32428e7d0 .array "DATA_MEMORY", 31 0, 31 0;
v000001c32428e2d0_0 .var "RD", 31 0;
v000001c32428f4f0_0 .net "WD", 31 0, v000001c32428e730_0;  alias, 1 drivers
v000001c32428f810_0 .net "clk", 0 0, v000001c3242edc90_0;  alias, 1 drivers
v000001c32428eeb0_0 .net "mem_write", 0 0, v000001c32428ef50_0;  alias, 1 drivers
v000001c32428e5f0_0 .net "reset", 0 0, v000001c3242ed510_0;  alias, 1 drivers
v000001c32428e7d0_0 .array/port v000001c32428e7d0, 0;
v000001c32428e7d0_1 .array/port v000001c32428e7d0, 1;
v000001c32428e7d0_2 .array/port v000001c32428e7d0, 2;
E_000001c324289340/0 .event anyedge, v000001c32428f770_0, v000001c32428e7d0_0, v000001c32428e7d0_1, v000001c32428e7d0_2;
v000001c32428e7d0_3 .array/port v000001c32428e7d0, 3;
v000001c32428e7d0_4 .array/port v000001c32428e7d0, 4;
v000001c32428e7d0_5 .array/port v000001c32428e7d0, 5;
v000001c32428e7d0_6 .array/port v000001c32428e7d0, 6;
E_000001c324289340/1 .event anyedge, v000001c32428e7d0_3, v000001c32428e7d0_4, v000001c32428e7d0_5, v000001c32428e7d0_6;
v000001c32428e7d0_7 .array/port v000001c32428e7d0, 7;
v000001c32428e7d0_8 .array/port v000001c32428e7d0, 8;
v000001c32428e7d0_9 .array/port v000001c32428e7d0, 9;
v000001c32428e7d0_10 .array/port v000001c32428e7d0, 10;
E_000001c324289340/2 .event anyedge, v000001c32428e7d0_7, v000001c32428e7d0_8, v000001c32428e7d0_9, v000001c32428e7d0_10;
v000001c32428e7d0_11 .array/port v000001c32428e7d0, 11;
v000001c32428e7d0_12 .array/port v000001c32428e7d0, 12;
v000001c32428e7d0_13 .array/port v000001c32428e7d0, 13;
v000001c32428e7d0_14 .array/port v000001c32428e7d0, 14;
E_000001c324289340/3 .event anyedge, v000001c32428e7d0_11, v000001c32428e7d0_12, v000001c32428e7d0_13, v000001c32428e7d0_14;
v000001c32428e7d0_15 .array/port v000001c32428e7d0, 15;
v000001c32428e7d0_16 .array/port v000001c32428e7d0, 16;
v000001c32428e7d0_17 .array/port v000001c32428e7d0, 17;
v000001c32428e7d0_18 .array/port v000001c32428e7d0, 18;
E_000001c324289340/4 .event anyedge, v000001c32428e7d0_15, v000001c32428e7d0_16, v000001c32428e7d0_17, v000001c32428e7d0_18;
v000001c32428e7d0_19 .array/port v000001c32428e7d0, 19;
v000001c32428e7d0_20 .array/port v000001c32428e7d0, 20;
v000001c32428e7d0_21 .array/port v000001c32428e7d0, 21;
v000001c32428e7d0_22 .array/port v000001c32428e7d0, 22;
E_000001c324289340/5 .event anyedge, v000001c32428e7d0_19, v000001c32428e7d0_20, v000001c32428e7d0_21, v000001c32428e7d0_22;
v000001c32428e7d0_23 .array/port v000001c32428e7d0, 23;
v000001c32428e7d0_24 .array/port v000001c32428e7d0, 24;
v000001c32428e7d0_25 .array/port v000001c32428e7d0, 25;
v000001c32428e7d0_26 .array/port v000001c32428e7d0, 26;
E_000001c324289340/6 .event anyedge, v000001c32428e7d0_23, v000001c32428e7d0_24, v000001c32428e7d0_25, v000001c32428e7d0_26;
v000001c32428e7d0_27 .array/port v000001c32428e7d0, 27;
v000001c32428e7d0_28 .array/port v000001c32428e7d0, 28;
v000001c32428e7d0_29 .array/port v000001c32428e7d0, 29;
v000001c32428e7d0_30 .array/port v000001c32428e7d0, 30;
E_000001c324289340/7 .event anyedge, v000001c32428e7d0_27, v000001c32428e7d0_28, v000001c32428e7d0_29, v000001c32428e7d0_30;
v000001c32428e7d0_31 .array/port v000001c32428e7d0, 31;
E_000001c324289340/8 .event anyedge, v000001c32428e7d0_31;
E_000001c324289340 .event/or E_000001c324289340/0, E_000001c324289340/1, E_000001c324289340/2, E_000001c324289340/3, E_000001c324289340/4, E_000001c324289340/5, E_000001c324289340/6, E_000001c324289340/7, E_000001c324289340/8;
E_000001c324289940 .event posedge, v000001c32428e5f0_0, v000001c32428f810_0;
S_000001c323f36960 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 12, 6 12 0, S_000001c3241fac10;
 .timescale 0 0;
v000001c324290030_0 .var/i "i", 31 0;
S_000001c323f36af0 .scope module, "ex_em" "EX_MEM" 4 259, 7 1 0, S_000001c32420e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 32 "EX_alu_result";
    .port_info 4 /INPUT 32 "EX_write_data";
    .port_info 5 /INPUT 5 "EX_rd";
    .port_info 6 /INPUT 1 "EX_reg_write";
    .port_info 7 /INPUT 1 "EX_result_src";
    .port_info 8 /INPUT 1 "EX_mem_write";
    .port_info 9 /OUTPUT 32 "MEM_alu_result";
    .port_info 10 /OUTPUT 32 "MEM_write_data";
    .port_info 11 /OUTPUT 5 "MEM_rd";
    .port_info 12 /OUTPUT 1 "MEM_reg_write";
    .port_info 13 /OUTPUT 1 "MEM_result_src";
    .port_info 14 /OUTPUT 1 "MEM_mem_write";
v000001c32428ee10_0 .net "EX_alu_result", 31 0, v000001c32428f950_0;  alias, 1 drivers
v000001c32428f130_0 .net "EX_mem_write", 0 0, v000001c32428ff90_0;  alias, 1 drivers
v000001c32428e690_0 .net "EX_rd", 4 0, v000001c32428e4b0_0;  alias, 1 drivers
v000001c32428f090_0 .net "EX_reg_write", 0 0, v000001c32428e370_0;  alias, 1 drivers
v000001c32428f6d0_0 .net "EX_result_src", 0 0, v000001c324270bb0_0;  alias, 1 drivers
v000001c32428e550_0 .net "EX_write_data", 31 0, L_000001c32427e270;  alias, 1 drivers
v000001c32428fa90_0 .var "MEM_alu_result", 31 0;
v000001c32428ef50_0 .var "MEM_mem_write", 0 0;
v000001c32428f1d0_0 .var "MEM_rd", 4 0;
v000001c32428fbd0_0 .var "MEM_reg_write", 0 0;
v000001c32428ea50_0 .var "MEM_result_src", 0 0;
v000001c32428e730_0 .var "MEM_write_data", 31 0;
v000001c32428eff0_0 .net "clk", 0 0, v000001c3242edc90_0;  alias, 1 drivers
o000001c3242b0cb8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c32428e870_0 .net "flush", 0 0, o000001c3242b0cb8;  0 drivers
v000001c32428f630_0 .net "reset", 0 0, v000001c3242ed510_0;  alias, 1 drivers
S_000001c324259ab0 .scope module, "fwd_inst" "forward" 4 209, 8 1 0, S_000001c32420e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "EX_rs1";
    .port_info 1 /INPUT 5 "EX_rs2";
    .port_info 2 /INPUT 5 "MEM_rd";
    .port_info 3 /INPUT 5 "WB_rd";
    .port_info 4 /INPUT 1 "MEM_reg_write";
    .port_info 5 /INPUT 1 "WB_reg_write";
    .port_info 6 /OUTPUT 2 "Forward_ScrA";
    .port_info 7 /OUTPUT 2 "Forward_ScrB";
v000001c32428e910_0 .net "EX_rs1", 4 0, v000001c324270d90_0;  alias, 1 drivers
v000001c32428f450_0 .net "EX_rs2", 4 0, v000001c324270e30_0;  alias, 1 drivers
v000001c32428e190_0 .var "Forward_ScrA", 1 0;
v000001c32428e9b0_0 .var "Forward_ScrB", 1 0;
v000001c32428f8b0_0 .net "MEM_rd", 4 0, v000001c32428f1d0_0;  alias, 1 drivers
v000001c32428f270_0 .net "MEM_reg_write", 0 0, v000001c32428fbd0_0;  alias, 1 drivers
v000001c32428fd10_0 .net "WB_rd", 4 0, v000001c3242e9ef0_0;  alias, 1 drivers
v000001c32428fdb0_0 .net "WB_reg_write", 0 0, v000001c3242e8550_0;  alias, 1 drivers
E_000001c324289780/0 .event anyedge, v000001c32428e910_0, v000001c32428f1d0_0, v000001c32428fbd0_0, v000001c32428fd10_0;
E_000001c324289780/1 .event anyedge, v000001c32428fdb0_0, v000001c32428f450_0;
E_000001c324289780 .event/or E_000001c324289780/0, E_000001c324289780/1;
S_000001c324259c40 .scope module, "id_ex" "ID_EX" 4 175, 9 1 0, S_000001c32420e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 32 "ID_RD1";
    .port_info 4 /INPUT 32 "ID_RD2";
    .port_info 5 /INPUT 32 "ID_pc";
    .port_info 6 /INPUT 32 "ID_imm_ext";
    .port_info 7 /INPUT 5 "ID_rd";
    .port_info 8 /INPUT 5 "ID_rs1";
    .port_info 9 /INPUT 5 "ID_rs2";
    .port_info 10 /INPUT 1 "ID_reg_write";
    .port_info 11 /INPUT 1 "ID_result_src";
    .port_info 12 /INPUT 1 "ID_alu_src";
    .port_info 13 /INPUT 1 "ID_mem_write";
    .port_info 14 /INPUT 1 "ID_branch";
    .port_info 15 /INPUT 3 "ID_alu_control";
    .port_info 16 /OUTPUT 32 "EX_RD1";
    .port_info 17 /OUTPUT 32 "EX_RD2";
    .port_info 18 /OUTPUT 32 "EX_pc";
    .port_info 19 /OUTPUT 32 "EX_imm_ext";
    .port_info 20 /OUTPUT 5 "EX_rd";
    .port_info 21 /OUTPUT 5 "EX_rs1";
    .port_info 22 /OUTPUT 5 "EX_rs2";
    .port_info 23 /OUTPUT 1 "EX_reg_write";
    .port_info 24 /OUTPUT 1 "EX_result_src";
    .port_info 25 /OUTPUT 1 "EX_alu_src";
    .port_info 26 /OUTPUT 1 "EX_mem_write";
    .port_info 27 /OUTPUT 1 "EX_branch";
    .port_info 28 /OUTPUT 3 "EX_alu_control";
v000001c32428e410_0 .var "EX_RD1", 31 0;
v000001c32428eaf0_0 .var "EX_RD2", 31 0;
v000001c32428eb90_0 .var "EX_alu_control", 2 0;
v000001c32428f310_0 .var "EX_alu_src", 0 0;
v000001c32428f3b0_0 .var "EX_branch", 0 0;
v000001c32428fe50_0 .var "EX_imm_ext", 31 0;
v000001c32428ff90_0 .var "EX_mem_write", 0 0;
v000001c32428e230_0 .var "EX_pc", 31 0;
v000001c32428e4b0_0 .var "EX_rd", 4 0;
v000001c32428e370_0 .var "EX_reg_write", 0 0;
v000001c324270bb0_0 .var "EX_result_src", 0 0;
v000001c324270d90_0 .var "EX_rs1", 4 0;
v000001c324270e30_0 .var "EX_rs2", 4 0;
v000001c324271010_0 .net "ID_RD1", 31 0, v000001c3242e8d70_0;  alias, 1 drivers
v000001c324271330_0 .net "ID_RD2", 31 0, v000001c3242e9770_0;  alias, 1 drivers
v000001c3242713d0_0 .net "ID_alu_control", 2 0, v000001c3242eb460_0;  1 drivers
v000001c324271650_0 .net "ID_alu_src", 0 0, v000001c3242eace0_0;  1 drivers
v000001c324271470_0 .net "ID_branch", 0 0, v000001c3242eaa60_0;  1 drivers
v000001c3242e9b30_0 .net "ID_imm_ext", 31 0, v000001c3242e94f0_0;  alias, 1 drivers
v000001c3242e9a90_0 .net "ID_mem_write", 0 0, v000001c3242ebc80_0;  1 drivers
v000001c3242e9090_0 .net "ID_pc", 31 0, v000001c3242e9130_0;  alias, 1 drivers
v000001c3242e84b0_0 .net "ID_rd", 4 0, L_000001c3242ec110;  alias, 1 drivers
v000001c3242e99f0_0 .net "ID_reg_write", 0 0, v000001c3242eb5a0_0;  1 drivers
v000001c3242e91d0_0 .net "ID_result_src", 0 0, v000001c3242eaba0_0;  1 drivers
v000001c3242e8870_0 .net "ID_rs1", 4 0, L_000001c3242eda10;  alias, 1 drivers
v000001c3242e8690_0 .net "ID_rs2", 4 0, L_000001c3242ecc50;  alias, 1 drivers
v000001c3242e8410_0 .net "clk", 0 0, v000001c3242edc90_0;  alias, 1 drivers
v000001c3242e9270_0 .net "flush", 0 0, L_000001c32427e510;  alias, 1 drivers
v000001c3242e9e50_0 .net "reset", 0 0, v000001c3242ed510_0;  alias, 1 drivers
S_000001c3241f6220 .scope module, "if_id" "IF_ID" 4 72, 10 1 0, S_000001c32420e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "pc";
    .port_info 6 /OUTPUT 32 "IF_ID_instr";
    .port_info 7 /OUTPUT 32 "IF_ID_pc";
v000001c3242e8730_0 .var "IF_ID_instr", 31 0;
v000001c3242e9130_0 .var "IF_ID_pc", 31 0;
v000001c3242e8190_0 .net "clk", 0 0, v000001c3242edc90_0;  alias, 1 drivers
v000001c3242e8ff0_0 .net "flush", 0 0, L_000001c32427e5f0;  alias, 1 drivers
v000001c3242e9bd0_0 .net "instr", 31 0, v000001c3242e8370_0;  alias, 1 drivers
v000001c3242e9c70_0 .net "pc", 31 0, v000001c3242e82d0_0;  alias, 1 drivers
v000001c3242e8eb0_0 .net "reset", 0 0, v000001c3242ed510_0;  alias, 1 drivers
v000001c3242e9810_0 .net "stall", 0 0, v000001c3242ea240_0;  alias, 1 drivers
S_000001c323f3e2f0 .scope module, "imm_gen_inst" "imm_gen" 4 83, 11 1 0, S_000001c32420e970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_ext";
v000001c3242e94f0_0 .var "imm_ext", 31 0;
v000001c3242e9d10_0 .net "instr", 31 0, v000001c3242e8730_0;  alias, 1 drivers
E_000001c3242898c0 .event anyedge, v000001c3242e8730_0;
S_000001c323f3e480 .scope module, "instr_mem" "instruction_mem" 4 67, 12 1 0, S_000001c32420e970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_instr";
    .port_info 1 /OUTPUT 32 "instr";
v000001c3242e9310_0 .net "A_instr", 31 0, v000001c3242e82d0_0;  alias, 1 drivers
v000001c3242e93b0 .array "IMEM", 31 0, 31 0;
v000001c3242e8370_0 .var "instr", 31 0;
v000001c3242e93b0_0 .array/port v000001c3242e93b0, 0;
v000001c3242e93b0_1 .array/port v000001c3242e93b0, 1;
v000001c3242e93b0_2 .array/port v000001c3242e93b0, 2;
E_000001c324289cc0/0 .event anyedge, v000001c3242e9c70_0, v000001c3242e93b0_0, v000001c3242e93b0_1, v000001c3242e93b0_2;
v000001c3242e93b0_3 .array/port v000001c3242e93b0, 3;
v000001c3242e93b0_4 .array/port v000001c3242e93b0, 4;
v000001c3242e93b0_5 .array/port v000001c3242e93b0, 5;
v000001c3242e93b0_6 .array/port v000001c3242e93b0, 6;
E_000001c324289cc0/1 .event anyedge, v000001c3242e93b0_3, v000001c3242e93b0_4, v000001c3242e93b0_5, v000001c3242e93b0_6;
v000001c3242e93b0_7 .array/port v000001c3242e93b0, 7;
v000001c3242e93b0_8 .array/port v000001c3242e93b0, 8;
v000001c3242e93b0_9 .array/port v000001c3242e93b0, 9;
v000001c3242e93b0_10 .array/port v000001c3242e93b0, 10;
E_000001c324289cc0/2 .event anyedge, v000001c3242e93b0_7, v000001c3242e93b0_8, v000001c3242e93b0_9, v000001c3242e93b0_10;
v000001c3242e93b0_11 .array/port v000001c3242e93b0, 11;
v000001c3242e93b0_12 .array/port v000001c3242e93b0, 12;
v000001c3242e93b0_13 .array/port v000001c3242e93b0, 13;
v000001c3242e93b0_14 .array/port v000001c3242e93b0, 14;
E_000001c324289cc0/3 .event anyedge, v000001c3242e93b0_11, v000001c3242e93b0_12, v000001c3242e93b0_13, v000001c3242e93b0_14;
v000001c3242e93b0_15 .array/port v000001c3242e93b0, 15;
v000001c3242e93b0_16 .array/port v000001c3242e93b0, 16;
v000001c3242e93b0_17 .array/port v000001c3242e93b0, 17;
v000001c3242e93b0_18 .array/port v000001c3242e93b0, 18;
E_000001c324289cc0/4 .event anyedge, v000001c3242e93b0_15, v000001c3242e93b0_16, v000001c3242e93b0_17, v000001c3242e93b0_18;
v000001c3242e93b0_19 .array/port v000001c3242e93b0, 19;
v000001c3242e93b0_20 .array/port v000001c3242e93b0, 20;
v000001c3242e93b0_21 .array/port v000001c3242e93b0, 21;
v000001c3242e93b0_22 .array/port v000001c3242e93b0, 22;
E_000001c324289cc0/5 .event anyedge, v000001c3242e93b0_19, v000001c3242e93b0_20, v000001c3242e93b0_21, v000001c3242e93b0_22;
v000001c3242e93b0_23 .array/port v000001c3242e93b0, 23;
v000001c3242e93b0_24 .array/port v000001c3242e93b0, 24;
v000001c3242e93b0_25 .array/port v000001c3242e93b0, 25;
v000001c3242e93b0_26 .array/port v000001c3242e93b0, 26;
E_000001c324289cc0/6 .event anyedge, v000001c3242e93b0_23, v000001c3242e93b0_24, v000001c3242e93b0_25, v000001c3242e93b0_26;
v000001c3242e93b0_27 .array/port v000001c3242e93b0, 27;
v000001c3242e93b0_28 .array/port v000001c3242e93b0, 28;
v000001c3242e93b0_29 .array/port v000001c3242e93b0, 29;
v000001c3242e93b0_30 .array/port v000001c3242e93b0, 30;
E_000001c324289cc0/7 .event anyedge, v000001c3242e93b0_27, v000001c3242e93b0_28, v000001c3242e93b0_29, v000001c3242e93b0_30;
v000001c3242e93b0_31 .array/port v000001c3242e93b0, 31;
E_000001c324289cc0/8 .event anyedge, v000001c3242e93b0_31;
E_000001c324289cc0 .event/or E_000001c324289cc0/0, E_000001c324289cc0/1, E_000001c324289cc0/2, E_000001c324289cc0/3, E_000001c324289cc0/4, E_000001c324289cc0/5, E_000001c324289cc0/6, E_000001c324289cc0/7, E_000001c324289cc0/8;
S_000001c324257610 .scope module, "mem_wb" "MEM_WB" 4 287, 13 1 0, S_000001c32420e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "MEM_alu_result";
    .port_info 3 /INPUT 32 "MEM_read_data";
    .port_info 4 /INPUT 5 "MEM_rd";
    .port_info 5 /INPUT 1 "MEM_reg_write";
    .port_info 6 /INPUT 1 "MEM_result_src";
    .port_info 7 /OUTPUT 32 "WB_alu_result";
    .port_info 8 /OUTPUT 32 "WB_read_data";
    .port_info 9 /OUTPUT 5 "WB_rd";
    .port_info 10 /OUTPUT 1 "WB_reg_write";
    .port_info 11 /OUTPUT 1 "WB_result_src";
v000001c3242e8230_0 .net "MEM_alu_result", 31 0, v000001c32428fa90_0;  alias, 1 drivers
v000001c3242e87d0_0 .net "MEM_rd", 4 0, v000001c32428f1d0_0;  alias, 1 drivers
v000001c3242e96d0_0 .net "MEM_read_data", 31 0, v000001c32428e2d0_0;  alias, 1 drivers
v000001c3242e8910_0 .net "MEM_reg_write", 0 0, v000001c32428fbd0_0;  alias, 1 drivers
v000001c3242e9db0_0 .net "MEM_result_src", 0 0, v000001c32428ea50_0;  alias, 1 drivers
v000001c3242e9450_0 .var "WB_alu_result", 31 0;
v000001c3242e9ef0_0 .var "WB_rd", 4 0;
v000001c3242e8b90_0 .var "WB_read_data", 31 0;
v000001c3242e8550_0 .var "WB_reg_write", 0 0;
v000001c3242e9590_0 .var "WB_result_src", 0 0;
v000001c3242e9f90_0 .net "clk", 0 0, v000001c3242edc90_0;  alias, 1 drivers
v000001c3242e9950_0 .net "reset", 0 0, v000001c3242ed510_0;  alias, 1 drivers
S_000001c3242577a0 .scope module, "pc_inst" "pc" 4 59, 14 1 0, S_000001c32420e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "next_pc";
    .port_info 4 /OUTPUT 32 "pc";
v000001c3242e9630_0 .net "clk", 0 0, v000001c3242edc90_0;  alias, 1 drivers
v000001c3242e80f0_0 .net "next_pc", 31 0, L_000001c3242edd30;  alias, 1 drivers
v000001c3242e82d0_0 .var "pc", 31 0;
v000001c3242e85f0_0 .net "reset", 0 0, v000001c3242ed510_0;  alias, 1 drivers
v000001c3242e89b0_0 .net "stall", 0 0, v000001c3242ea240_0;  alias, 1 drivers
S_000001c324206ea0 .scope module, "regfile_inst" "regfile" 4 103, 15 1 0, S_000001c32420e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v000001c3242e8c30_0 .net "A1", 4 0, L_000001c3242eda10;  alias, 1 drivers
v000001c3242e8cd0_0 .net "A2", 4 0, L_000001c3242ecc50;  alias, 1 drivers
v000001c3242e98b0_0 .net "A3", 4 0, v000001c3242e9ef0_0;  alias, 1 drivers
v000001c3242e8d70_0 .var "RD1", 31 0;
v000001c3242e9770_0 .var "RD2", 31 0;
v000001c3242e8e10 .array "REGISTER_FILE", 31 0, 31 0;
v000001c3242e8f50_0 .net "WD3", 31 0, L_000001c3242ecb10;  1 drivers
v000001c3242ebfa0_0 .net "clk", 0 0, v000001c3242edc90_0;  alias, 1 drivers
v000001c3242ea100_0 .net "reset", 0 0, v000001c3242ed510_0;  alias, 1 drivers
v000001c3242eb820_0 .net "write_en", 0 0, v000001c3242e8550_0;  alias, 1 drivers
v000001c3242e8e10_0 .array/port v000001c3242e8e10, 0;
E_000001c324289800/0 .event anyedge, v000001c3242e8870_0, v000001c3242e8e10_0, v000001c3242e8e10_1, v000001c3242e8e10_2;
v000001c3242e8e10_6 .array/port v000001c3242e8e10, 6;
E_000001c324289800/1 .event anyedge, v000001c3242e8e10_3, v000001c3242e8e10_4, v000001c3242e8e10_5, v000001c3242e8e10_6;
v000001c3242e8e10_7 .array/port v000001c3242e8e10, 7;
v000001c3242e8e10_8 .array/port v000001c3242e8e10, 8;
v000001c3242e8e10_9 .array/port v000001c3242e8e10, 9;
v000001c3242e8e10_10 .array/port v000001c3242e8e10, 10;
E_000001c324289800/2 .event anyedge, v000001c3242e8e10_7, v000001c3242e8e10_8, v000001c3242e8e10_9, v000001c3242e8e10_10;
v000001c3242e8e10_11 .array/port v000001c3242e8e10, 11;
v000001c3242e8e10_12 .array/port v000001c3242e8e10, 12;
v000001c3242e8e10_13 .array/port v000001c3242e8e10, 13;
v000001c3242e8e10_14 .array/port v000001c3242e8e10, 14;
E_000001c324289800/3 .event anyedge, v000001c3242e8e10_11, v000001c3242e8e10_12, v000001c3242e8e10_13, v000001c3242e8e10_14;
v000001c3242e8e10_15 .array/port v000001c3242e8e10, 15;
v000001c3242e8e10_16 .array/port v000001c3242e8e10, 16;
v000001c3242e8e10_17 .array/port v000001c3242e8e10, 17;
v000001c3242e8e10_18 .array/port v000001c3242e8e10, 18;
E_000001c324289800/4 .event anyedge, v000001c3242e8e10_15, v000001c3242e8e10_16, v000001c3242e8e10_17, v000001c3242e8e10_18;
v000001c3242e8e10_19 .array/port v000001c3242e8e10, 19;
v000001c3242e8e10_20 .array/port v000001c3242e8e10, 20;
v000001c3242e8e10_21 .array/port v000001c3242e8e10, 21;
v000001c3242e8e10_22 .array/port v000001c3242e8e10, 22;
E_000001c324289800/5 .event anyedge, v000001c3242e8e10_19, v000001c3242e8e10_20, v000001c3242e8e10_21, v000001c3242e8e10_22;
v000001c3242e8e10_23 .array/port v000001c3242e8e10, 23;
v000001c3242e8e10_24 .array/port v000001c3242e8e10, 24;
v000001c3242e8e10_25 .array/port v000001c3242e8e10, 25;
v000001c3242e8e10_26 .array/port v000001c3242e8e10, 26;
E_000001c324289800/6 .event anyedge, v000001c3242e8e10_23, v000001c3242e8e10_24, v000001c3242e8e10_25, v000001c3242e8e10_26;
v000001c3242e8e10_27 .array/port v000001c3242e8e10, 27;
v000001c3242e8e10_28 .array/port v000001c3242e8e10, 28;
v000001c3242e8e10_29 .array/port v000001c3242e8e10, 29;
v000001c3242e8e10_30 .array/port v000001c3242e8e10, 30;
E_000001c324289800/7 .event anyedge, v000001c3242e8e10_27, v000001c3242e8e10_28, v000001c3242e8e10_29, v000001c3242e8e10_30;
v000001c3242e8e10_31 .array/port v000001c3242e8e10, 31;
E_000001c324289800/8 .event anyedge, v000001c3242e8e10_31, v000001c3242e8690_0;
E_000001c324289800 .event/or E_000001c324289800/0, E_000001c324289800/1, E_000001c324289800/2, E_000001c324289800/3, E_000001c324289800/4, E_000001c324289800/5, E_000001c324289800/6, E_000001c324289800/7, E_000001c324289800/8;
S_000001c324207030 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 15 15, 15 15 0, S_000001c324206ea0;
 .timescale 0 0;
v000001c3242e8af0_0 .var/i "i", 31 0;
S_000001c324204e00 .scope module, "stall_inst" "load_stall" 4 248, 16 1 0, S_000001c32420e970;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ID_rs1";
    .port_info 1 /INPUT 5 "ID_rs2";
    .port_info 2 /INPUT 5 "EX_rd";
    .port_info 3 /INPUT 1 "EX_result_src";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "flush";
v000001c3242ebb40_0 .net "EX_rd", 4 0, v000001c32428e4b0_0;  alias, 1 drivers
v000001c3242eab00_0 .net "EX_result_src", 0 0, v000001c324270bb0_0;  alias, 1 drivers
v000001c3242ea920_0 .net "ID_rs1", 4 0, L_000001c3242eda10;  alias, 1 drivers
v000001c3242eaf60_0 .net "ID_rs2", 4 0, L_000001c3242ecc50;  alias, 1 drivers
v000001c3242ebd20_0 .var "flush", 0 0;
v000001c3242ea240_0 .var "stall", 0 0;
E_000001c32428a080 .event anyedge, v000001c3242e8870_0, v000001c32428e690_0, v000001c3242e8690_0, v000001c32428f6d0_0;
    .scope S_000001c3242577a0;
T_0 ;
    %wait E_000001c324289940;
    %load/vec4 v000001c3242e85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c3242e82d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c3242e89b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c3242e82d0_0;
    %assign/vec4 v000001c3242e82d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c3242e80f0_0;
    %assign/vec4 v000001c3242e82d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c323f3e480;
T_1 ;
    %vpi_call/w 12 8 "$readmemh", "program.hex", v000001c3242e93b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001c323f3e480;
T_2 ;
    %wait E_000001c324289cc0;
    %load/vec4 v000001c3242e9310_0;
    %parti/s 5, 2, 3;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v000001c3242e9310_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c3242e93b0, 4;
    %store/vec4 v000001c3242e8370_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v000001c3242e8370_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c3241f6220;
T_3 ;
    %wait E_000001c324289940;
    %load/vec4 v000001c3242e8eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c3242e8730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c3242e9130_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c3242e8ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c3242e8730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c3242e9130_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001c3242e9810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001c3242e9bd0_0;
    %assign/vec4 v000001c3242e8730_0, 0;
    %load/vec4 v000001c3242e9c70_0;
    %assign/vec4 v000001c3242e9130_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001c3242e8730_0;
    %assign/vec4 v000001c3242e8730_0, 0;
    %load/vec4 v000001c3242e9130_0;
    %assign/vec4 v000001c3242e9130_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c323f3e2f0;
T_4 ;
    %wait E_000001c3242898c0;
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3242e94f0_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c3242e94f0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c3242e94f0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c3242e94f0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c3242e9d10_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c3242e94f0_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c324206ea0;
T_5 ;
    %wait E_000001c324289940;
    %load/vec4 v000001c3242ea100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_000001c324207030;
    %jmp t_0;
    .scope S_000001c324207030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3242e8af0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001c3242e8af0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c3242e8af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3242e8e10, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c3242e8af0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001c3242e8af0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_000001c324206ea0;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c3242eb820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.6, 4;
    %load/vec4 v000001c3242e98b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001c3242e8f50_0;
    %load/vec4 v000001c3242e98b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3242e8e10, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c324206ea0;
T_6 ;
    %wait E_000001c324289800;
    %load/vec4 v000001c3242e8c30_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001c3242e8c30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c3242e8e10, 4;
    %store/vec4 v000001c3242e8d70_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c3242e8c30_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3242e8d70_0, 0, 32;
T_6.2 ;
T_6.1 ;
    %load/vec4 v000001c3242e8cd0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001c3242e8cd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c3242e8e10, 4;
    %store/vec4 v000001c3242e9770_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001c3242e8cd0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3242e9770_0, 0, 32;
T_6.6 ;
T_6.5 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c324259c40;
T_7 ;
    %wait E_000001c324289940;
    %load/vec4 v000001c3242e9e50_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.2, 8;
    %load/vec4 v000001c3242e9270_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c32428e410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c32428eaf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c32428e230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c32428fe50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c32428e4b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c324270d90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c324270e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c32428e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c324270bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c32428f310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c32428ff90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c32428f3b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c32428eb90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c324271010_0;
    %assign/vec4 v000001c32428e410_0, 0;
    %load/vec4 v000001c324271330_0;
    %assign/vec4 v000001c32428eaf0_0, 0;
    %load/vec4 v000001c3242e9090_0;
    %assign/vec4 v000001c32428e230_0, 0;
    %load/vec4 v000001c3242e9b30_0;
    %assign/vec4 v000001c32428fe50_0, 0;
    %load/vec4 v000001c3242e84b0_0;
    %assign/vec4 v000001c32428e4b0_0, 0;
    %load/vec4 v000001c3242e8870_0;
    %assign/vec4 v000001c324270d90_0, 0;
    %load/vec4 v000001c3242e8690_0;
    %assign/vec4 v000001c324270e30_0, 0;
    %load/vec4 v000001c3242e99f0_0;
    %assign/vec4 v000001c32428e370_0, 0;
    %load/vec4 v000001c3242e91d0_0;
    %assign/vec4 v000001c324270bb0_0, 0;
    %load/vec4 v000001c324271650_0;
    %assign/vec4 v000001c32428f310_0, 0;
    %load/vec4 v000001c3242e9a90_0;
    %assign/vec4 v000001c32428ff90_0, 0;
    %load/vec4 v000001c324271470_0;
    %assign/vec4 v000001c32428f3b0_0, 0;
    %load/vec4 v000001c3242713d0_0;
    %assign/vec4 v000001c32428eb90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c324259ab0;
T_8 ;
    %wait E_000001c324289780;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c32428e190_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c32428e9b0_0, 0, 2;
    %load/vec4 v000001c32428e910_0;
    %load/vec4 v000001c32428f8b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.3, 4;
    %load/vec4 v000001c32428f270_0;
    %and;
T_8.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v000001c32428e910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c32428e190_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c32428e910_0;
    %load/vec4 v000001c32428fd10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.7, 4;
    %load/vec4 v000001c32428fdb0_0;
    %and;
T_8.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v000001c32428e910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c32428e190_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c32428e190_0, 0, 2;
T_8.5 ;
T_8.1 ;
    %load/vec4 v000001c32428f450_0;
    %load/vec4 v000001c32428f8b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.11, 4;
    %load/vec4 v000001c32428f270_0;
    %and;
T_8.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v000001c32428f450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c32428e9b0_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001c32428f450_0;
    %load/vec4 v000001c32428fd10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.15, 4;
    %load/vec4 v000001c32428fdb0_0;
    %and;
T_8.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v000001c32428f450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c32428e9b0_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c32428e9b0_0, 0, 2;
T_8.13 ;
T_8.9 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c3241faa80;
T_9 ;
Ewait_0 .event/or E_000001c32428a040, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c32428f950_0, 0, 32;
    %load/vec4 v000001c32428f590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c32428f950_0, 0, 32;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v000001c32428fc70_0;
    %load/vec4 v000001c32428fef0_0;
    %add;
    %store/vec4 v000001c32428f950_0, 0, 32;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v000001c32428fc70_0;
    %load/vec4 v000001c32428fef0_0;
    %sub;
    %store/vec4 v000001c32428f950_0, 0, 32;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v000001c32428fc70_0;
    %load/vec4 v000001c32428fef0_0;
    %and;
    %store/vec4 v000001c32428f950_0, 0, 32;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v000001c32428fc70_0;
    %load/vec4 v000001c32428fef0_0;
    %or;
    %store/vec4 v000001c32428f950_0, 0, 32;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v000001c32428fc70_0;
    %load/vec4 v000001c32428fef0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v000001c32428f950_0, 0, 32;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v000001c32428fc70_0;
    %load/vec4 v000001c32428fef0_0;
    %xor;
    %store/vec4 v000001c32428f950_0, 0, 32;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001c324204e00;
T_10 ;
    %wait E_000001c32428a080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3242ea240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3242ebd20_0, 0, 1;
    %load/vec4 v000001c3242ea920_0;
    %load/vec4 v000001c3242ebb40_0;
    %cmp/e;
    %jmp/1 T_10.4, 4;
    %flag_mov 10, 4;
    %load/vec4 v000001c3242eaf60_0;
    %load/vec4 v000001c3242ebb40_0;
    %cmp/e;
    %flag_or 4, 10;
T_10.4;
    %flag_get/vec4 4;
    %jmp/0 T_10.3, 4;
    %load/vec4 v000001c3242eab00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v000001c3242ebb40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242ea240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242ebd20_0, 0, 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001c323f36af0;
T_11 ;
    %wait E_000001c324289940;
    %load/vec4 v000001c32428f630_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v000001c32428e870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c32428fa90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c32428e730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c32428f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c32428fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c32428ea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c32428ef50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c32428ee10_0;
    %assign/vec4 v000001c32428fa90_0, 0;
    %load/vec4 v000001c32428e550_0;
    %assign/vec4 v000001c32428e730_0, 0;
    %load/vec4 v000001c32428e690_0;
    %assign/vec4 v000001c32428f1d0_0, 0;
    %load/vec4 v000001c32428f090_0;
    %assign/vec4 v000001c32428fbd0_0, 0;
    %load/vec4 v000001c32428f6d0_0;
    %assign/vec4 v000001c32428ea50_0, 0;
    %load/vec4 v000001c32428f130_0;
    %assign/vec4 v000001c32428ef50_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c3241fac10;
T_12 ;
    %wait E_000001c324289940;
    %load/vec4 v000001c32428e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %fork t_3, S_000001c323f36960;
    %jmp t_2;
    .scope S_000001c323f36960;
t_3 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001c324290030_0, 0, 32;
T_12.2 ;
    %load/vec4 v000001c324290030_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c324290030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c32428e7d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c324290030_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001c324290030_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %end;
    .scope S_000001c3241fac10;
t_2 %join;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c32428eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000001c32428f4f0_0;
    %load/vec4 v000001c32428f770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c32428e7d0, 0, 4;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c3241fac10;
T_13 ;
    %wait E_000001c324289340;
    %load/vec4 v000001c32428f770_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c32428e7d0, 4;
    %store/vec4 v000001c32428e2d0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001c3241fac10;
T_14 ;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c32428e7d0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c32428e7d0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c32428e7d0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c32428e7d0, 4, 0;
    %end;
    .thread T_14;
    .scope S_000001c324257610;
T_15 ;
    %wait E_000001c324289940;
    %load/vec4 v000001c3242e9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c3242e9450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c3242e8b90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c3242e9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c3242e8550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c3242e9590_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c3242e8230_0;
    %assign/vec4 v000001c3242e9450_0, 0;
    %load/vec4 v000001c3242e96d0_0;
    %assign/vec4 v000001c3242e8b90_0, 0;
    %load/vec4 v000001c3242e87d0_0;
    %assign/vec4 v000001c3242e9ef0_0, 0;
    %load/vec4 v000001c3242e8910_0;
    %assign/vec4 v000001c3242e8550_0, 0;
    %load/vec4 v000001c3242e9db0_0;
    %assign/vec4 v000001c3242e9590_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c32420e970;
T_16 ;
Ewait_1 .event/or E_000001c324289a80, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3242eb5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3242ebc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3242eace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3242eaa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3242eaba0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %load/vec4 v000001c3242eddd0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %jmp T_16.5;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242eb5a0_0, 0, 1;
    %load/vec4 v000001c3242eced0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.6 ;
    %load/vec4 v000001c3242ed0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.12;
T_16.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
T_16.12 ;
    %jmp T_16.10;
T_16.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.10;
T_16.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %jmp T_16.5;
T_16.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242eace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242eb5a0_0, 0, 1;
    %load/vec4 v000001c3242eced0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.19;
T_16.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.19;
T_16.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.19;
T_16.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.19;
T_16.16 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.19;
T_16.17 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.19;
T_16.19 ;
    %pop/vec4 1;
    %jmp T_16.5;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242eace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242eb5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242eaba0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.5;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242eace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242ebc80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242eaa60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c3242eb460_0, 0, 3;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001c32420e970;
T_17 ;
    %wait E_000001c324289880;
    %load/vec4 v000001c3242eb140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %load/vec4 v000001c3242ea560_0;
    %store/vec4 v000001c3242edb50_0, 0, 32;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v000001c3242ea560_0;
    %store/vec4 v000001c3242edb50_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v000001c3242eb780_0;
    %store/vec4 v000001c3242edb50_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v000001c3242ea7e0_0;
    %store/vec4 v000001c3242edb50_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %load/vec4 v000001c3242eb280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %load/vec4 v000001c3242eac40_0;
    %store/vec4 v000001c3242ec890_0, 0, 32;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v000001c3242eac40_0;
    %store/vec4 v000001c3242ec890_0, 0, 32;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v000001c3242eb780_0;
    %store/vec4 v000001c3242ec890_0, 0, 32;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v000001c3242ea7e0_0;
    %store/vec4 v000001c3242ec890_0, 0, 32;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001c32420e970;
T_18 ;
    %wait E_000001c3242893c0;
    %load/vec4 v000001c3242ec610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %load/vec4 v000001c3242ed3d0_0;
    %store/vec4 v000001c3242ea7e0_0, 0, 32;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v000001c3242ead80_0;
    %store/vec4 v000001c3242ea7e0_0, 0, 32;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v000001c3242ed3d0_0;
    %store/vec4 v000001c3242ea7e0_0, 0, 32;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001c32420e7e0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3242edc90_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_000001c32420e7e0;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v000001c3242edc90_0;
    %inv;
    %store/vec4 v000001c3242edc90_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c32420e7e0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3242ed510_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3242ed510_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_000001c32420e7e0;
T_22 ;
    %vpi_call/w 3 55 "$dumpfile", "pipelined_cpu.vcd" {0 0 0};
    %vpi_call/w 3 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c32420e7e0 {0 0 0};
    %end;
    .thread T_22;
    .scope S_000001c32420e7e0;
T_23 ;
    %vpi_call/w 3 61 "$display", "Time | PC  | IF/ID Instr | Stall | WB" {0 0 0};
    %vpi_call/w 3 62 "$display", "------------------------------------------" {0 0 0};
    %end;
    .thread T_23;
    .scope S_000001c32420e7e0;
T_24 ;
    %wait E_000001c3242897c0;
    %load/vec4 v000001c3242ed510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %vpi_call/w 3 68 "$display", "%0t | %h | %h |  %b   | x%0d=%h", $time, v000001c3242ed790_0, v000001c3242ed1f0_0, v000001c3242ecd90_0, v000001c3242ed330_0, v000001c3242ec4d0_0 {0 0 0};
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001c32420e7e0;
T_25 ;
    %delay 300000, 0;
    %vpi_call/w 3 77 "$display", "\012=== FINAL REGISTER STATE ===" {0 0 0};
    %vpi_call/w 3 78 "$display", "x1 = %0d", v000001c3242ec750_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "x2 = %0d", v000001c3242ede70_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "x3 = %0d", v000001c3242ed830_0 {0 0 0};
    %vpi_call/w 3 81 "$display", "x4 = %0d", v000001c3242edfb0_0 {0 0 0};
    %vpi_call/w 3 82 "$display", "x5 = %0d", v000001c3242ed8d0_0 {0 0 0};
    %vpi_call/w 3 83 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "tb_pipelined_top.sv";
    ".\pipelined_top.sv";
    "alu.sv";
    "data_mem.sv";
    ".\EX_MEM.sv";
    ".\forward.sv";
    ".\ID_EX.sv";
    ".\IF_ID.sv";
    "imm_gen.sv";
    "instruction_mem.sv";
    ".\MEM_WB.sv";
    "pc.sv";
    "regfile.sv";
    ".\load_stall.sv";
