<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="63" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="219" />
   <clocksource preferredWidth="218" />
   <frequency preferredWidth="211" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="960" height="1040" x="960" y="0" />
 <hdlexample language="VERILOG" />
 <generation
   block_symbol_file="0"
   simulation="VERILOG"
   testbench_system="STANDARD"
   testbench_simulation="VERILOG" />
</preferences>
