<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>LINEAR</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>207</BRAM_18K>
            <DSP>288</DSP>
            <FF>80751</FF>
            <LUT>170873</LUT>
            <URAM>284</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>LINEAR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>LINEAR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>LINEAR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>LINEAR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>LINEAR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>LINEAR</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWVALID</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWREADY</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWADDR</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWID</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWLEN</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWSIZE</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWBURST</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWLOCK</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWCACHE</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWPROT</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWQOS</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWREGION</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_AWUSER</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_WVALID</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_WREADY</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_WDATA</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_WSTRB</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_WLAST</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_WID</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_WUSER</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARVALID</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARREADY</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARADDR</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARID</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARLEN</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARSIZE</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARBURST</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARLOCK</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARCACHE</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARPROT</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARQOS</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARREGION</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_ARUSER</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_RVALID</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_RREADY</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_RDATA</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_RLAST</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_RID</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_RUSER</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_RRESP</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_BVALID</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_BREADY</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_BRESP</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_BID</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc1_BUSER</name>
            <Object>ifc1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWVALID</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWREADY</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWADDR</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWID</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWLEN</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWSIZE</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWBURST</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWLOCK</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWCACHE</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWPROT</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWQOS</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWREGION</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_AWUSER</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_WVALID</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_WREADY</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_WDATA</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_WSTRB</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_WLAST</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_WID</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_WUSER</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARVALID</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARREADY</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARADDR</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARID</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARLEN</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARSIZE</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARBURST</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARLOCK</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARCACHE</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARPROT</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARQOS</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARREGION</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_ARUSER</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_RVALID</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_RREADY</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_RDATA</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_RLAST</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_RID</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_RUSER</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_RRESP</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_BVALID</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_BREADY</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_BRESP</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_BID</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc2_BUSER</name>
            <Object>ifc2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWVALID</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWREADY</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWADDR</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWID</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWLEN</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWSIZE</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWBURST</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWLOCK</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWCACHE</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWPROT</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWQOS</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWREGION</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_AWUSER</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_WVALID</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_WREADY</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_WDATA</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_WSTRB</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_WLAST</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_WID</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_WUSER</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARVALID</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARREADY</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARADDR</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARID</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARLEN</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARSIZE</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARBURST</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARLOCK</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARCACHE</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARPROT</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARQOS</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARREGION</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_ARUSER</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_RVALID</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_RREADY</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_RDATA</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_RLAST</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_RID</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_RUSER</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_RRESP</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_BVALID</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_BREADY</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_BRESP</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_BID</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc3_BUSER</name>
            <Object>ifc3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWVALID</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWREADY</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWADDR</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWID</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWLEN</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWSIZE</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWBURST</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWLOCK</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWCACHE</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWPROT</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWQOS</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWREGION</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_AWUSER</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_WVALID</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_WREADY</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_WDATA</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_WSTRB</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_WLAST</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_WID</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_WUSER</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARVALID</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARREADY</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARADDR</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARID</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARLEN</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARSIZE</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARBURST</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARLOCK</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARCACHE</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARPROT</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARQOS</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARREGION</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_ARUSER</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_RVALID</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_RREADY</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_RDATA</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_RLAST</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_RID</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_RUSER</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_RRESP</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_BVALID</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_BREADY</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_BRESP</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_BID</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc4_BUSER</name>
            <Object>ifc4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWVALID</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWREADY</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWADDR</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWID</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWLEN</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWSIZE</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWBURST</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWLOCK</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWCACHE</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWPROT</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWQOS</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWREGION</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_AWUSER</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_WVALID</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_WREADY</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_WDATA</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_WSTRB</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_WLAST</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_WID</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_WUSER</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARVALID</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARREADY</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARADDR</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARID</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARLEN</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARSIZE</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARBURST</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARLOCK</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARCACHE</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARPROT</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARQOS</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARREGION</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_ARUSER</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_RVALID</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_RREADY</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_RDATA</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_RLAST</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_RID</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_RUSER</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_RRESP</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_BVALID</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_BREADY</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_BRESP</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_BID</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc5_BUSER</name>
            <Object>ifc5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWVALID</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWREADY</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWADDR</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWID</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWLEN</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWSIZE</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWBURST</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWLOCK</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWCACHE</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWPROT</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWQOS</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWREGION</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_AWUSER</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_WVALID</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_WREADY</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_WDATA</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_WSTRB</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_WLAST</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_WID</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_WUSER</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARVALID</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARREADY</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARADDR</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARID</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARLEN</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARSIZE</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARBURST</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARLOCK</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARCACHE</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARPROT</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARQOS</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARREGION</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_ARUSER</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_RVALID</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_RREADY</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_RDATA</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_RLAST</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_RID</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_RUSER</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_RRESP</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_BVALID</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_BREADY</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_BRESP</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_BID</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ifc6_BUSER</name>
            <Object>ifc6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>LINEAR</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>ReadFromMem_U0</InstName>
                    <ModuleName>ReadFromMem</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>714</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576</InstName>
                            <ModuleName>ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>576</ID>
                            <BindInstances>addr_offset_fu_5715_p2 add_ln27_1_fu_5726_p2 i_6_fu_5747_p2 add_ln27_fu_5753_p2 indvars_iv_next124_fu_5759_p2 addr_offset_mid1_fu_5819_p2 add_ln42_fu_5877_p2 addr_offset_1_fu_5887_p2 add_ln43_fu_5893_p2 add_ln225_fu_5911_p2 add_ln44_fu_5926_p2 add_ln225_1_fu_5944_p2 add_ln45_fu_5959_p2 add_ln225_2_fu_5977_p2 add_ln46_fu_5992_p2 add_ln225_3_fu_6010_p2 add_ln225_4_fu_6043_p2 add_ln225_5_fu_6070_p2 addr_offset_2_fu_6282_p2 add_ln56_fu_6287_p2 add_ln225_6_fu_6305_p2 add_ln57_fu_6320_p2 add_ln225_7_fu_6338_p2 add_ln58_fu_6353_p2 add_ln225_8_fu_6371_p2 add_ln59_fu_6386_p2 add_ln225_9_fu_6404_p2 add_ln225_10_fu_6437_p2 add_ln225_11_fu_6464_p2 addr_offset_3_fu_6479_p2 add_ln69_fu_6596_p2 add_ln225_12_fu_6613_p2 add_ln70_fu_6628_p2 add_ln225_13_fu_6645_p2 add_ln71_fu_6660_p2 add_ln225_14_fu_6677_p2 add_ln72_fu_6692_p2 add_ln225_15_fu_6709_p2 add_ln225_16_fu_6741_p2 add_ln225_17_fu_6767_p2 mul_32ns_34ns_65_1_1_U7 add_ln96_fu_6785_p2 mul_64ns_66ns_129_1_1_U8 mul_64ns_66ns_129_1_1_U11 add_ln96_1_fu_6818_p2 mul_64ns_66ns_129_1_1_U9 add_ln96_2_fu_6908_p2 mul_64ns_66ns_129_1_1_U12 add_ln96_3_fu_6913_p2 mul_64ns_66ns_129_1_1_U13 mul_64ns_66ns_129_1_1_U14 mul_64ns_66ns_129_1_1_U10 add_ln86_fu_6147_p2 j_2_fu_6159_p2 add_ln32_fu_6165_p2 indvars_iv_next126_fu_6171_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747</InstName>
                            <ModuleName>ReadFromMem_Pipeline_VITIS_LOOP_153_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>747</ID>
                            <BindInstances>add_ln153_fu_443_p2 sub_ln155_fu_485_p2 add_ln155_fu_495_p2 add_ln155_1_fu_505_p2 sub_ln159_fu_533_p2 add_ln161_fu_648_p2 add_ln161_1_fu_658_p2 add_ln161_2_fu_672_p2 add_ln161_3_fu_682_p2 add_ln161_4_fu_692_p2 add_ln161_5_fu_702_p2 add_ln161_6_fu_712_p2 add_ln161_7_fu_722_p2 add_ln161_8_fu_732_p2 add_ln161_9_fu_742_p2 add_ln161_10_fu_752_p2 add_ln161_11_fu_762_p2 add_ln161_12_fu_772_p2 add_ln161_13_fu_782_p2 add_ln161_14_fu_792_p2 add_ln161_15_fu_802_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757</InstName>
                            <ModuleName>ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>757</ID>
                            <BindInstances>sub_ln176_fu_148_p2 add_ln168_fu_159_p2 add_ln168_2_fu_168_p2 sub_ln176_1_fu_211_p2 add_ln178_1_fu_263_p2 add_ln178_fu_268_p2 add_ln177_fu_279_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767</InstName>
                            <ModuleName>ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>767</ID>
                            <BindInstances>mul_29s_27ns_29_1_1_U111 add_ln191_fu_16951_p2 base_offset_fu_16977_p2 add_ln187_fu_16988_p2 block_x_3_fu_16997_p2 mul_29s_27ns_29_1_1_U112 add_ln191_2_fu_17053_p2 block_y_3_fu_17093_p2 add_ln191_3_fu_17117_p2 add_ln191_4_fu_17143_p2 empty_258_fu_17193_p2 mul_mul_10ns_11ns_21_4_1_U173 add_ln201_fu_17292_p2 mul_32ns_34ns_65_1_1_U117 sub_ln674_fu_18524_p2 sub_ln674_1_fu_18530_p2 sub_ln674_2_fu_18536_p2 sub_ln674_3_fu_18566_p2 mul_mul_10ns_11ns_21_4_1_U174 add_ln201_1_fu_17351_p2 mul_32ns_34ns_65_1_1_U120 sub_ln674_4_fu_18745_p2 sub_ln674_5_fu_18751_p2 sub_ln674_6_fu_18757_p2 sub_ln674_7_fu_18787_p2 mul_mul_10ns_11ns_21_4_1_U175 add_ln201_2_fu_17410_p2 mul_32ns_34ns_65_1_1_U123 sub_ln674_8_fu_18966_p2 sub_ln674_9_fu_18972_p2 sub_ln674_10_fu_18978_p2 sub_ln674_11_fu_19008_p2 mul_mul_10ns_11ns_21_4_1_U176 add_ln201_3_fu_17469_p2 mul_32ns_34ns_65_1_1_U126 sub_ln674_12_fu_19187_p2 sub_ln674_13_fu_19193_p2 sub_ln674_14_fu_19199_p2 sub_ln674_15_fu_19229_p2 add_ln199_fu_17382_p2 mul_mul_10ns_11ns_21_4_1_U177 add_ln201_4_fu_17528_p2 mul_32ns_34ns_65_1_1_U129 sub_ln674_16_fu_19408_p2 sub_ln674_17_fu_19414_p2 sub_ln674_18_fu_19420_p2 sub_ln674_19_fu_19450_p2 add_ln199_1_fu_17441_p2 mul_mul_10ns_11ns_21_4_1_U178 add_ln201_5_fu_17587_p2 mul_32ns_34ns_65_1_1_U132 sub_ln674_20_fu_19629_p2 sub_ln674_21_fu_19635_p2 sub_ln674_22_fu_19641_p2 sub_ln674_23_fu_19671_p2 add_ln199_2_fu_17500_p2 mul_mul_10ns_11ns_21_4_1_U179 add_ln201_6_fu_17646_p2 mul_32ns_34ns_65_1_1_U135 sub_ln674_24_fu_19850_p2 sub_ln674_25_fu_19856_p2 sub_ln674_26_fu_19862_p2 sub_ln674_27_fu_19892_p2 add_ln199_3_fu_17559_p2 mul_mul_10ns_11ns_21_4_1_U180 add_ln201_7_fu_17705_p2 mul_32ns_34ns_65_1_1_U138 sub_ln674_28_fu_20071_p2 sub_ln674_29_fu_20077_p2 sub_ln674_30_fu_20083_p2 sub_ln674_31_fu_20113_p2 add_ln199_4_fu_17618_p2 mul_mul_10ns_11ns_21_4_1_U181 add_ln201_8_fu_17764_p2 mul_32ns_34ns_65_1_1_U141 sub_ln674_32_fu_20292_p2 sub_ln674_33_fu_20298_p2 sub_ln674_34_fu_20304_p2 sub_ln674_35_fu_20334_p2 add_ln199_5_fu_17677_p2 mul_mul_10ns_11ns_21_4_1_U182 add_ln201_9_fu_17823_p2 mul_32ns_34ns_65_1_1_U144 sub_ln674_36_fu_20513_p2 sub_ln674_37_fu_20519_p2 sub_ln674_38_fu_20525_p2 sub_ln674_39_fu_20555_p2 add_ln199_6_fu_17736_p2 mul_mul_10ns_11ns_21_4_1_U183 add_ln201_10_fu_17882_p2 mul_32ns_34ns_65_1_1_U147 sub_ln674_40_fu_20734_p2 sub_ln674_41_fu_20740_p2 sub_ln674_42_fu_20746_p2 sub_ln674_43_fu_20776_p2 add_ln199_7_fu_17795_p2 mul_mul_10ns_11ns_21_4_1_U184 add_ln201_11_fu_17941_p2 mul_32ns_34ns_65_1_1_U150 sub_ln674_44_fu_20955_p2 sub_ln674_45_fu_20961_p2 sub_ln674_46_fu_20967_p2 sub_ln674_47_fu_20997_p2 add_ln199_8_fu_17854_p2 mul_mul_10ns_11ns_21_4_1_U185 add_ln201_12_fu_18000_p2 mul_32ns_34ns_65_1_1_U153 sub_ln674_48_fu_21176_p2 sub_ln674_49_fu_21182_p2 sub_ln674_50_fu_21188_p2 sub_ln674_51_fu_21218_p2 add_ln199_9_fu_17913_p2 mul_mul_10ns_11ns_21_4_1_U186 add_ln201_13_fu_18059_p2 mul_32ns_34ns_65_1_1_U156 sub_ln674_52_fu_21397_p2 sub_ln674_53_fu_21403_p2 sub_ln674_54_fu_21409_p2 sub_ln674_55_fu_21439_p2 add_ln199_10_fu_17972_p2 mul_mul_10ns_11ns_21_4_1_U187 add_ln201_14_fu_18118_p2 mul_32ns_34ns_65_1_1_U159 sub_ln674_56_fu_21618_p2 sub_ln674_57_fu_21624_p2 sub_ln674_58_fu_21630_p2 sub_ln674_59_fu_21660_p2 add_ln199_11_fu_18031_p2 mul_mul_10ns_11ns_21_4_1_U188 add_ln201_15_fu_18177_p2 mul_32ns_34ns_65_1_1_U162 sub_ln674_60_fu_21839_p2 sub_ln674_61_fu_21845_p2 sub_ln674_62_fu_21851_p2 sub_ln674_63_fu_21881_p2 add_ln199_12_fu_18090_p2 mul_mul_10ns_11ns_21_4_1_U189 add_ln201_16_fu_18236_p2 mul_32ns_34ns_65_1_1_U165 sub_ln674_64_fu_22060_p2 sub_ln674_65_fu_22066_p2 sub_ln674_66_fu_22072_p2 sub_ln674_67_fu_22102_p2 add_ln199_13_fu_18149_p2 mul_mul_10ns_11ns_21_4_1_U190 grp_fu_18300_p0 mul_32ns_34ns_65_1_1_U168 sub_ln674_68_fu_22281_p2 sub_ln674_69_fu_22287_p2 sub_ln674_70_fu_22293_p2 sub_ln674_71_fu_22323_p2 add_ln199_14_fu_18208_p2 mul_mul_10ns_11ns_21_4_1_U191 add_ln201_18_fu_18338_p2 mul_32ns_34ns_65_1_1_U170 sub_ln674_72_fu_22502_p2 sub_ln674_73_fu_22508_p2 sub_ln674_74_fu_22514_p2 sub_ln674_75_fu_22544_p2 add_ln199_15_fu_18267_p2 mul_mul_10ns_11ns_21_4_1_U192 add_ln201_19_fu_18382_p2 mul_32ns_34ns_65_1_1_U172 sub_ln674_76_fu_22723_p2 sub_ln674_77_fu_22729_p2 sub_ln674_78_fu_22735_p2 sub_ln674_79_fu_22765_p2 add_ln192_fu_17224_p2 add_ln189_1_fu_17229_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980</InstName>
                            <ModuleName>ReadFromMem_Pipeline_VITIS_LOOP_216_18</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>980</ID>
                            <BindInstances>add_ln216_fu_85_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_1_1_U305 mul_32s_34ns_65_1_1_U306 sub_ln19_fu_1012_p2 sub_ln19_1_fu_1053_p2 mul_64ns_5ns_68_1_1_U307 mul_32s_32s_32_1_1_U308 add_ln32_fu_1084_p2 mul_32s_34ns_65_1_1_U309 sub_ln32_fu_1160_p2 sub_ln32_1_fu_1193_p2 iact_count_fu_1210_p2 sub_ln152_fu_1262_p2 residual_fu_1542_p2 mul_32s_34ns_65_1_1_U310 sub_ln166_fu_1611_p2 sub_ln166_1_fu_1644_p2 remaining_cycle_fu_1665_p2 mul256_fu_1279_p2 addr_offset_1_fu_1285_p2 empty_259_fu_1303_p2 add262_1_fu_1322_p2 empty_260_fu_1339_p2 add262_2_fu_1364_p2 empty_261_fu_1381_p2 add262_3_fu_1406_p2 empty_262_fu_1423_p2 add262_4_fu_1448_p2 empty_263_fu_1465_p2 add262_5_fu_1470_p2 empty_264_fu_1487_p2 sub_ln168_fu_1238_p2 add_ln168_fu_1671_p2 add_ln168_1_fu_1676_p2 mul_32ns_32ns_64_1_1_U311 sub_ln184_fu_1105_p2 sub_ln184_1_fu_1124_p2 mul_32s_34ns_65_1_1_U312 sub_ln185_fu_1856_p2 sub_ln185_1_fu_1905_p2 mul_28ns_33ns_61_1_1_U313</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_split10_proc_U0</InstName>
                    <ModuleName>Block_split10_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>929</ID>
                </Instance>
                <Instance>
                    <InstName>RunDataFlow_U0</InstName>
                    <ModuleName>RunDataFlow</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>935</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_CreateBitMask_fu_171</InstName>
                            <ModuleName>CreateBitMask</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>171</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CreateBitMask_Pipeline_VITIS_LOOP_230_2_fu_114</InstName>
                                    <ModuleName>CreateBitMask_Pipeline_VITIS_LOOP_230_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>114</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4_fu_183</InstName>
                                    <ModuleName>CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>183</ID>
                                    <BindInstances>add_ln237_1_fu_571_p2 add_ln237_fu_583_p2 sub_ln414_fu_693_p2 sub_ln414_1_fu_723_p2 j_fu_615_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln229_fu_269_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_RunDataFlow_Pipeline_VITIS_LOOP_341_1_fu_243</InstName>
                            <ModuleName>RunDataFlow_Pipeline_VITIS_LOOP_341_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>243</ID>
                            <BindInstances>add_ln341_fu_76_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DPEComputation_fu_250</InstName>
                            <ModuleName>DPEComputation</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>250</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_DPEComputation_Pipeline_VITIS_LOOP_291_2_fu_58</InstName>
                                    <ModuleName>DPEComputation_Pipeline_VITIS_LOOP_291_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>58</ID>
                                    <BindInstances>add_ln291_fu_85_p2 add_ln292_1_fu_95_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DPEComputation_Pipeline_VITIS_LOOP_287_1_fu_67</InstName>
                                    <ModuleName>DPEComputation_Pipeline_VITIS_LOOP_287_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>add_ln287_fu_60_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DPEComputation_Pipeline_VITIS_LOOP_296_3_fu_73</InstName>
                                    <ModuleName>DPEComputation_Pipeline_VITIS_LOOP_296_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>73</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_DPEUnit_fu_63</InstName>
                                            <ModuleName>DPEUnit</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>63</ID>
                                            <BindInstances>sub_fu_741_p2 add_ln260_fu_771_p2 add_ln260_1_fu_1426_p2 add_ln260_2_fu_1436_p2 add_ln260_3_fu_1454_p2 add_ln260_4_fu_1464_p2 add_ln260_5_fu_1482_p2 add_ln260_6_fu_1492_p2 add_ln260_7_fu_1510_p2 add_ln260_8_fu_1520_p2 add_ln260_9_fu_1538_p2 add_ln260_10_fu_1548_p2 add_ln260_11_fu_1566_p2 add_ln260_12_fu_1576_p2 add_ln260_13_fu_1594_p2 add_ln260_14_fu_1604_p2 add_ln260_15_fu_1622_p2 add_ln260_16_fu_1632_p2 add_ln260_17_fu_1672_p2 add_ln260_18_fu_1730_p2 add_ln260_19_fu_1740_p2 add_ln260_20_fu_1758_p2 add_ln260_21_fu_1768_p2 add_ln260_22_fu_1786_p2 add_ln260_23_fu_1796_p2 add_ln260_24_fu_1814_p2 add_ln260_25_fu_1824_p2 add_ln260_26_fu_1842_p2 add_ln260_27_fu_1852_p2 add_ln260_28_fu_1870_p2 add_ln260_29_fu_1880_p2 add_ln260_30_fu_1898_p2 add_ln260_31_fu_1908_p2 add_ln260_32_fu_1926_p2 add_ln260_33_fu_1936_p2 add_ln736_fu_843_p2 add_ln736_1_fu_887_p2 add_ln736_2_fu_898_p2 add_ln736_3_fu_909_p2 add_ln736_4_fu_920_p2 add_ln736_5_fu_931_p2 add_ln736_6_fu_942_p2 add_ln736_7_fu_953_p2 add_ln736_8_fu_964_p2 add_ln736_9_fu_975_p2 add_ln736_10_fu_986_p2 add_ln736_11_fu_997_p2 add_ln736_12_fu_1008_p2 add_ln736_13_fu_1019_p2 add_ln736_14_fu_1030_p2 add_ln736_15_fu_1041_p2 add_ln736_16_fu_1052_p2 mul_32s_32s_56_1_1_U548 ret_V_fu_1970_p2 mul_32s_32s_56_1_1_U549 ret_V_1_fu_1993_p2 mul_32s_32s_56_1_1_U550 ret_V_2_fu_2016_p2 mul_32s_32s_56_1_1_U551 ret_V_3_fu_2039_p2 mul_32s_32s_56_1_1_U552 ret_V_4_fu_2062_p2 mul_32s_32s_56_1_1_U553 ret_V_5_fu_2085_p2 mul_32s_32s_56_1_1_U554 ret_V_6_fu_2108_p2 mul_32s_32s_56_1_1_U555 ret_V_7_fu_2131_p2 mul_32s_32s_56_1_1_U556 ret_V_8_fu_2154_p2 mul_32s_32s_56_1_1_U557 ret_V_9_fu_2177_p2 mul_32s_32s_56_1_1_U558 ret_V_10_fu_2200_p2 mul_32s_32s_56_1_1_U559 ret_V_11_fu_2223_p2 mul_32s_32s_56_1_1_U560 ret_V_12_fu_2246_p2 mul_32s_32s_56_1_1_U561 ret_V_13_fu_2269_p2 mul_32s_32s_56_1_1_U562 ret_V_14_fu_2292_p2 mul_32s_32s_56_1_1_U563 ret_V_15_fu_2315_p2 mul_32s_32s_56_1_1_U564 ret_V_16_fu_2338_p2 mul_32s_32s_56_1_1_U565 ret_V_17_fu_2361_p2 mul_32s_32s_56_1_1_U566 ret_V_18_fu_2384_p2 mul_32s_32s_56_1_1_U567 ret_V_19_fu_2407_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln296_fu_91_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DPEComputation_Pipeline_VITIS_LOOP_303_4_fu_84</InstName>
                                    <ModuleName>DPEComputation_Pipeline_VITIS_LOOP_303_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>84</ID>
                                    <BindInstances>add_ln303_fu_87_p2 add_ln305_1_fu_97_p2 add_ln305_2_fu_103_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_output_buf_V_U add_ln292_fu_118_p2 add_ln305_fu_143_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>IACT_TEMP_BUFFER_V_U first_processing_buffer_V_U second_processing_buffer_V_U first_bit_buffer_weights_V_U second_bit_buffer_weights_V_U mul_28s_28s_32_1_1_U589 sub_i_fu_285_p2 add_ln352_fu_297_p2 i_3_fu_311_p2 j_1_fu_335_p2 batch_fu_341_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>975</ID>
                </Instance>
                <Instance>
                    <InstName>OutputBuffer_U0</InstName>
                    <ModuleName>OutputBuffer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>980</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_OutputBuffer_Pipeline_VITIS_LOOP_329_1_fu_85</InstName>
                            <ModuleName>OutputBuffer_Pipeline_VITIS_LOOP_329_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>85</ID>
                            <BindInstances>add_ln335_fu_149_p2 add_ln640_fu_179_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_1_1_U634 p_neg_fu_109_p2 p_neg_t_fu_154_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>Wt_Y_c_U X_c_U iacts_stream_U weight_buffer_V_0_U weight_buffer_V_1_U weight_buffer_V_2_U weight_buffer_V_3_U weight_buffer_V_4_U weight_buffer_V_5_U weight_buffer_V_6_U weight_buffer_V_7_U weight_buffer_V_8_U weight_buffer_V_9_U weight_buffer_V_10_U weight_buffer_V_11_U weight_buffer_V_12_U weight_buffer_V_13_U weight_buffer_V_14_U weight_buffer_V_15_U weight_buffer_V_16_U weight_buffer_V_17_U weight_buffer_V_18_U weight_buffer_V_19_U weight_buffer_V_20_U weight_buffer_V_21_U weight_buffer_V_22_U weight_buffer_V_23_U weight_buffer_V_24_U weight_buffer_V_25_U weight_buffer_V_26_U weight_buffer_V_27_U weight_buffer_V_28_U weight_buffer_V_29_U weight_buffer_V_30_U weight_buffer_V_31_U weight_buffer_V_32_U weight_buffer_V_33_U weight_buffer_V_34_U weight_buffer_V_35_U weight_buffer_V_36_U weight_buffer_V_37_U weight_buffer_V_38_U weight_buffer_V_39_U weight_buffer_V_40_U weight_buffer_V_41_U weight_buffer_V_42_U weight_buffer_V_43_U weight_buffer_V_44_U weight_buffer_V_45_U weight_buffer_V_46_U weight_buffer_V_47_U weight_buffer_V_48_U weight_buffer_V_49_U weight_buffer_V_50_U weight_buffer_V_51_U weight_buffer_V_52_U weight_buffer_V_53_U weight_buffer_V_54_U weight_buffer_V_55_U weight_buffer_V_56_U weight_buffer_V_57_U weight_buffer_V_58_U weight_buffer_V_59_U weight_buffer_V_60_U weight_buffer_V_61_U weight_buffer_V_62_U weight_buffer_V_63_U weight_buffer_V_64_U weight_buffer_V_65_U weight_buffer_V_66_U weight_buffer_V_67_U weight_buffer_V_68_U weight_buffer_V_69_U weight_buffer_V_70_U iact_buffer_V_U weights_stream_V_V_0_U weights_stream_V_V_1_U weights_stream_V_V_2_U weights_stream_V_V_3_U weights_stream_V_V_4_U weights_stream_V_V_5_U weights_stream_V_V_6_U weights_stream_V_V_7_U weights_stream_V_V_8_U weights_stream_V_V_9_U weights_stream_V_V_10_U weights_stream_V_V_11_U weights_stream_V_V_12_U weights_stream_V_V_13_U weights_stream_V_V_14_U weights_stream_V_V_15_U weights_stream_V_V_16_U weights_stream_V_V_17_U weights_stream_V_V_18_U weights_stream_V_V_19_U weights_stream_V_V_20_U weights_stream_V_V_21_U weights_stream_V_V_22_U weights_stream_V_V_23_U weights_stream_V_V_24_U weights_stream_V_V_25_U weights_stream_V_V_26_U weights_stream_V_V_27_U weights_stream_V_V_28_U weights_stream_V_V_29_U weights_stream_V_V_30_U weights_stream_V_V_31_U output_buf_V_U ifc7_c_channel_U block_num_x_loc_channel_U block_num_y_cast_loc_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_split10_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.732</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>58</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>316</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_27_1_VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_1_VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_27_1_VITIS_LOOP_32_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_27_1_VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>108</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>8785</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13630</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_fu_5715_p2" SOURCE="" URAM="0" VARIABLE="addr_offset"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_5726_p2" SOURCE="FC_Layer.cpp:27" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_5747_p2" SOURCE="FC_Layer.cpp:27" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_5753_p2" SOURCE="FC_Layer.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next124_fu_5759_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_mid1_fu_5819_p2" SOURCE="FC_Layer.cpp:27" URAM="0" VARIABLE="addr_offset_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_5877_p2" SOURCE="FC_Layer.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_1_fu_5887_p2" SOURCE="FC_Layer.cpp:42" URAM="0" VARIABLE="addr_offset_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_5893_p2" SOURCE="FC_Layer.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_5911_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_5926_p2" SOURCE="FC_Layer.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_1_fu_5944_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_5959_p2" SOURCE="FC_Layer.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_2_fu_5977_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_5992_p2" SOURCE="FC_Layer.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_3_fu_6010_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_4_fu_6043_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_5_fu_6070_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_2_fu_6282_p2" SOURCE="FC_Layer.cpp:54" URAM="0" VARIABLE="addr_offset_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_6287_p2" SOURCE="FC_Layer.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_6_fu_6305_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_6320_p2" SOURCE="FC_Layer.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_7_fu_6338_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_6353_p2" SOURCE="FC_Layer.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_8_fu_6371_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_6386_p2" SOURCE="FC_Layer.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_9_fu_6404_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_10_fu_6437_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_11_fu_6464_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_3_fu_6479_p2" SOURCE="FC_Layer.cpp:65" URAM="0" VARIABLE="addr_offset_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6596_p2" SOURCE="FC_Layer.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_12_fu_6613_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_6628_p2" SOURCE="FC_Layer.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_13_fu_6645_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_6660_p2" SOURCE="FC_Layer.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_14_fu_6677_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_6692_p2" SOURCE="FC_Layer.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_15_fu_6709_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_16_fu_6741_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_17_fu_6767_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225" URAM="0" VARIABLE="add_ln225_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U7" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="mul_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_6785_p2" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U8" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="mul_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U11" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="mul_ln96_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_6818_p2" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="add_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U9" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="mul_ln96_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_6908_p2" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="add_ln96_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U12" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="mul_ln96_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_6913_p2" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="add_ln96_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U13" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="mul_ln96_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U14" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="mul_ln96_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U10" SOURCE="FC_Layer.cpp:96" URAM="0" VARIABLE="mul_ln96_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_6147_p2" SOURCE="FC_Layer.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_6159_p2" SOURCE="FC_Layer.cpp:32" URAM="0" VARIABLE="j_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_6165_p2" SOURCE="FC_Layer.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next126_fu_6171_p2" SOURCE="FC_Layer.cpp:27" URAM="0" VARIABLE="indvars_iv_next126"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ReadFromMem_Pipeline_VITIS_LOOP_153_8</Name>
            <Loops>
                <VITIS_LOOP_153_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_8>
                        <Name>VITIS_LOOP_153_8</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_153_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>668</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>989</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_443_p2" SOURCE="FC_Layer.cpp:153" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln155_fu_485_p2" SOURCE="FC_Layer.cpp:155" URAM="0" VARIABLE="sub_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_495_p2" SOURCE="FC_Layer.cpp:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_1_fu_505_p2" SOURCE="FC_Layer.cpp:155" URAM="0" VARIABLE="add_ln155_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln159_fu_533_p2" SOURCE="FC_Layer.cpp:159" URAM="0" VARIABLE="sub_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_648_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_1_fu_658_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_2_fu_672_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_3_fu_682_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_4_fu_692_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_5_fu_702_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_6_fu_712_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_7_fu_722_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_8_fu_732_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_9_fu_742_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_10_fu_752_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_11_fu_762_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_12_fu_772_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_13_fu_782_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_14_fu_792_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_15_fu_802_p2" SOURCE="FC_Layer.cpp:161" URAM="0" VARIABLE="add_ln161_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13</Name>
            <Loops>
                <VITIS_LOOP_168_11_VITIS_LOOP_177_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_168_11_VITIS_LOOP_177_13>
                        <Name>VITIS_LOOP_168_11_VITIS_LOOP_177_13</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_168_11_VITIS_LOOP_177_13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>131</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2561</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln176_fu_148_p2" SOURCE="FC_Layer.cpp:176" URAM="0" VARIABLE="sub_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_159_p2" SOURCE="FC_Layer.cpp:168" URAM="0" VARIABLE="add_ln168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_2_fu_168_p2" SOURCE="FC_Layer.cpp:168" URAM="0" VARIABLE="add_ln168_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln176_1_fu_211_p2" SOURCE="FC_Layer.cpp:176" URAM="0" VARIABLE="sub_ln176_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_1_fu_263_p2" SOURCE="FC_Layer.cpp:178" URAM="0" VARIABLE="add_ln178_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_268_p2" SOURCE="FC_Layer.cpp:178" URAM="0" VARIABLE="add_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_11_VITIS_LOOP_177_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_279_p2" SOURCE="FC_Layer.cpp:177" URAM="0" VARIABLE="add_ln177"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16</Name>
            <Loops>
                <VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.232</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16>
                        <Name>VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>20</PipelineII>
                        <PipelineDepth>59</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>84</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>53207</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>117069</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_29s_27ns_29_1_1_U111" SOURCE="FC_Layer.cpp:189" URAM="0" VARIABLE="mul_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_16951_p2" SOURCE="FC_Layer.cpp:191" URAM="0" VARIABLE="add_ln191"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="base_offset_fu_16977_p2" SOURCE="FC_Layer.cpp:191" URAM="0" VARIABLE="base_offset"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_16988_p2" SOURCE="FC_Layer.cpp:187" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="block_x_3_fu_16997_p2" SOURCE="FC_Layer.cpp:187" URAM="0" VARIABLE="block_x_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_29s_27ns_29_1_1_U112" SOURCE="FC_Layer.cpp:189" URAM="0" VARIABLE="mul_ln189_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_2_fu_17053_p2" SOURCE="FC_Layer.cpp:191" URAM="0" VARIABLE="add_ln191_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="block_y_3_fu_17093_p2" SOURCE="FC_Layer.cpp:189" URAM="0" VARIABLE="block_y_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_3_fu_17117_p2" SOURCE="FC_Layer.cpp:191" URAM="0" VARIABLE="add_ln191_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_4_fu_17143_p2" SOURCE="FC_Layer.cpp:191" URAM="0" VARIABLE="add_ln191_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="empty_258_fu_17193_p2" SOURCE="FC_Layer.cpp:189" URAM="0" VARIABLE="empty_258"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U173" SOURCE="FC_Layer.cpp:189" URAM="0" VARIABLE="mul90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_17292_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U117" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_fu_18524_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_1_fu_18530_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_2_fu_18536_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_3_fu_18566_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U174" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_1_fu_17351_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U120" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_4_fu_18745_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_5_fu_18751_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_6_fu_18757_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_7_fu_18787_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U175" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_2_fu_17410_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U123" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_8_fu_18966_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_9_fu_18972_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_10_fu_18978_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_11_fu_19008_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U176" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_3_fu_17469_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U126" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_12_fu_19187_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_13_fu_19193_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_14_fu_19199_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_15_fu_19229_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_fu_17382_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U177" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_4_fu_17528_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U129" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_16_fu_19408_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_17_fu_19414_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_18_fu_19420_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_19_fu_19450_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_1_fu_17441_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U178" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_5_fu_17587_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U132" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_20_fu_19629_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_21_fu_19635_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_22_fu_19641_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_23_fu_19671_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_2_fu_17500_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U179" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_6_fu_17646_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U135" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_24_fu_19850_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_25_fu_19856_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_26_fu_19862_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_27_fu_19892_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_3_fu_17559_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U180" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_7_fu_17705_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U138" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_28_fu_20071_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_29_fu_20077_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_30_fu_20083_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_31_fu_20113_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_4_fu_17618_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U181" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_8_fu_17764_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U141" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_32_fu_20292_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_33_fu_20298_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_34_fu_20304_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_35_fu_20334_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_5_fu_17677_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U182" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_9_fu_17823_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U144" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_36_fu_20513_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_37_fu_20519_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_38_fu_20525_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_39_fu_20555_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_6_fu_17736_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U183" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul160"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_10_fu_17882_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U147" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_40_fu_20734_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_41_fu_20740_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_42_fu_20746_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_43_fu_20776_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_7_fu_17795_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U184" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul167"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_11_fu_17941_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U150" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_44_fu_20955_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_45_fu_20961_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_46_fu_20967_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_47_fu_20997_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_8_fu_17854_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U185" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul174"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_12_fu_18000_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U153" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_48_fu_21176_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_49_fu_21182_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_50_fu_21188_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_51_fu_21218_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_9_fu_17913_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U186" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul181"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_13_fu_18059_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U156" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_52_fu_21397_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_53_fu_21403_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_54_fu_21409_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_55_fu_21439_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_10_fu_17972_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U187" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul188"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_14_fu_18118_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U159" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_56_fu_21618_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_57_fu_21624_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_58_fu_21630_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_59_fu_21660_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_11_fu_18031_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U188" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_15_fu_18177_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U162" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_60_fu_21839_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_61_fu_21845_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_62_fu_21851_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_63_fu_21881_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_12_fu_18090_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U189" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_16_fu_18236_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U165" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_64_fu_22060_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_65_fu_22066_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_66_fu_22072_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_67_fu_22102_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_13_fu_18149_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U190" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_18300_p0" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U168" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_68_fu_22281_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_69_fu_22287_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_70_fu_22293_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_71_fu_22323_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_14_fu_18208_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U191" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_18_fu_18338_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U170" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_72_fu_22502_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_73_fu_22508_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_74_fu_22514_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_75_fu_22544_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_15_fu_18267_p2" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="add_ln199_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_11ns_21_4_1_U192" SOURCE="FC_Layer.cpp:199" URAM="0" VARIABLE="mul223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_19_fu_18382_p2" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="add_ln201_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_1_1_U172" SOURCE="FC_Layer.cpp:201" URAM="0" VARIABLE="mul_ln201_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_76_fu_22723_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_77_fu_22729_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_78_fu_22735_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln674_79_fu_22765_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674" URAM="0" VARIABLE="sub_ln674_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_17224_p2" SOURCE="FC_Layer.cpp:192" URAM="0" VARIABLE="add_ln192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_17229_p2" SOURCE="FC_Layer.cpp:189" URAM="0" VARIABLE="add_ln189_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ReadFromMem_Pipeline_VITIS_LOOP_216_18</Name>
            <Loops>
                <VITIS_LOOP_216_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.334</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_216_18>
                        <Name>VITIS_LOOP_216_18</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_216_18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_216_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_85_p2" SOURCE="FC_Layer.cpp:216" URAM="0" VARIABLE="add_ln216"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ReadFromMem</Name>
            <Loops>
                <VITIS_LOOP_89_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_89_4>
                        <Name>VITIS_LOOP_89_4</Name>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_89_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>219</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>65525</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>143907</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U305" SOURCE="FC_Layer.cpp:19" URAM="0" VARIABLE="mul_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U306" SOURCE="FC_Layer.cpp:19" URAM="0" VARIABLE="mul_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln19_fu_1012_p2" SOURCE="FC_Layer.cpp:19" URAM="0" VARIABLE="sub_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln19_1_fu_1053_p2" SOURCE="FC_Layer.cpp:19" URAM="0" VARIABLE="sub_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_5ns_68_1_1_U307" SOURCE="FC_Layer.cpp:19" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U308" SOURCE="FC_Layer.cpp:151" URAM="0" VARIABLE="mul_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_1084_p2" SOURCE="./FC_Layer.hpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U309" SOURCE="./FC_Layer.hpp:32" URAM="0" VARIABLE="mul_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln32_fu_1160_p2" SOURCE="./FC_Layer.hpp:32" URAM="0" VARIABLE="sub_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln32_1_fu_1193_p2" SOURCE="./FC_Layer.hpp:32" URAM="0" VARIABLE="sub_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="iact_count_fu_1210_p2" SOURCE="FC_Layer.cpp:151" URAM="0" VARIABLE="iact_count"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln152_fu_1262_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="sub_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="residual_fu_1542_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="residual"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U310" SOURCE="FC_Layer.cpp:166" URAM="0" VARIABLE="mul_ln166"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln166_fu_1611_p2" SOURCE="FC_Layer.cpp:166" URAM="0" VARIABLE="sub_ln166"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln166_1_fu_1644_p2" SOURCE="FC_Layer.cpp:166" URAM="0" VARIABLE="sub_ln166_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="remaining_cycle_fu_1665_p2" SOURCE="FC_Layer.cpp:166" URAM="0" VARIABLE="remaining_cycle"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mul256_fu_1279_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="mul256"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_offset_1_fu_1285_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="addr_offset_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_259_fu_1303_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="empty_259"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add262_1_fu_1322_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="add262_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_260_fu_1339_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="empty_260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add262_2_fu_1364_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="add262_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_261_fu_1381_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="empty_261"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add262_3_fu_1406_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="add262_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_262_fu_1423_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="empty_262"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add262_4_fu_1448_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="add262_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_263_fu_1465_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="empty_263"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add262_5_fu_1470_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="add262_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_264_fu_1487_p2" SOURCE="FC_Layer.cpp:152" URAM="0" VARIABLE="empty_264"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln168_fu_1238_p2" SOURCE="FC_Layer.cpp:168" URAM="0" VARIABLE="sub_ln168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_1671_p2" SOURCE="FC_Layer.cpp:168" URAM="0" VARIABLE="add_ln168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_1_fu_1676_p2" SOURCE="FC_Layer.cpp:168" URAM="0" VARIABLE="add_ln168_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U311" SOURCE="FC_Layer.cpp:166" URAM="0" VARIABLE="mul_ln166_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln184_fu_1105_p2" SOURCE="FC_Layer.cpp:184" URAM="0" VARIABLE="sub_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln184_1_fu_1124_p2" SOURCE="FC_Layer.cpp:184" URAM="0" VARIABLE="sub_ln184_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U312" SOURCE="FC_Layer.cpp:185" URAM="0" VARIABLE="mul_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln185_fu_1856_p2" SOURCE="FC_Layer.cpp:185" URAM="0" VARIABLE="sub_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln185_1_fu_1905_p2" SOURCE="FC_Layer.cpp:185" URAM="0" VARIABLE="sub_ln185_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28ns_33ns_61_1_1_U313" SOURCE="FC_Layer.cpp:184" URAM="0" VARIABLE="mul_ln184"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CreateBitMask_Pipeline_VITIS_LOOP_230_2</Name>
            <Loops>
                <VITIS_LOOP_230_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_230_2>
                        <Name>VITIS_LOOP_230_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_230_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4</Name>
            <Loops>
                <VITIS_LOOP_237_3_VITIS_LOOP_241_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>642</Best-caseLatency>
                    <Average-caseLatency>642</Average-caseLatency>
                    <Worst-caseLatency>642</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>642</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_237_3_VITIS_LOOP_241_4>
                        <Name>VITIS_LOOP_237_3_VITIS_LOOP_241_4</Name>
                        <TripCount>640</TripCount>
                        <Latency>640</Latency>
                        <AbsoluteTimeLatency>6.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_237_3_VITIS_LOOP_241_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>703</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11796</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_1_fu_571_p2" SOURCE="FC_Layer.cpp:237" URAM="0" VARIABLE="add_ln237_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_583_p2" SOURCE="FC_Layer.cpp:237" URAM="0" VARIABLE="add_ln237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_fu_693_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln414_1_fu_723_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414" URAM="0" VARIABLE="sub_ln414_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_3_VITIS_LOOP_241_4" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_615_p2" SOURCE="FC_Layer.cpp:241" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CreateBitMask</Name>
            <Loops>
                <VITIS_LOOP_229_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_229_1>
                        <Name>VITIS_LOOP_229_1</Name>
                        <TripCount>32</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_229_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>722</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12525</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_229_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_269_p2" SOURCE="FC_Layer.cpp:229" URAM="0" VARIABLE="add_ln229"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RunDataFlow_Pipeline_VITIS_LOOP_341_1</Name>
            <Loops>
                <VITIS_LOOP_341_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.334</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_341_1>
                        <Name>VITIS_LOOP_341_1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_341_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_341_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_76_p2" SOURCE="FC_Layer.cpp:341" URAM="0" VARIABLE="add_ln341"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DPEComputation_Pipeline_VITIS_LOOP_291_2</Name>
            <Loops>
                <VITIS_LOOP_291_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.594</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_291_2>
                        <Name>VITIS_LOOP_291_2</Name>
                        <TripCount>20</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_291_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_291_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_fu_85_p2" SOURCE="FC_Layer.cpp:291" URAM="0" VARIABLE="add_ln291"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_291_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_1_fu_95_p2" SOURCE="FC_Layer.cpp:292" URAM="0" VARIABLE="add_ln292_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DPEComputation_Pipeline_VITIS_LOOP_287_1</Name>
            <Loops>
                <VITIS_LOOP_287_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.017</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_287_1>
                        <Name>VITIS_LOOP_287_1</Name>
                        <TripCount>20</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_287_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_287_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_60_p2" SOURCE="FC_Layer.cpp:287" URAM="0" VARIABLE="add_ln287"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DPEUnit</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.197</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineDepth>40</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>60</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3281</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3313</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_741_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_771_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_1_fu_1426_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_2_fu_1436_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_3_fu_1454_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_4_fu_1464_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_5_fu_1482_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_6_fu_1492_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_7_fu_1510_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_8_fu_1520_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_9_fu_1538_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_10_fu_1548_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_11_fu_1566_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_12_fu_1576_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_13_fu_1594_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_14_fu_1604_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_15_fu_1622_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_16_fu_1632_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_17_fu_1672_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_18_fu_1730_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_19_fu_1740_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_20_fu_1758_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_21_fu_1768_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_22_fu_1786_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_23_fu_1796_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_24_fu_1814_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_25_fu_1824_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_26_fu_1842_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_27_fu_1852_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_28_fu_1870_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_29_fu_1880_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_30_fu_1898_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_31_fu_1908_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_32_fu_1926_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_33_fu_1936_p2" SOURCE="FC_Layer.cpp:260" URAM="0" VARIABLE="add_ln260_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_fu_843_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_1_fu_887_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_2_fu_898_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_3_fu_909_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_4_fu_920_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_5_fu_931_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_6_fu_942_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_7_fu_953_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_8_fu_964_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_9_fu_975_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_10_fu_986_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_11_fu_997_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_12_fu_1008_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_13_fu_1019_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_14_fu_1030_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_15_fu_1041_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_16_fu_1052_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:736" URAM="0" VARIABLE="add_ln736_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U548" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1970_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U549" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_1_fu_1993_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U550" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_2016_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U551" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_2039_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U552" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_2062_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U553" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_2085_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U554" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_2108_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U555" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_7_fu_2131_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U556" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_8_fu_2154_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U557" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_2177_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U558" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_2200_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U559" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_2223_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U560" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_2246_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U561" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_2269_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U562" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_14_fu_2292_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U563" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_2315_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U564" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_16_fu_2338_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U565" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_2361_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U566" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_2384_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_56_1_1_U567" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_19_fu_2407_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DPEComputation_Pipeline_VITIS_LOOP_296_3</Name>
            <Loops>
                <VITIS_LOOP_296_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1282</Best-caseLatency>
                    <Average-caseLatency>1282</Average-caseLatency>
                    <Worst-caseLatency>1282</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1282</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_296_3>
                        <Name>VITIS_LOOP_296_3</Name>
                        <TripCount>32</TripCount>
                        <Latency>1280</Latency>
                        <AbsoluteTimeLatency>12.800 us</AbsoluteTimeLatency>
                        <PipelineII>40</PipelineII>
                        <PipelineDepth>41</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_296_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>60</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3337</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3599</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_296_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_91_p2" SOURCE="FC_Layer.cpp:296" URAM="0" VARIABLE="add_ln296"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DPEComputation_Pipeline_VITIS_LOOP_303_4</Name>
            <Loops>
                <VITIS_LOOP_303_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.594</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_303_4>
                        <Name>VITIS_LOOP_303_4</Name>
                        <TripCount>20</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_303_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_303_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln303_fu_87_p2" SOURCE="FC_Layer.cpp:303" URAM="0" VARIABLE="add_ln303"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_303_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_1_fu_97_p2" SOURCE="FC_Layer.cpp:305" URAM="0" VARIABLE="add_ln305_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_303_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_2_fu_103_p2" SOURCE="FC_Layer.cpp:305" URAM="0" VARIABLE="add_ln305_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DPEComputation</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1331</Best-caseLatency>
                    <Average-caseLatency>1331</Average-caseLatency>
                    <Worst-caseLatency>1331</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1331</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>60</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3402</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4053</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="local_output_buf_V_U" SOURCE="FC_Layer.cpp:284" URAM="0" VARIABLE="local_output_buf_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_118_p2" SOURCE="FC_Layer.cpp:292" URAM="0" VARIABLE="add_ln292"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_fu_143_p2" SOURCE="FC_Layer.cpp:305" URAM="0" VARIABLE="add_ln305"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RunDataFlow</Name>
            <Loops>
                <VITIS_LOOP_352_1>
                    <VITIS_LOOP_357_2/>
                </VITIS_LOOP_352_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_352_1>
                        <Name>VITIS_LOOP_352_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_357_2>
                            <Name>VITIS_LOOP_357_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>1333</IterationLatency>
                            <PipelineDepth>1333</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_357_2>
                    </VITIS_LOOP_352_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>39</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>63</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4500</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17557</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="IACT_TEMP_BUFFER_V_U" SOURCE="FC_Layer.cpp:442" URAM="0" VARIABLE="IACT_TEMP_BUFFER_V"/>
                <BindNode BINDTYPE="storage" BRAM="18" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="first_processing_buffer_V_U" SOURCE="FC_Layer.cpp:415" URAM="0" VARIABLE="first_processing_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="18" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="second_processing_buffer_V_U" SOURCE="FC_Layer.cpp:416" URAM="0" VARIABLE="second_processing_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="first_bit_buffer_weights_V_U" SOURCE="FC_Layer.cpp:420" URAM="0" VARIABLE="first_bit_buffer_weights_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="second_bit_buffer_weights_V_U" SOURCE="FC_Layer.cpp:421" URAM="0" VARIABLE="second_bit_buffer_weights_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_32_1_1_U589" SOURCE="" URAM="0" VARIABLE="mul2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_285_p2" SOURCE="" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_352_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_fu_297_p2" SOURCE="FC_Layer.cpp:352" URAM="0" VARIABLE="add_ln352"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_352_1" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_311_p2" SOURCE="FC_Layer.cpp:352" URAM="0" VARIABLE="i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_352_1" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_335_p2" SOURCE="FC_Layer.cpp:357" URAM="0" VARIABLE="j_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_352_1" OPTYPE="add" PRAGMA="" RTLNAME="batch_fu_341_p2" SOURCE="FC_Layer.cpp:358" URAM="0" VARIABLE="batch"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>OutputBuffer_Pipeline_VITIS_LOOP_329_1</Name>
            <Loops>
                <VITIS_LOOP_329_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_329_1>
                        <Name>VITIS_LOOP_329_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_329_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>212</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln335_fu_149_p2" SOURCE="FC_Layer.cpp:335" URAM="0" VARIABLE="add_ln335"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln640_fu_179_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_ref.h:640" URAM="0" VARIABLE="add_ln640"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>OutputBuffer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>367</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>615</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U634" SOURCE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_fu_109_p2" SOURCE="" URAM="0" VARIABLE="p_neg"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_t_fu_154_p2" SOURCE="" URAM="0" VARIABLE="p_neg_t"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LINEAR</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>207</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>288</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>80751</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>170873</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>284</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>29</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Wt_Y_c_U" SOURCE="" URAM="0" VARIABLE="Wt_Y_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="X_c_U" SOURCE="" URAM="0" VARIABLE="X_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="iacts_stream_U" SOURCE="FC_Layer.cpp:426" URAM="0" VARIABLE="iacts_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_0_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_1_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_2_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_3_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_4_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_5_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_6_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_7_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_8_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_9_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_10_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_11_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_12_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_13_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_14_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_15_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_16_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_17_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_18_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_19_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_20_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_21_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_22_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_23_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_24_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_25_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_26_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_27_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_28_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_29_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_30_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_31_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_32_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_33_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_34_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_35_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_36_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_37_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_38_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_39_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_40_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_41_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_42_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_43_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_44_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_45_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_46_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_47_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_48_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_49_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_50_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_51_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_52_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_53_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_54_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_55_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_56_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_57_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_58_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_59_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_60_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_61_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_62_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_63_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_64_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_65_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_66_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_67_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_68_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_69_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="weight_buffer_V_70_U" SOURCE="FC_Layer.cpp:411" URAM="4" VARIABLE="weight_buffer_V_70"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="iact_buffer_V_U" SOURCE="FC_Layer.cpp:422" URAM="0" VARIABLE="iact_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_0_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_1_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_2_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_3_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_4_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_5_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_6_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_7_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_8_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_9_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_10_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_11_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_12_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_13_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_14_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_15_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_16_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_17_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_18_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_19_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_20_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_21_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_22_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_23_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_24_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_25_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_26_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_27_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_28_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_29_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_30_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weights_stream_V_V_31_U" SOURCE="" URAM="0" VARIABLE="weights_stream_V_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_buf_V_U" SOURCE="FC_Layer.cpp:435" URAM="0" VARIABLE="output_buf_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ifc7_c_channel_U" SOURCE="" URAM="0" VARIABLE="ifc7_c_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="block_num_x_loc_channel_U" SOURCE="" URAM="0" VARIABLE="block_num_x_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="block_num_y_cast_loc_channel_U" SOURCE="" URAM="0" VARIABLE="block_num_y_cast_loc_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>weights_stream_V_V_0_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_1_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_2_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_3_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_4_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_5_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_6_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_7_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_8_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_9_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_10_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_11_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_12_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_13_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_14_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_15_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_16_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_17_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_18_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_19_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_20_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_21_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_22_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_23_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_24_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_25_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_26_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_27_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_28_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_29_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_30_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>weights_stream_V_V_31_U</Name>
            <ParentInst/>
            <StaticDepth>100</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>iacts_stream_U</Name>
            <ParentInst/>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="ifc1" index="0" direction="inout" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ifc1" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ifc2" index="1" direction="in" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ifc2" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ifc3" index="2" direction="in" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ifc3" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ifc4" index="3" direction="in" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ifc4" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ifc5" index="4" direction="in" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ifc5" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ifc6" index="5" direction="in" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ifc6" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ifc7" index="6" direction="inout" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ifc1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="ifc7_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ifc7_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X" index="7" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="X" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Y" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Wt_X" index="9" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Wt_X" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Wt_Y" index="10" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Wt_Y" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="11" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="bias" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="ifc1_offset_1" access="W" description="Data signal of ifc1_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc1_offset" access="W" description="Bit 31 to 0 of ifc1_offset"/>
                    </fields>
                </register>
                <register offset="0x14" name="ifc1_offset_2" access="W" description="Data signal of ifc1_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc1_offset" access="W" description="Bit 63 to 32 of ifc1_offset"/>
                    </fields>
                </register>
                <register offset="0x1c" name="ifc2_offset_1" access="W" description="Data signal of ifc2_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc2_offset" access="W" description="Bit 31 to 0 of ifc2_offset"/>
                    </fields>
                </register>
                <register offset="0x20" name="ifc2_offset_2" access="W" description="Data signal of ifc2_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc2_offset" access="W" description="Bit 63 to 32 of ifc2_offset"/>
                    </fields>
                </register>
                <register offset="0x28" name="ifc3_offset_1" access="W" description="Data signal of ifc3_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc3_offset" access="W" description="Bit 31 to 0 of ifc3_offset"/>
                    </fields>
                </register>
                <register offset="0x2c" name="ifc3_offset_2" access="W" description="Data signal of ifc3_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc3_offset" access="W" description="Bit 63 to 32 of ifc3_offset"/>
                    </fields>
                </register>
                <register offset="0x34" name="ifc4_offset_1" access="W" description="Data signal of ifc4_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc4_offset" access="W" description="Bit 31 to 0 of ifc4_offset"/>
                    </fields>
                </register>
                <register offset="0x38" name="ifc4_offset_2" access="W" description="Data signal of ifc4_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc4_offset" access="W" description="Bit 63 to 32 of ifc4_offset"/>
                    </fields>
                </register>
                <register offset="0x40" name="ifc5_offset_1" access="W" description="Data signal of ifc5_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc5_offset" access="W" description="Bit 31 to 0 of ifc5_offset"/>
                    </fields>
                </register>
                <register offset="0x44" name="ifc5_offset_2" access="W" description="Data signal of ifc5_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc5_offset" access="W" description="Bit 63 to 32 of ifc5_offset"/>
                    </fields>
                </register>
                <register offset="0x4c" name="ifc6_offset_1" access="W" description="Data signal of ifc6_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc6_offset" access="W" description="Bit 31 to 0 of ifc6_offset"/>
                    </fields>
                </register>
                <register offset="0x50" name="ifc6_offset_2" access="W" description="Data signal of ifc6_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc6_offset" access="W" description="Bit 63 to 32 of ifc6_offset"/>
                    </fields>
                </register>
                <register offset="0x58" name="ifc7_1" access="W" description="Data signal of ifc7" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc7" access="W" description="Bit 31 to 0 of ifc7"/>
                    </fields>
                </register>
                <register offset="0x5c" name="ifc7_2" access="W" description="Data signal of ifc7" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifc7" access="W" description="Bit 63 to 32 of ifc7"/>
                    </fields>
                </register>
                <register offset="0x64" name="X" access="W" description="Data signal of X" range="32">
                    <fields>
                        <field offset="0" width="32" name="X" access="W" description="Bit 31 to 0 of X"/>
                    </fields>
                </register>
                <register offset="0x6c" name="Y" access="W" description="Data signal of Y" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y" access="W" description="Bit 31 to 0 of Y"/>
                    </fields>
                </register>
                <register offset="0x74" name="Wt_X" access="W" description="Data signal of Wt_X" range="32">
                    <fields>
                        <field offset="0" width="32" name="Wt_X" access="W" description="Bit 31 to 0 of Wt_X"/>
                    </fields>
                </register>
                <register offset="0x7c" name="Wt_Y" access="W" description="Data signal of Wt_Y" range="32">
                    <fields>
                        <field offset="0" width="32" name="Wt_Y" access="W" description="Bit 31 to 0 of Wt_Y"/>
                    </fields>
                </register>
                <register offset="0x84" name="bias" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 31 to 0 of bias"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="ifc1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="ifc2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="ifc3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="ifc4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="ifc5"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="ifc6"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="ifc7"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="X"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="108" argName="Y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="116" argName="Wt_X"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="Wt_Y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="132" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_ifc1:m_axi_ifc2:m_axi_ifc3:m_axi_ifc4:m_axi_ifc5:m_axi_ifc6</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_ifc1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_ifc1_" paramPrefix="C_M_AXI_IFC1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ifc1_ARADDR</port>
                <port>m_axi_ifc1_ARBURST</port>
                <port>m_axi_ifc1_ARCACHE</port>
                <port>m_axi_ifc1_ARID</port>
                <port>m_axi_ifc1_ARLEN</port>
                <port>m_axi_ifc1_ARLOCK</port>
                <port>m_axi_ifc1_ARPROT</port>
                <port>m_axi_ifc1_ARQOS</port>
                <port>m_axi_ifc1_ARREADY</port>
                <port>m_axi_ifc1_ARREGION</port>
                <port>m_axi_ifc1_ARSIZE</port>
                <port>m_axi_ifc1_ARUSER</port>
                <port>m_axi_ifc1_ARVALID</port>
                <port>m_axi_ifc1_AWADDR</port>
                <port>m_axi_ifc1_AWBURST</port>
                <port>m_axi_ifc1_AWCACHE</port>
                <port>m_axi_ifc1_AWID</port>
                <port>m_axi_ifc1_AWLEN</port>
                <port>m_axi_ifc1_AWLOCK</port>
                <port>m_axi_ifc1_AWPROT</port>
                <port>m_axi_ifc1_AWQOS</port>
                <port>m_axi_ifc1_AWREADY</port>
                <port>m_axi_ifc1_AWREGION</port>
                <port>m_axi_ifc1_AWSIZE</port>
                <port>m_axi_ifc1_AWUSER</port>
                <port>m_axi_ifc1_AWVALID</port>
                <port>m_axi_ifc1_BID</port>
                <port>m_axi_ifc1_BREADY</port>
                <port>m_axi_ifc1_BRESP</port>
                <port>m_axi_ifc1_BUSER</port>
                <port>m_axi_ifc1_BVALID</port>
                <port>m_axi_ifc1_RDATA</port>
                <port>m_axi_ifc1_RID</port>
                <port>m_axi_ifc1_RLAST</port>
                <port>m_axi_ifc1_RREADY</port>
                <port>m_axi_ifc1_RRESP</port>
                <port>m_axi_ifc1_RUSER</port>
                <port>m_axi_ifc1_RVALID</port>
                <port>m_axi_ifc1_WDATA</port>
                <port>m_axi_ifc1_WID</port>
                <port>m_axi_ifc1_WLAST</port>
                <port>m_axi_ifc1_WREADY</port>
                <port>m_axi_ifc1_WSTRB</port>
                <port>m_axi_ifc1_WUSER</port>
                <port>m_axi_ifc1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="ifc1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="ifc1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="ifc7"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="ifc7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_ifc2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_ifc2_" paramPrefix="C_M_AXI_IFC2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ifc2_ARADDR</port>
                <port>m_axi_ifc2_ARBURST</port>
                <port>m_axi_ifc2_ARCACHE</port>
                <port>m_axi_ifc2_ARID</port>
                <port>m_axi_ifc2_ARLEN</port>
                <port>m_axi_ifc2_ARLOCK</port>
                <port>m_axi_ifc2_ARPROT</port>
                <port>m_axi_ifc2_ARQOS</port>
                <port>m_axi_ifc2_ARREADY</port>
                <port>m_axi_ifc2_ARREGION</port>
                <port>m_axi_ifc2_ARSIZE</port>
                <port>m_axi_ifc2_ARUSER</port>
                <port>m_axi_ifc2_ARVALID</port>
                <port>m_axi_ifc2_AWADDR</port>
                <port>m_axi_ifc2_AWBURST</port>
                <port>m_axi_ifc2_AWCACHE</port>
                <port>m_axi_ifc2_AWID</port>
                <port>m_axi_ifc2_AWLEN</port>
                <port>m_axi_ifc2_AWLOCK</port>
                <port>m_axi_ifc2_AWPROT</port>
                <port>m_axi_ifc2_AWQOS</port>
                <port>m_axi_ifc2_AWREADY</port>
                <port>m_axi_ifc2_AWREGION</port>
                <port>m_axi_ifc2_AWSIZE</port>
                <port>m_axi_ifc2_AWUSER</port>
                <port>m_axi_ifc2_AWVALID</port>
                <port>m_axi_ifc2_BID</port>
                <port>m_axi_ifc2_BREADY</port>
                <port>m_axi_ifc2_BRESP</port>
                <port>m_axi_ifc2_BUSER</port>
                <port>m_axi_ifc2_BVALID</port>
                <port>m_axi_ifc2_RDATA</port>
                <port>m_axi_ifc2_RID</port>
                <port>m_axi_ifc2_RLAST</port>
                <port>m_axi_ifc2_RREADY</port>
                <port>m_axi_ifc2_RRESP</port>
                <port>m_axi_ifc2_RUSER</port>
                <port>m_axi_ifc2_RVALID</port>
                <port>m_axi_ifc2_WDATA</port>
                <port>m_axi_ifc2_WID</port>
                <port>m_axi_ifc2_WLAST</port>
                <port>m_axi_ifc2_WREADY</port>
                <port>m_axi_ifc2_WSTRB</port>
                <port>m_axi_ifc2_WUSER</port>
                <port>m_axi_ifc2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="ifc2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="ifc2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_ifc3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_ifc3_" paramPrefix="C_M_AXI_IFC3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ifc3_ARADDR</port>
                <port>m_axi_ifc3_ARBURST</port>
                <port>m_axi_ifc3_ARCACHE</port>
                <port>m_axi_ifc3_ARID</port>
                <port>m_axi_ifc3_ARLEN</port>
                <port>m_axi_ifc3_ARLOCK</port>
                <port>m_axi_ifc3_ARPROT</port>
                <port>m_axi_ifc3_ARQOS</port>
                <port>m_axi_ifc3_ARREADY</port>
                <port>m_axi_ifc3_ARREGION</port>
                <port>m_axi_ifc3_ARSIZE</port>
                <port>m_axi_ifc3_ARUSER</port>
                <port>m_axi_ifc3_ARVALID</port>
                <port>m_axi_ifc3_AWADDR</port>
                <port>m_axi_ifc3_AWBURST</port>
                <port>m_axi_ifc3_AWCACHE</port>
                <port>m_axi_ifc3_AWID</port>
                <port>m_axi_ifc3_AWLEN</port>
                <port>m_axi_ifc3_AWLOCK</port>
                <port>m_axi_ifc3_AWPROT</port>
                <port>m_axi_ifc3_AWQOS</port>
                <port>m_axi_ifc3_AWREADY</port>
                <port>m_axi_ifc3_AWREGION</port>
                <port>m_axi_ifc3_AWSIZE</port>
                <port>m_axi_ifc3_AWUSER</port>
                <port>m_axi_ifc3_AWVALID</port>
                <port>m_axi_ifc3_BID</port>
                <port>m_axi_ifc3_BREADY</port>
                <port>m_axi_ifc3_BRESP</port>
                <port>m_axi_ifc3_BUSER</port>
                <port>m_axi_ifc3_BVALID</port>
                <port>m_axi_ifc3_RDATA</port>
                <port>m_axi_ifc3_RID</port>
                <port>m_axi_ifc3_RLAST</port>
                <port>m_axi_ifc3_RREADY</port>
                <port>m_axi_ifc3_RRESP</port>
                <port>m_axi_ifc3_RUSER</port>
                <port>m_axi_ifc3_RVALID</port>
                <port>m_axi_ifc3_WDATA</port>
                <port>m_axi_ifc3_WID</port>
                <port>m_axi_ifc3_WLAST</port>
                <port>m_axi_ifc3_WREADY</port>
                <port>m_axi_ifc3_WSTRB</port>
                <port>m_axi_ifc3_WUSER</port>
                <port>m_axi_ifc3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="ifc3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="ifc3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_ifc4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_ifc4_" paramPrefix="C_M_AXI_IFC4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ifc4_ARADDR</port>
                <port>m_axi_ifc4_ARBURST</port>
                <port>m_axi_ifc4_ARCACHE</port>
                <port>m_axi_ifc4_ARID</port>
                <port>m_axi_ifc4_ARLEN</port>
                <port>m_axi_ifc4_ARLOCK</port>
                <port>m_axi_ifc4_ARPROT</port>
                <port>m_axi_ifc4_ARQOS</port>
                <port>m_axi_ifc4_ARREADY</port>
                <port>m_axi_ifc4_ARREGION</port>
                <port>m_axi_ifc4_ARSIZE</port>
                <port>m_axi_ifc4_ARUSER</port>
                <port>m_axi_ifc4_ARVALID</port>
                <port>m_axi_ifc4_AWADDR</port>
                <port>m_axi_ifc4_AWBURST</port>
                <port>m_axi_ifc4_AWCACHE</port>
                <port>m_axi_ifc4_AWID</port>
                <port>m_axi_ifc4_AWLEN</port>
                <port>m_axi_ifc4_AWLOCK</port>
                <port>m_axi_ifc4_AWPROT</port>
                <port>m_axi_ifc4_AWQOS</port>
                <port>m_axi_ifc4_AWREADY</port>
                <port>m_axi_ifc4_AWREGION</port>
                <port>m_axi_ifc4_AWSIZE</port>
                <port>m_axi_ifc4_AWUSER</port>
                <port>m_axi_ifc4_AWVALID</port>
                <port>m_axi_ifc4_BID</port>
                <port>m_axi_ifc4_BREADY</port>
                <port>m_axi_ifc4_BRESP</port>
                <port>m_axi_ifc4_BUSER</port>
                <port>m_axi_ifc4_BVALID</port>
                <port>m_axi_ifc4_RDATA</port>
                <port>m_axi_ifc4_RID</port>
                <port>m_axi_ifc4_RLAST</port>
                <port>m_axi_ifc4_RREADY</port>
                <port>m_axi_ifc4_RRESP</port>
                <port>m_axi_ifc4_RUSER</port>
                <port>m_axi_ifc4_RVALID</port>
                <port>m_axi_ifc4_WDATA</port>
                <port>m_axi_ifc4_WID</port>
                <port>m_axi_ifc4_WLAST</port>
                <port>m_axi_ifc4_WREADY</port>
                <port>m_axi_ifc4_WSTRB</port>
                <port>m_axi_ifc4_WUSER</port>
                <port>m_axi_ifc4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="ifc4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="ifc4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_ifc5" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_ifc5_" paramPrefix="C_M_AXI_IFC5_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ifc5_ARADDR</port>
                <port>m_axi_ifc5_ARBURST</port>
                <port>m_axi_ifc5_ARCACHE</port>
                <port>m_axi_ifc5_ARID</port>
                <port>m_axi_ifc5_ARLEN</port>
                <port>m_axi_ifc5_ARLOCK</port>
                <port>m_axi_ifc5_ARPROT</port>
                <port>m_axi_ifc5_ARQOS</port>
                <port>m_axi_ifc5_ARREADY</port>
                <port>m_axi_ifc5_ARREGION</port>
                <port>m_axi_ifc5_ARSIZE</port>
                <port>m_axi_ifc5_ARUSER</port>
                <port>m_axi_ifc5_ARVALID</port>
                <port>m_axi_ifc5_AWADDR</port>
                <port>m_axi_ifc5_AWBURST</port>
                <port>m_axi_ifc5_AWCACHE</port>
                <port>m_axi_ifc5_AWID</port>
                <port>m_axi_ifc5_AWLEN</port>
                <port>m_axi_ifc5_AWLOCK</port>
                <port>m_axi_ifc5_AWPROT</port>
                <port>m_axi_ifc5_AWQOS</port>
                <port>m_axi_ifc5_AWREADY</port>
                <port>m_axi_ifc5_AWREGION</port>
                <port>m_axi_ifc5_AWSIZE</port>
                <port>m_axi_ifc5_AWUSER</port>
                <port>m_axi_ifc5_AWVALID</port>
                <port>m_axi_ifc5_BID</port>
                <port>m_axi_ifc5_BREADY</port>
                <port>m_axi_ifc5_BRESP</port>
                <port>m_axi_ifc5_BUSER</port>
                <port>m_axi_ifc5_BVALID</port>
                <port>m_axi_ifc5_RDATA</port>
                <port>m_axi_ifc5_RID</port>
                <port>m_axi_ifc5_RLAST</port>
                <port>m_axi_ifc5_RREADY</port>
                <port>m_axi_ifc5_RRESP</port>
                <port>m_axi_ifc5_RUSER</port>
                <port>m_axi_ifc5_RVALID</port>
                <port>m_axi_ifc5_WDATA</port>
                <port>m_axi_ifc5_WID</port>
                <port>m_axi_ifc5_WLAST</port>
                <port>m_axi_ifc5_WREADY</port>
                <port>m_axi_ifc5_WSTRB</port>
                <port>m_axi_ifc5_WUSER</port>
                <port>m_axi_ifc5_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="ifc5"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="ifc5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_ifc6" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_ifc6_" paramPrefix="C_M_AXI_IFC6_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ifc6_ARADDR</port>
                <port>m_axi_ifc6_ARBURST</port>
                <port>m_axi_ifc6_ARCACHE</port>
                <port>m_axi_ifc6_ARID</port>
                <port>m_axi_ifc6_ARLEN</port>
                <port>m_axi_ifc6_ARLOCK</port>
                <port>m_axi_ifc6_ARPROT</port>
                <port>m_axi_ifc6_ARQOS</port>
                <port>m_axi_ifc6_ARREADY</port>
                <port>m_axi_ifc6_ARREGION</port>
                <port>m_axi_ifc6_ARSIZE</port>
                <port>m_axi_ifc6_ARUSER</port>
                <port>m_axi_ifc6_ARVALID</port>
                <port>m_axi_ifc6_AWADDR</port>
                <port>m_axi_ifc6_AWBURST</port>
                <port>m_axi_ifc6_AWCACHE</port>
                <port>m_axi_ifc6_AWID</port>
                <port>m_axi_ifc6_AWLEN</port>
                <port>m_axi_ifc6_AWLOCK</port>
                <port>m_axi_ifc6_AWPROT</port>
                <port>m_axi_ifc6_AWQOS</port>
                <port>m_axi_ifc6_AWREADY</port>
                <port>m_axi_ifc6_AWREGION</port>
                <port>m_axi_ifc6_AWSIZE</port>
                <port>m_axi_ifc6_AWUSER</port>
                <port>m_axi_ifc6_AWVALID</port>
                <port>m_axi_ifc6_BID</port>
                <port>m_axi_ifc6_BREADY</port>
                <port>m_axi_ifc6_BRESP</port>
                <port>m_axi_ifc6_BUSER</port>
                <port>m_axi_ifc6_BVALID</port>
                <port>m_axi_ifc6_RDATA</port>
                <port>m_axi_ifc6_RID</port>
                <port>m_axi_ifc6_RLAST</port>
                <port>m_axi_ifc6_RREADY</port>
                <port>m_axi_ifc6_RRESP</port>
                <port>m_axi_ifc6_RUSER</port>
                <port>m_axi_ifc6_RVALID</port>
                <port>m_axi_ifc6_WDATA</port>
                <port>m_axi_ifc6_WID</port>
                <port>m_axi_ifc6_WLAST</port>
                <port>m_axi_ifc6_WREADY</port>
                <port>m_axi_ifc6_WSTRB</port>
                <port>m_axi_ifc6_WUSER</port>
                <port>m_axi_ifc6_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="ifc6"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="ifc6"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_ifc1">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                    <column name="m_axi_ifc2">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                    <column name="m_axi_ifc3">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                    <column name="m_axi_ifc4">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                    <column name="m_axi_ifc5">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                    <column name="m_axi_ifc6">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ifc1">inout, ap_uint&lt;128&gt;*</column>
                    <column name="ifc2">in, ap_uint&lt;128&gt;*</column>
                    <column name="ifc3">in, ap_uint&lt;128&gt;*</column>
                    <column name="ifc4">in, ap_uint&lt;128&gt;*</column>
                    <column name="ifc5">in, ap_uint&lt;128&gt;*</column>
                    <column name="ifc6">in, ap_uint&lt;128&gt;*</column>
                    <column name="ifc7">inout, ap_uint&lt;128&gt;*</column>
                    <column name="X">in, int</column>
                    <column name="Y">in, int</column>
                    <column name="Wt_X">in, int</column>
                    <column name="Wt_Y">in, int</column>
                    <column name="bias">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="ifc1">m_axi_ifc1, interface, , </column>
                    <column name="ifc1">s_axi_control, interface, offset, </column>
                    <column name="ifc2">m_axi_ifc2, interface, , </column>
                    <column name="ifc2">s_axi_control, interface, offset, </column>
                    <column name="ifc3">m_axi_ifc3, interface, , </column>
                    <column name="ifc3">s_axi_control, interface, offset, </column>
                    <column name="ifc4">m_axi_ifc4, interface, , </column>
                    <column name="ifc4">s_axi_control, interface, offset, </column>
                    <column name="ifc5">m_axi_ifc5, interface, , </column>
                    <column name="ifc5">s_axi_control, interface, offset, </column>
                    <column name="ifc6">m_axi_ifc6, interface, , </column>
                    <column name="ifc6">s_axi_control, interface, offset, </column>
                    <column name="ifc7">m_axi_ifc1, interface, , </column>
                    <column name="ifc7">s_axi_control ifc7_1, register, offset, offset=0x58 range=32</column>
                    <column name="ifc7">s_axi_control ifc7_2, register, offset, offset=0x5c range=32</column>
                    <column name="X">s_axi_control X, register, , offset=0x64 range=32</column>
                    <column name="Y">s_axi_control Y, register, , offset=0x6c range=32</column>
                    <column name="Wt_X">s_axi_control Wt_X, register, , offset=0x74 range=32</column>
                    <column name="Wt_Y">s_axi_control Wt_Y, register, , offset=0x7c range=32</column>
                    <column name="bias">s_axi_control bias, register, , offset=0x84 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_ifc6">VITIS_LOOP_156_9, Multiple burst reads of length 6 and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., FC_Layer.cpp:156:27</column>
                    <column name="m_axi_ifc1">VITIS_LOOP_329_1, Multiple burst writes of variable length and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., FC_Layer.cpp:329:23</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

