<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/opt/anaconda3/envs/verilog/share/verilator/include/verilated_std.sv" language="1800-2023"/>
    <file id="c" filename="/opt/anaconda3/envs/verilog/share/verilator/include/verilated_std_waiver.vlt" language="1800-2023"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="e" filename="example3.v" language="1800-2023"/>
  </files>
  <module_files>
    <file id="e" filename="example3.v" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="e,2,8,2,18" name="arithmetic" submodname="arithmetic" hier="arithmetic"/>
  </cells>
  <netlist>
    <module loc="e,2,8,2,18" name="arithmetic" origName="arithmetic">
      <var loc="e,3,21,3,22" name="a" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="a"/>
      <var loc="e,4,21,4,22" name="b" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="b"/>
      <var loc="e,5,21,5,24" name="sum" dtype_id="1" dir="output" pinIndex="3" vartype="logic" origName="sum"/>
      <var loc="e,6,21,6,25" name="diff" dtype_id="1" dir="output" pinIndex="4" vartype="logic" origName="diff"/>
      <contassign loc="e,9,15,9,16" dtype_id="1">
        <funcref loc="e,9,17,9,20" name="add" dtype_id="1">
          <arg loc="e,9,21,9,22">
            <varref loc="e,9,21,9,22" name="a" dtype_id="1"/>
          </arg>
          <arg loc="e,9,24,9,25">
            <varref loc="e,9,24,9,25" name="b" dtype_id="1"/>
          </arg>
        </funcref>
        <varref loc="e,9,10,9,13" name="sum" dtype_id="1"/>
      </contassign>
      <contassign loc="e,10,15,10,16" dtype_id="1">
        <funcref loc="e,10,17,10,20" name="sub" dtype_id="1">
          <arg loc="e,10,21,10,22">
            <varref loc="e,10,21,10,22" name="a" dtype_id="1"/>
          </arg>
          <arg loc="e,10,24,10,25">
            <varref loc="e,10,24,10,25" name="b" dtype_id="1"/>
          </arg>
        </funcref>
        <varref loc="e,10,10,10,14" name="diff" dtype_id="1"/>
      </contassign>
      <func loc="e,13,18,13,21" name="add" dtype_id="1">
        <var loc="e,13,18,13,21" name="add" dtype_id="1" dir="output" vartype="logic" origName="add"/>
        <var loc="e,14,17,14,18" name="x" dtype_id="1" dir="input" vartype="logic" origName="x"/>
        <var loc="e,14,20,14,21" name="y" dtype_id="1" dir="input" vartype="logic" origName="y"/>
        <begin loc="e,15,5,15,10">
          <assign loc="e,16,11,16,12" dtype_id="1">
            <add loc="e,16,15,16,16" dtype_id="1">
              <varref loc="e,16,13,16,14" name="x" dtype_id="1"/>
              <varref loc="e,16,17,16,18" name="y" dtype_id="1"/>
            </add>
            <varref loc="e,16,7,16,10" name="add" dtype_id="1"/>
          </assign>
        </begin>
      </func>
      <func loc="e,21,18,21,21" name="sub" dtype_id="1">
        <var loc="e,21,18,21,21" name="sub" dtype_id="1" dir="output" vartype="logic" origName="sub"/>
        <var loc="e,22,17,22,18" name="x" dtype_id="1" dir="input" vartype="logic" origName="x"/>
        <var loc="e,22,20,22,21" name="y" dtype_id="1" dir="input" vartype="logic" origName="y"/>
        <begin loc="e,23,5,23,10">
          <assign loc="e,24,11,24,12" dtype_id="1">
            <sub loc="e,24,15,24,16" dtype_id="1">
              <varref loc="e,24,13,24,14" name="x" dtype_id="1"/>
              <varref loc="e,24,17,24,18" name="y" dtype_id="1"/>
            </sub>
            <varref loc="e,24,7,24,10" name="sub" dtype_id="1"/>
          </assign>
        </begin>
      </func>
      <task loc="e,29,8,29,19" name="display_val">
        <var loc="e,30,17,30,20" name="val" dtype_id="1" dir="input" vartype="logic" origName="val"/>
        <begin loc="e,31,5,31,10">
          <display loc="e,32,7,32,15" displaytype="$display">
            <sformatf loc="e,32,7,32,15" name="Value = %0d" dtype_id="2">
              <varref loc="e,32,31,32,34" name="val" dtype_id="1"/>
            </sformatf>
          </display>
        </begin>
      </task>
    </module>
    <typetable loc="a,0,0,0,0">
      <voiddtype loc="d,54,21,54,30" id="3"/>
      <basicdtype loc="d,165,10,165,16" id="2" name="string"/>
      <basicdtype loc="e,3,15,3,16" id="1" name="logic" left="7" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
