% ---------------------------------------------------------------------
% Journal article on the hardware property checking via software netlists.
%
%   - 14 pages maximum, including everything
%   - TCAD requires 30% new content.
%   - page charges apply
% ---------------------------------------------------------------------

% For final copy to IEEE
\documentclass[journal]{IEEEtran}

% For the initial submission
%\documentclass[journal,draftclsnofoot,onecolumn]{IEEEtran}

% ---------------------------------------------------------------------
% External packages - keep these minimal!
% ---------------------------------------------------------------------
\usepackage{graphicx}
\usepackage{import}
\usepackage{times}
\usepackage{microtype}
\usepackage{inconsolata}
\usepackage{array}
\usepackage{graphicx,wrapfig}
\usepackage{cite}
\usepackage{tikz}
\usepackage{amsthm}
\usepackage{caption}
\usepackage{multirow}
\usetikzlibrary{plotmarks}
\usepackage{pgfplotstable}
\usepackage{pgfplots}
\usepackage{amsfonts}
\usepackage{amssymb}
\usepackage{amsmath}
\usepackage{stmaryrd}
%\usepackage{mathptm}
\usepackage{color}
\usepackage{listings}
\usepackage{verbatim}
%\usepackage{comment}
\usepackage{psfrag}
\usepackage{epsfig}
\usepackage{wasysym} 
%\usepackage{subfigure}
\usepackage{paralist}
\usepackage[algo2e,linesnumbered,ruled,lined]{algorithm2e}
\usepackage{hyperref}
\usepackage[subnum]{cases}
\usepackage{colortbl}
\usepackage{booktabs}
\usepackage{dcolumn}
\newcolumntype{Y}{D..{5.2}}
\newcolumntype{R}{D..{2.2}}
\newcolumntype{"}{@{\hskip\tabcolsep\vrule width 1pt\hskip\tabcolsep}}
\makeatother

\newcommand{\tool}[1]{\textsc{#1}\xspace}
\newcommand{\cbmcv}{\tool{cbmc 5.0}}
\newcommand{\symex}{\tool{path-symex}}
\newcommand{\ebmc}{\tool{ebmc}}
\newcommand{\hector}{\tool{hector}}
%\newcommand{\slec}{\tool{slec}}
\newcommand{\symexv}{\tool{path-symex 5.0}}
\newcommand{\ebmcv}{\tool{ebmc 4.2}}
%\newcommand{\hwcbmcv}{\tool{hw-cbmc 5.0}}
%\newcommand{\verifox}{\tool{verifox 0.5}}
%\newcommand{\acdcl}{\tool{acdcl}}
%\newcommand{\summarizer}{\tool{summarizer 1.0}}
%\newcommand{\v{2}c}{\tool{v2c 0.4}}
% \newcommand{\ABC}{\tool{ABC}}
\newcommand{\yosys}{Yosys 0.5}
\newcommand{\longversion}[1]{}

% Author comments to each other.
\def\comment#1{{\color{red}#1}}  % display comments/notes.

\newcommand{\Remote}[1]{}
%\newcommand{\mydef}[1]{\begin{definition}#1\end{definition}}
\theoremstyle{definition}
\newtheorem{definition}{Definition}
\newtheorem{example}{Example}
%\newtheorem{example}{Example}[section]
 
\newcommand{\rmcmt}[1]{{\color{magenta}{#1}}}%#1

\lstdefinestyle{base}{
  language=C,
  emptylines=1,
  breaklines=true,
  escapeinside={(*}{*)},
  basicstyle=\ttfamily\color{black},
  moredelim=**[is][\color{magenta}]{~}{~},
  %moredelim=**[is][\color{red}]{@}{@},
  moredelim=**[is][\color{blue}]{'}{'}
}

\lstset{basicstyle=\ttfamily}

% Use millimetres as unit of length, of course.
% ---------------------------------------------------------------------
\setlength{\unitlength}{1mm}

% ---------------------------------------------------------------------
% Any macros we define will ultimately go here. Only absolutely 
% essential macros to be used!
% ---------------------------------------------------------------------
\input{symbols}

% ---------------------------------------------------------------------
% Start of document
% ---------------------------------------------------------------------
\begin{document}

% ---------------------------------------------------------------------
% Title, authors, abstract, keywords
% ---------------------------------------------------------------------
%\title{Moving beyond Bits and Words to Software for Formal Hardware Property Verification}
%\title{Comparison of Precise and Abstraction-based Tools for RTL Verification}
\title{Exploring Formal Verification of Hardware Properties using Software Analysis Tools}

\author{Rajdeep Mukherjee, 
        Peter Schrammel,
        Daniel Kroening, 
        Tom Melham, \\
        Antoine Min{\'e} and
        Eugene Goldberg
        \thanks{R. Mukherjee, D. Kroening and T. Melham are at 
                University of Oxford, Department of Computer Science,
                Wolfson Building, Parks Road,
                Oxford, OX1 3QD, England.}
        \thanks{P. Schrammel is at School of Informatics, University of Sussex, 
                Chichester 2 2R302, Sussex, UK}
        \thanks{E. Goldberg is at Diffblue Limited, Oxford, UK}
        \thanks{A. Min{\'e} is at Engineering School, UPMC University, Paris}}
\markboth{IEEE Transactions on Computer-Aided Design of Integrated
          Circuits And Systems, Vol. XX, No. Y, Month 2004}%
         {Mukherjee et al.: Hardware Propety Verification using Software Analyzers}

% Create the title
\maketitle
% \IEEEpeerreviewmaketitle

\begin{abstract}
This paper reports on an exploration of formal verification of hardware via translation of Verilog RTL into a novel ANSI-C representation called a \textit{software netlist}. Unlike abstract software models of hardware designed for high-performance simulation, software netlists  are cycle-accurate, faithful translations of the RTL. This direct representation enables us to experiment with using software verification technologies from contemporary program analysis research for formal verification of hardware at the RTL level of abstraction.  To establish an experimental
baseline, we compare the capability and performance of both native RTL and software verification tools
that use propositional SAT/SMT solvers for bit-level analysis. We also evaluate some contemporary software verification tools that do abstraction, such as counterexample-guided abstraction refinement and classical abstract interpretation. Experiments with a range of~34 RTL benchmarks suggest that SAT-based, bit-level hardware model checkers currently outperform bit-level software analyzers. We also establish that abstract interpretation  with manual guidance is effective for finding complex bugs, as well as proving 
unbounded safety of software netlist designs generated from RTL circuits.  
\end{abstract}

\begin{IEEEkeywords}
Formal verification, Verilog RTL, ANSI-C, SAT, Abstract Interpretation, 
Symbolic Execution.
\end{IEEEkeywords}

% ---------------------------------------------------------------------
% Start of text.
% ---------------------------------------------------------------------
\input{intro}    % Motivation, vision, and contributions
\input{problem_statement}
\input{abstraction}
\input{v2c}      % The v2c tool
\input{methodology}
\input{equivalence} % Equivalence of Hardware and Software
\input{experiment}   
\input{related_work}
\input{concl}    % Conclusions

% ---------------------------------------------------------------------
% Un-numbered section of acknowledgments
% ---------------------------------------------------------------------

\section*{Acknowledgments}

% ---------------------------------------------------------------------
% Bibliography
% ---------------------------------------------------------------------

\bibliographystyle{IEEEtran}
\bibliography{biblio}

% ---------------------------------------------------------------------
% Biographies of authors.
% ---------------------------------------------------------------------

% \begin{IEEEbiography}{Rajdeep Mukherjee}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Peter Schrammel}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Tom Melham}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Daniel Kroening}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Michael Tautschnig}
% \end{IEEEbiography}

\end{document}


