#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Apr 12 00:36:36 2018
# Process ID: 2204
# Current directory: D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/MainBlockDesign_OutputGenerator_0_0_synth_1
# Command line: vivado.exe -log MainBlockDesign_OutputGenerator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainBlockDesign_OutputGenerator_0_0.tcl
# Log file: D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/MainBlockDesign_OutputGenerator_0_0_synth_1/MainBlockDesign_OutputGenerator_0_0.vds
# Journal file: D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/MainBlockDesign_OutputGenerator_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source MainBlockDesign_OutputGenerator_0_0.tcl -notrace
Command: synth_design -top MainBlockDesign_OutputGenerator_0_0 -part xc7a35tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8952 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 366.984 ; gain = 102.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MainBlockDesign_OutputGenerator_0_0' [d:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/ip/MainBlockDesign_OutputGenerator_0_0/synth/MainBlockDesign_OutputGenerator_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'OutputGenerator' [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/new/OutputGenerator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OutputGenerator' (1#1) [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/new/OutputGenerator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MainBlockDesign_OutputGenerator_0_0' (2#1) [d:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/ip/MainBlockDesign_OutputGenerator_0_0/synth/MainBlockDesign_OutputGenerator_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 420.379 ; gain = 155.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 420.379 ; gain = 155.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 420.379 ; gain = 155.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 420.379 ; gain = 155.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design MainBlockDesign_OutputGenerator_0_0 has an empty top module
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c0[3] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c0[2] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c0[1] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c0[0] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c1[3] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c1[2] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c1[1] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c1[0] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c2[3] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c2[2] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c2[1] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c2[0] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c3[3] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c3[2] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c3[1] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c3[0] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c4[3] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c4[2] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c4[1] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c4[0] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c5[3] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c5[2] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c5[1] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c5[0] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c6[3] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c6[2] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c6[1] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c6[0] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c7[3] driven by constant 1
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c7[2] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c7[1] driven by constant 0
INFO: [Synth 8-3917] design MainBlockDesign_OutputGenerator_0_0 has port c7[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 520.270 ; gain = 255.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 520.270 ; gain = 255.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 520.270 ; gain = 255.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 520.270 ; gain = 255.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 520.270 ; gain = 255.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 520.270 ; gain = 255.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 520.270 ; gain = 255.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 520.270 ; gain = 255.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 520.270 ; gain = 255.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 520.270 ; gain = 255.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 520.270 ; gain = 255.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 520.270 ; gain = 255.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 643.164 ; gain = 391.402
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/MainBlockDesign_OutputGenerator_0_0_synth_1/MainBlockDesign_OutputGenerator_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1063.613 ; gain = 420.449
INFO: [Common 17-1381] The checkpoint 'D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/MainBlockDesign_OutputGenerator_0_0_synth_1/MainBlockDesign_OutputGenerator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainBlockDesign_OutputGenerator_0_0_utilization_synth.rpt -pb MainBlockDesign_OutputGenerator_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1063.613 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 12 00:37:47 2018...
