// Seed: 4244137775
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output logic id_3
);
  assign id_0 = 1'b0;
  assign id_2 = 1'b0;
  type_8(
      1, id_1, 1, 1
  );
  assign id_2 = id_1;
  logic id_4;
endmodule
