# Traffic Light Controller (TLC) â€“ FPGA VHDL Implementation

This project implements a fully functional **Traffic Light Controller** using **VHDL** on the **LogicalStep FPGA development board**. The design features a synchronous **Moore state machine** (configurable as Mealy), pedestrian request integration, and metastability protection using synchronizers and holding registers.

## ğŸ’¡ Project Overview

This was developed for **Lab 4** of the **ECE 124: Digital Circuits and Systems** course at the **University of Waterloo**. The controller manages a 2-way intersection (North-South and East-West) with:

- Independent traffic light timing sequences
- Pedestrian crossing request buttons
- Support for ONLINE/OFFLINE operating modes
- Debounced and synchronized asynchronous inputs
- A flashing GREEN or RED phase using a `blink_sig` clock

## ğŸ§° Tools & Technologies

- **Intel Quartus Prime 18.1**
- **VHDL (Structural + Behavioral)**
- **LogicalStep FPGA board**
- **ModelSim** (for simulation)

## âš™ï¸ Features

âœ… 16-state Moore (or Mealy) state machine  
âœ… NS and EW light control via 7-segment displays  
âœ… Pedestrian crossing requests via pushbuttons  
âœ… Synchronizers and holding registers to avoid metastability  
âœ… Synchronous design using a 50 MHz global clock  
âœ… Simulation-friendly `SIM_MODE` toggle  
âœ… ONLINE/OFFLINE switch mode (SW0)

## ğŸš¦ TLC Light Mapping

Each 7-segment display uses only three segments:
- Segment A (Top) â†’ **Red**
- Segment G (Middle) â†’ **Amber**
- Segment D (Bottom) â†’ **Green**

## ğŸ”„ State Machine Design

The system cycles through 16 distinct states to simulate real-world traffic light behavior. Pedestrian inputs may cause **conditional jumps** in the sequence, but always ensure **safe AMBER transitions** before RED.

State transitions are driven by:
- `sm_clken` (Clock Enable pulse from clock generator)
- `blink_sig` (Flashing support for some states)
- NS and EW pedestrian requests (via `pb_n(0)` and `pb_n(1)`)

## ğŸ§ª Simulation Tips

- Use `.vwf` files to simulate 32 Âµs of system time  
- Test both pedestrian requests (NS at ~15.6 Âµs, EW at ~17.6 Âµs)  
- Observe behavior on `leds[7:0]` and `seg7` output

## ğŸ“ File Structure

```plaintext
â”œâ”€â”€ LogicalStep_Lab4_top.vhd         # Top-level structural VHDL file
â”œâ”€â”€ state_machine.vhd                # TLC state machine logic
â”œâ”€â”€ synchronizer.vhd                 # 2-stage input synchronizers
â”œâ”€â”€ holding_register.vhd            # Latches for pedestrian inputs
â”œâ”€â”€ segment7_mux.vhd                 # 7-segment control
â”œâ”€â”€ clock_generator.vhd              # Generates sm_clken and blink_sig
â”œâ”€â”€ pb_filters.vhd                   # Debounces pushbuttons
â”œâ”€â”€ tb_*.vwf                         # Simulation test waveforms

