#include "pch.h"

namespace IntelCPU {

InstructionBase Opcode1Arg::operator()(const InstructionOperand &op) const {
  isValidOperand(op, true);
  switch(op.getType()) {
  case REGISTER       :
  case MEMORYOPERAND  : return InstructionBuilder(*this).setMemOrRegOperand(op);
  case IMMEDIATEVALUE : return InstructionBuilder(*this).setImmediateOperand(op);
  }
  return __super::operator()(op);
}

InstructionBase Opcode1ArgNoMode::operator()(const InstructionOperand &op) const {
  isValidOperand(op,true);
  switch(op.getType()) {
  case REGISTER       : return InstructionBuilderNoMode(*this).setRegisterOperand(op.getRegister());
  case MEMORYOPERAND  : break;
  case IMMEDIATEVALUE : return InstructionBuilder(*this).setImmediateOperand(op);
  }
  throwInvalidOperandType(op,1,true);
  return __super::operator()(op);
}

InstructionBase Opcode1ArgImm8::operator()(const InstructionOperand &op) const {
  isValidOperand(op,true);
  switch(op.getType()) {
  case REGISTER       :
  case MEMORYOPERAND  : break;
  case IMMEDIATEVALUE : return InstructionBuilder(*this).setImmediateOperand(op);
  }
  throwInvalidOperandType(op,1,true);
  return __super::operator()(op);
}

#if defined(IS32BIT)
InstructionBase OpcodeIncDec::operator()(const InstructionOperand &op) const {
  if(op.isRegister() && (op.getSize() == REGSIZE_DWORD)) {
    return m_reg32Code(op);
  }
  isValidOperand(op, true);
  return __super::operator()(op);
}
#endif // IS32BIT

}; // namespace
