# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_2/zusys_auto_us_2.xci
# IP: The module: 'zusys_auto_us_2' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_2/zusys_auto_us_2_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'zusys_auto_us_2'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_2/zusys_auto_us_2_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'zusys_auto_us_2'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_2/zusys_auto_us_2.xci
# IP: The module: 'zusys_auto_us_2' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_2/zusys_auto_us_2_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'zusys_auto_us_2'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_2/zusys_auto_us_2_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'zusys_auto_us_2'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
