============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Sat Oct  8 17:30:44 2022

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project VGA_Demo.prj"
RUN-6001 WARNING: File ../../al_ip/PLL.v already exists in IP ../../al_ip/PLL.ipc, it will be removed from project.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(73)
HDL-1007 : analyze verilog file ../../source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file ../../source/rtl/Clk_div.v
HDL-1007 : analyze verilog file ../../source/rtl/Driver.v
HDL-1007 : analyze verilog file ../../source/rtl/Display.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/VGA_Demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc ../../source/sdc/VGA_Demo.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file ../../source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u1_Driver/clk driven by BUFG (24 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u1_Driver/clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 199 instances
RUN-0007 : 70 luts, 23 seqs, 57 mslices, 13 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 258 nets
RUN-1001 : 222 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     11      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     12      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   2   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 2
PHY-3001 : Initial placement ...
PHY-3001 : design contains 197 instances, 70 luts, 23 seqs, 70 slices, 13 macros(70 instances: 57 mslices 13 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 767, tnet num: 256, tinst num: 197, tnode num: 852, tedge num: 1141.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 256 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.175960s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66879.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 197.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 55738.6, overlap = 2.25
PHY-3002 : Step(2): len = 52723.6, overlap = 2.25
PHY-3002 : Step(3): len = 37850.7, overlap = 2.25
PHY-3002 : Step(4): len = 32637.5, overlap = 0
PHY-3002 : Step(5): len = 29322.6, overlap = 2.25
PHY-3002 : Step(6): len = 24733.7, overlap = 2.25
PHY-3002 : Step(7): len = 22570.7, overlap = 0
PHY-3002 : Step(8): len = 20437.6, overlap = 0
PHY-3002 : Step(9): len = 20719.7, overlap = 2.25
PHY-3002 : Step(10): len = 20355, overlap = 2.25
PHY-3002 : Step(11): len = 15123.7, overlap = 2.25
PHY-3002 : Step(12): len = 12203, overlap = 2.25
PHY-3002 : Step(13): len = 11984, overlap = 2.25
PHY-3002 : Step(14): len = 11248.5, overlap = 2.25
PHY-3002 : Step(15): len = 11061, overlap = 2.25
PHY-3002 : Step(16): len = 10838.3, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00148865
PHY-3002 : Step(17): len = 24855.4, overlap = 0
PHY-3002 : Step(18): len = 25024.3, overlap = 0
PHY-3002 : Step(19): len = 21044.5, overlap = 2.25
PHY-3002 : Step(20): len = 13565.4, overlap = 0
PHY-3002 : Step(21): len = 13383.8, overlap = 0
PHY-3002 : Step(22): len = 12268, overlap = 2.25
PHY-3002 : Step(23): len = 12240.3, overlap = 2.25
PHY-3002 : Step(24): len = 12519.6, overlap = 0
PHY-3002 : Step(25): len = 11078.6, overlap = 0
PHY-3002 : Step(26): len = 11125.9, overlap = 0
PHY-3002 : Step(27): len = 11173.1, overlap = 0
PHY-3002 : Step(28): len = 10970.5, overlap = 0
PHY-3002 : Step(29): len = 10879.5, overlap = 0
PHY-3002 : Step(30): len = 10886.4, overlap = 0
PHY-3002 : Step(31): len = 10621.8, overlap = 0
PHY-3002 : Step(32): len = 10484.6, overlap = 0
PHY-3002 : Step(33): len = 10261.6, overlap = 0
PHY-3002 : Step(34): len = 10080.4, overlap = 0
PHY-3002 : Step(35): len = 10060.6, overlap = 0
PHY-3002 : Step(36): len = 10145.8, overlap = 0
PHY-3002 : Step(37): len = 10152.5, overlap = 0
PHY-3002 : Step(38): len = 10143.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005127s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 256 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(39): len = 10896.4, overlap = 1.5
PHY-3002 : Step(40): len = 10662.5, overlap = 1.25
PHY-3002 : Step(41): len = 10401.7, overlap = 1
PHY-3002 : Step(42): len = 10249.1, overlap = 1.25
PHY-3002 : Step(43): len = 10291.4, overlap = 1.25
PHY-3002 : Step(44): len = 10188.8, overlap = 2.53125
PHY-3002 : Step(45): len = 10084, overlap = 6.34375
PHY-3002 : Step(46): len = 9659.9, overlap = 9.9375
PHY-3002 : Step(47): len = 9331.5, overlap = 10.9375
PHY-3002 : Step(48): len = 9124, overlap = 14.4375
PHY-3002 : Step(49): len = 9025.4, overlap = 15.9375
PHY-3002 : Step(50): len = 8796, overlap = 14.625
PHY-3002 : Step(51): len = 8712.9, overlap = 14.125
PHY-3002 : Step(52): len = 8716, overlap = 14.125
PHY-3002 : Step(53): len = 8653.3, overlap = 15
PHY-3002 : Step(54): len = 8654.4, overlap = 15
PHY-3002 : Step(55): len = 8627.7, overlap = 14.6875
PHY-3002 : Step(56): len = 8608.8, overlap = 15.4688
PHY-3002 : Step(57): len = 8491.3, overlap = 15.5
PHY-3002 : Step(58): len = 8483.2, overlap = 16.1875
PHY-3002 : Step(59): len = 8475.2, overlap = 17.2188
PHY-3002 : Step(60): len = 8360.6, overlap = 17.9375
PHY-3002 : Step(61): len = 8313.8, overlap = 17.9375
PHY-3002 : Step(62): len = 8263.3, overlap = 16.375
PHY-3002 : Step(63): len = 8263.3, overlap = 16.375
PHY-3002 : Step(64): len = 8202.4, overlap = 15.875
PHY-3002 : Step(65): len = 8202.4, overlap = 15.875
PHY-3002 : Step(66): len = 8186.3, overlap = 16.125
PHY-3002 : Step(67): len = 8191.8, overlap = 16.125
PHY-3002 : Step(68): len = 8191.8, overlap = 16.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 256 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003522s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.89519e-06
PHY-3002 : Step(69): len = 8526.2, overlap = 24.6875
PHY-3002 : Step(70): len = 8526.2, overlap = 24.6875
PHY-3002 : Step(71): len = 8509.8, overlap = 23.8125
PHY-3002 : Step(72): len = 8509.8, overlap = 23.8125
PHY-3002 : Step(73): len = 8543, overlap = 23.1875
PHY-3002 : Step(74): len = 8543, overlap = 23.1875
PHY-3002 : Step(75): len = 8596.8, overlap = 23.1875
PHY-3002 : Step(76): len = 8596.8, overlap = 23.1875
PHY-3002 : Step(77): len = 8587.2, overlap = 22.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17904e-05
PHY-3002 : Step(78): len = 8853.5, overlap = 21.375
PHY-3002 : Step(79): len = 8853.5, overlap = 21.375
PHY-3002 : Step(80): len = 8797.7, overlap = 21.3125
PHY-3002 : Step(81): len = 8797.7, overlap = 21.3125
PHY-3002 : Step(82): len = 8810.8, overlap = 21.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.35808e-05
PHY-3002 : Step(83): len = 9111.4, overlap = 20.75
PHY-3002 : Step(84): len = 9132.4, overlap = 20.75
PHY-3002 : Step(85): len = 9203.5, overlap = 12.3438
PHY-3002 : Step(86): len = 9212, overlap = 12.2812
PHY-3002 : Step(87): len = 9193, overlap = 10.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 767, tnet num: 256, tinst num: 197, tnode num: 852, tedge num: 1141.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 19.22 peak overflow 2.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/258.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9648, over cnt = 15(0%), over = 43, worst = 10
PHY-1001 : End global iterations;  0.017310s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.3%)

PHY-1001 : Congestion index: top1 = 11.24, top5 = 4.11, top10 = 2.09, top15 = 1.39.
PHY-1001 : End incremental global routing;  0.075275s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (103.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 256 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003442s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.080736s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (96.8%)

OPT-1001 : Current memory(MB): used = 131, reserve = 104, peak = 131.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 149/258.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9648, over cnt = 15(0%), over = 43, worst = 10
PHY-1002 : len = 10064, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 10176, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017910s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (349.0%)

PHY-1001 : Congestion index: top1 = 11.28, top5 = 4.35, top10 = 2.23, top15 = 1.49.
OPT-1001 : End congestion update;  0.062448s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (175.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 256 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002329s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.064861s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (168.6%)

OPT-1001 : Current memory(MB): used = 131, reserve = 104, peak = 131.
OPT-1001 : End physical optimization;  0.328959s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (118.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 70 LUT to BLE ...
SYN-4008 : Packed 70 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 7 remaining SEQ's ...
SYN-4005 : Packed 7 SEQ with LUT/SLICE
SYN-4006 : 51 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 70/176 primitive instances ...
PHY-3001 : End packing;  0.005039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 144 instances
RUN-1001 : 57 mslices, 51 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 242 nets
RUN-1001 : 206 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 142 instances, 108 slices, 13 macros(70 instances: 57 mslices 13 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 9214.2, Over = 11.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 707, tnet num: 240, tinst num: 142, tnode num: 764, tedge num: 1064.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.184571s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (93.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.75954e-05
PHY-3002 : Step(88): len = 9140.4, overlap = 11
PHY-3002 : Step(89): len = 9140.4, overlap = 11
PHY-3002 : Step(90): len = 9054, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.51908e-05
PHY-3002 : Step(91): len = 9158.3, overlap = 10.75
PHY-3002 : Step(92): len = 9158.3, overlap = 10.75
PHY-3002 : Step(93): len = 9157.1, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03816e-05
PHY-3002 : Step(94): len = 9289.7, overlap = 9.75
PHY-3002 : Step(95): len = 9289.7, overlap = 9.75
PHY-3002 : Step(96): len = 9279.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019693s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (238.0%)

PHY-3001 : Trial Legalized: Len = 10521.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(97): len = 9685.1, overlap = 1.75
PHY-3002 : Step(98): len = 9628.4, overlap = 2.25
PHY-3002 : Step(99): len = 9579.5, overlap = 2.25
PHY-3002 : Step(100): len = 9579.5, overlap = 2
PHY-3002 : Step(101): len = 9579.5, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004960s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10089.2, Over = 0
PHY-3001 : End spreading;  0.002092s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (747.0%)

PHY-3001 : Final: Len = 10089.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 707, tnet num: 240, tinst num: 142, tnode num: 764, tedge num: 1064.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11/242.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10656, over cnt = 13(0%), over = 18, worst = 3
PHY-1002 : len = 10768, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026712s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.0%)

PHY-1001 : Congestion index: top1 = 12.35, top5 = 4.63, top10 = 2.38, top15 = 1.59.
PHY-1001 : End incremental global routing;  0.068803s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003001s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.073786s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.9%)

OPT-1001 : Current memory(MB): used = 132, reserve = 105, peak = 134.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 174/242.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001546s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.35, top5 = 4.63, top10 = 2.38, top15 = 1.59.
OPT-1001 : End congestion update;  0.044626s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001953s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (800.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.046645s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.5%)

OPT-1001 : Current memory(MB): used = 132, reserve = 105, peak = 134.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001531s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 174/242.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001156s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.35, top5 = 4.63, top10 = 2.38, top15 = 1.59.
PHY-1001 : End incremental global routing;  0.040070s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002847s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 174/242.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001104s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.35, top5 = 4.63, top10 = 2.38, top15 = 1.59.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002410s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 11.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.380451s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.6%)

RUN-1003 : finish command "place" in  2.648436s wall, 3.000000s user + 1.984375s system = 4.984375s CPU (188.2%)

RUN-1004 : used memory is 127 MB, reserved memory is 100 MB, peak memory is 134 MB
RUN-1002 : start command "export_db VGA_Demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 144 instances
RUN-1001 : 57 mslices, 51 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 242 nets
RUN-1001 : 206 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 707, tnet num: 240, tinst num: 142, tnode num: 764, tedge num: 1064.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 57 mslices, 51 lslices, 30 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10640, over cnt = 13(0%), over = 17, worst = 3
PHY-1002 : len = 10728, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026676s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.37, top5 = 4.64, top10 = 2.37, top15 = 1.59.
PHY-1001 : End global routing;  0.065430s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 149, reserve = 122, peak = 151.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u1_Driver/clk will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Current memory(MB): used = 412, reserve = 389, peak = 412.
PHY-1001 : End build detailed router design. 3.911920s wall, 3.859375s user + 0.046875s system = 3.906250s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 2376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.316984s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.6%)

PHY-1001 : Current memory(MB): used = 444, reserve = 422, peak = 444.
PHY-1001 : End phase 1; 0.322129s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (97.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Patch 89 net; 0.222386s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.4%)

PHY-1022 : len = 16712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Current memory(MB): used = 444, reserve = 422, peak = 444.
PHY-1001 : End initial routed; 0.311051s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (110.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/153(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.182268s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.9%)

PHY-1001 : Current memory(MB): used = 444, reserve = 422, peak = 444.
PHY-1001 : End phase 2; 0.493383s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (107.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 16712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.003619s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/153(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.175742s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.025441s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.8%)

PHY-1001 : Current memory(MB): used = 451, reserve = 429, peak = 451.
PHY-1001 : End phase 3; 0.204948s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.1%)

PHY-1003 : Routed, final wirelength = 16712
PHY-1001 : Current memory(MB): used = 451, reserve = 429, peak = 451.
PHY-1001 : End export database. 0.005008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.161847s wall, 5.125000s user + 0.046875s system = 5.171875s CPU (100.2%)

RUN-1003 : finish command "route" in  5.471253s wall, 5.421875s user + 0.046875s system = 5.468750s CPU (100.0%)

RUN-1004 : used memory is 414 MB, reserved memory is 390 MB, peak memory is 451 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo Device: EG4S20BG256***

IO Statistics
#IO                        30
  #input                    2
  #output                  28
  #inout                    0

Utilization Statistics
#lut                      210   out of  19600    1.07%
#reg                       23   out of  19600    0.12%
#le                       210
  #lut only               187   out of    210   89.05%
  #reg only                 0   out of    210    0.00%
  #lut&reg                 23   out of    210   10.95%
#dsp                        1   out of     29    3.45%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u0_PLL/uut/clk0_buf    GCLK               pll                u0_PLL/uut/pll_inst.clkc0    13
#2        clk_24m_dup_1          GeneralRouting     io                 clk_24m_syn_2.di             1


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  clk_24m       INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   rst_n        INPUT        G11        LVCMOS25          N/A          PULLUP      NONE    
  vga_b[7]     OUTPUT         C1        LVCMOS25           8            NONE       NONE    
  vga_b[6]     OUTPUT         D1        LVCMOS25           8            NONE       NONE    
  vga_b[5]     OUTPUT         E2        LVCMOS25           8            NONE       NONE    
  vga_b[4]     OUTPUT         G3        LVCMOS25           8            NONE       NONE    
  vga_b[3]     OUTPUT         E1        LVCMOS25           8            NONE       NONE    
  vga_b[2]     OUTPUT         F2        LVCMOS25           8            NONE       NONE    
  vga_b[1]     OUTPUT         F1        LVCMOS25           8            NONE       NONE    
  vga_b[0]     OUTPUT         G1        LVCMOS25           8            NONE       NONE    
  vga_clk      OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_de      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
  vga_g[7]     OUTPUT         H5        LVCMOS25           8            NONE       NONE    
  vga_g[6]     OUTPUT         H1        LVCMOS25           8            NONE       NONE    
  vga_g[5]     OUTPUT         J6        LVCMOS25           8            NONE       NONE    
  vga_g[4]     OUTPUT         H3        LVCMOS25           8            NONE       NONE    
  vga_g[3]     OUTPUT         J1        LVCMOS25           8            NONE       NONE    
  vga_g[2]     OUTPUT         K1        LVCMOS25           8            NONE       NONE    
  vga_g[1]     OUTPUT         K2        LVCMOS25           8            NONE       NONE    
  vga_g[0]     OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hs      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
  vga_r[7]     OUTPUT         K6        LVCMOS25           8            NONE       NONE    
  vga_r[6]     OUTPUT         K3        LVCMOS25           8            NONE       NONE    
  vga_r[5]     OUTPUT         K5        LVCMOS25           8            NONE       NONE    
  vga_r[4]     OUTPUT         L4        LVCMOS25           8            NONE       NONE    
  vga_r[3]     OUTPUT         M1        LVCMOS25           8            NONE       NONE    
  vga_r[2]     OUTPUT         M2        LVCMOS25           8            NONE       NONE    
  vga_r[1]     OUTPUT         L3        LVCMOS25           8            NONE       NONE    
  vga_r[0]     OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vs      OUTPUT         J4        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------+
|Instance     |Module   |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------+
|top          |VGA_Demo |210    |140     |70      |23      |0       |1       |
|  u0_PLL     |Clk_div  |1      |1       |0       |0       |0       |0       |
|    uut      |PLL      |1      |1       |0       |0       |0       |0       |
|  u1_Driver  |Driver   |160    |90      |70      |22      |0       |0       |
|  u2_Display |Display  |25     |25      |0       |1       |0       |1       |
+----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       175   
    #2         2        4    
    #3        5-10      25   
    #4       11-50      4    
  Average     2.02           

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 707, tnet num: 240, tinst num: 142, tnode num: 764, tedge num: 1064.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 2 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		u1_Driver/clk
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "export_bid VGA_Demo_inst.bid"
RUN-1002 : start command "bitgen -bit VGA_Demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 142
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 242, pip num: 1420
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 309 valid insts, and 4977 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit" in  1.141419s wall, 3.453125s user + 0.031250s system = 3.484375s CPU (305.3%)

RUN-1004 : used memory is 421 MB, reserved memory is 398 MB, peak memory is 568 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_173044.log"
