// Seed: 69953268
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  type_6(
      1'b0, 1, 1
  );
  always @(1) begin
    SystemTFIdentifier(id_1, 1'h0, 1);
  end
endmodule
