Hi there

- I’m currently working on UVM-Based Function of PCIe PHY Layer
- I’m currently learning Functional Verification
- How to reach me: s-marwan.eid@zewailcity.edu.eg
- Skills:  
      1) Verification Basics: Testing Concepts - Verification Flow - Verification Planning  
      2) SystemVerilog: Data Types - Process Blocks - Hierarchical Structures - Compiler Directives - Scheduling Semantics - Assignments - Classes - OOP - Randomization - Coverage - SVA  
      3) UVM: Phasing - Base Classes - Factory - Resources, Configurations - TLM - Sequences, Sequencers - Drivers, Monitors - Components - Full Environment  
