# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do compile.do
# UVMF_VIP_LIBRARY_HOME = D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip
# UVMF_PROJECT_DIR = D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:50 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/../../../../hdl/AND-Gate.v 
# -- Compiling module and_gate
# 
# Top level modules:
# 	and_gate
# End time: 17:10:50 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:50 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg" -F C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/uvmf_base_pkg_filelist_hdl.f 
# -- Compiling package uvmf_base_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 17:10:50 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:50 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg" -F C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/uvmf_base_pkg_filelist_hvl.f 
# -- Compiling package uvmf_base_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvmf_base_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 17:10:50 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:50 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg" -F D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/AND_inputs_filelist_hdl.f 
# -- Compiling package AND_inputs_pkg_hdl
# -- Importing package uvmf_base_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 17:10:50 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:50 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg" -F D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/AND_inputs_filelist_hvl.f 
# -- Compiling package AND_inputs_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package uvmf_base_pkg
# -- Importing package AND_inputs_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 17:10:51 on May 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:51 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg" -F D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/AND_inputs_filelist_xrtl.f 
# -- Compiling package AND_inputs_if_sv_unit
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package AND_inputs_pkg_hdl
# -- Compiling interface AND_inputs_if
# -- Compiling package AND_inputs_monitor_bfm_sv_unit
# -- Compiling interface AND_inputs_monitor_bfm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AND_inputs_pkg
# -- Importing package uvmf_base_pkg
# -- Compiling package AND_inputs_driver_bfm_sv_unit
# -- Compiling interface AND_inputs_driver_bfm
# 
# Top level modules:
# 	--none--
# End time: 17:10:51 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:51 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_output_pkg" -F D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_output_pkg/AND_output_filelist_hdl.f 
# -- Compiling package AND_output_pkg_hdl
# -- Importing package uvmf_base_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 17:10:51 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:51 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_output_pkg" -F D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_output_pkg/AND_output_filelist_hvl.f 
# -- Compiling package AND_output_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package uvmf_base_pkg
# -- Importing package AND_output_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 17:10:52 on May 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:52 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_output_pkg" -F D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_output_pkg/AND_output_filelist_xrtl.f 
# -- Compiling package AND_output_if_sv_unit
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package AND_output_pkg_hdl
# -- Compiling interface AND_output_if
# -- Compiling package AND_output_monitor_bfm_sv_unit
# -- Compiling interface AND_output_monitor_bfm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AND_output_pkg
# -- Importing package uvmf_base_pkg
# -- Compiling package AND_output_driver_bfm_sv_unit
# -- Compiling interface AND_output_driver_bfm
# 
# Top level modules:
# 	--none--
# End time: 17:10:52 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:52 on May 22,2024
# vlog -reportprogress 300 -timescale 1ps/1ps "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg" D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/AND_env_pkg.sv 
# -- Compiling package AND_env_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/AND_env_pkg.sv(24): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package AND_inputs_pkg
# -- Importing package AND_inputs_pkg_hdl
# -- Importing package AND_output_pkg
# -- Importing package AND_output_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 17:10:53 on May 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:53 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/parameters" D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/parameters/AND_parameters_pkg.sv 
# -- Compiling package AND_parameters_pkg
# -- Importing package uvmf_base_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 17:10:53 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:53 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/sequences" D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/sequences/AND_sequences_pkg.sv 
# -- Compiling package AND_sequences_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package AND_inputs_pkg
# -- Importing package AND_inputs_pkg_hdl
# -- Importing package AND_output_pkg
# -- Importing package AND_output_pkg_hdl
# -- Importing package AND_parameters_pkg
# -- Importing package AND_env_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:10:53 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:53 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/tests" D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/tests/AND_tests_pkg.sv 
# -- Compiling package AND_tests_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package AND_parameters_pkg
# -- Importing package AND_env_pkg
# -- Importing package AND_inputs_pkg
# -- Importing package AND_inputs_pkg_hdl
# -- Importing package AND_output_pkg
# -- Importing package AND_output_pkg_hdl
# -- Importing package AND_sequences_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:10:53 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:53 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench" -F D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/top_filelist_hdl.f 
# -- Compiling module hdl_top
# -- Importing package AND_parameters_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	hdl_top
# End time: 17:10:54 on May 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:54 on May 22,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench" -F D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/top_filelist_hvl.f 
# -- Compiling module hvl_top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AND_tests_pkg
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package AND_parameters_pkg
# -- Importing package AND_env_pkg
# -- Importing package AND_inputs_pkg
# -- Importing package AND_inputs_pkg_hdl
# -- Importing package AND_output_pkg
# -- Importing package AND_output_pkg_hdl
# -- Importing package AND_sequences_pkg
# 
# Top level modules:
# 	hvl_top
# End time: 17:10:54 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:54 on May 22,2024
# vopt -reportprogress 300 hvl_top hdl_top -o optimized_batch_top_tb 
# 
# Top level modules:
# 	hvl_top
# 	hdl_top
# 
# Analyzing design...
# -- Loading module hvl_top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AND_tests_pkg
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package AND_parameters_pkg
# -- Importing package AND_env_pkg
# -- Importing package AND_inputs_pkg
# -- Importing package AND_inputs_pkg_hdl
# -- Importing package AND_output_pkg
# -- Importing package AND_output_pkg_hdl
# -- Importing package AND_sequences_pkg
# -- Loading module hdl_top
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface AND_inputs_if
# -- Loading interface AND_output_if
# -- Loading interface AND_inputs_monitor_bfm
# -- Loading interface AND_inputs_driver_bfm
# -- Loading interface AND_output_monitor_bfm
# -- Loading interface AND_output_driver_bfm
# -- Loading module and_gate
# Optimizing 32 design-units (inlining 3/8 module instances):
# -- Optimizing package uvmf_base_pkg_hdl(fast)
# -- Optimizing package AND_parameters_pkg(fast)
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AND_inputs_pkg_hdl(fast)
# -- Optimizing package AND_inputs_if_sv_unit(fast)
# -- Optimizing package AND_output_pkg_hdl(fast)
# -- Optimizing package AND_output_if_sv_unit(fast)
# -- Optimizing package AND_inputs_monitor_bfm_sv_unit(fast)
# -- Optimizing package uvmf_base_pkg(fast)
# -- Optimizing package AND_inputs_pkg(fast)
# -- Optimizing package AND_inputs_driver_bfm_sv_unit(fast)
# -- Optimizing package AND_output_monitor_bfm_sv_unit(fast)
# -- Optimizing package AND_output_pkg(fast)
# -- Optimizing package AND_output_driver_bfm_sv_unit(fast)
# -- Optimizing package AND_env_pkg(fast)
# -- Optimizing package AND_sequences_pkg(fast)
# -- Optimizing package AND_tests_pkg(fast)
# -- Optimizing interface AND_inputs_driver_bfm(fast__1)
# -- Inlining interface AND_inputs_if(fast__1)
# -- Inlining interface AND_output_if(fast__1)
# -- Inlining module and_gate(fast)
# -- Optimizing module hdl_top(fast)
# ** Warning: D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/hdl_top.sv(62): (vopt-2685) [TFMPC] - Too few port connections for 'AND_inputs_agent_bus'.  Expected 4, found 2.
# ** Warning: D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/hdl_top.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'b'.
# ** Warning: D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/hdl_top.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'a'.
# ** Warning: D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/hdl_top.sv(67): (vopt-2685) [TFMPC] - Too few port connections for 'AND_output_agent_bus'.  Expected 3, found 2.
# ** Warning: D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/hdl_top.sv(67): (vopt-2718) [TFMPC] - Missing connection for port 'y'.
# -- Optimizing interface AND_inputs_monitor_bfm(fast__1)
# -- Optimizing interface AND_output_monitor_bfm(fast__1)
# -- Optimizing module hvl_top(fast)
# -- Optimizing interface AND_output_driver_bfm(fast)
# -- Optimizing interface AND_output_monitor_bfm(fast)
# -- Optimizing interface AND_inputs_driver_bfm(fast)
# -- Optimizing interface AND_inputs_monitor_bfm(fast)
# -- Optimizing interface AND_output_if(fast)
# -- Optimizing interface AND_inputs_if(fast)
# Optimized design name is optimized_batch_top_tb
# End time: 17:10:56 on May 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 5
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 17:10:56 on May 22,2024
# vopt -reportprogress 300 "+acc" hvl_top hdl_top -o optimized_debug_top_tb 
# 
# Top level modules:
# 	hvl_top
# 	hdl_top
# 
# Analyzing design...
# -- Loading module hvl_top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package AND_tests_pkg
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package AND_parameters_pkg
# -- Importing package AND_env_pkg
# -- Importing package AND_inputs_pkg
# -- Importing package AND_inputs_pkg_hdl
# -- Importing package AND_output_pkg
# -- Importing package AND_output_pkg_hdl
# -- Importing package AND_sequences_pkg
# -- Loading module hdl_top
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface AND_inputs_if
# -- Loading interface AND_output_if
# -- Loading interface AND_inputs_monitor_bfm
# -- Loading interface AND_inputs_driver_bfm
# -- Loading interface AND_output_monitor_bfm
# -- Loading interface AND_output_driver_bfm
# -- Loading module and_gate
# Optimizing 32 design-units (inlining 0/8 module instances):
# -- Optimizing package uvmf_base_pkg_hdl(fast)
# -- Optimizing package AND_parameters_pkg(fast)
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package AND_inputs_pkg_hdl(fast)
# -- Optimizing package AND_inputs_if_sv_unit(fast)
# -- Optimizing package AND_output_pkg_hdl(fast)
# -- Optimizing package AND_output_if_sv_unit(fast)
# -- Optimizing package AND_inputs_monitor_bfm_sv_unit(fast)
# -- Optimizing package uvmf_base_pkg(fast)
# -- Optimizing package AND_inputs_pkg(fast)
# -- Optimizing package AND_inputs_driver_bfm_sv_unit(fast)
# -- Optimizing package AND_output_monitor_bfm_sv_unit(fast)
# -- Optimizing package AND_output_pkg(fast)
# -- Optimizing package AND_output_driver_bfm_sv_unit(fast)
# -- Optimizing package AND_env_pkg(fast)
# -- Optimizing package AND_sequences_pkg(fast)
# -- Optimizing package AND_tests_pkg(fast)
# -- Optimizing interface AND_inputs_driver_bfm(fast__1)
# -- Optimizing interface AND_inputs_monitor_bfm(fast__1)
# -- Optimizing interface AND_output_monitor_bfm(fast__1)
# -- Optimizing module hdl_top(fast)
# ** Warning: D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/hdl_top.sv(62): (vopt-2685) [TFMPC] - Too few port connections for 'AND_inputs_agent_bus'.  Expected 4, found 2.
# ** Warning: D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/hdl_top.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'b'.
# ** Warning: D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/hdl_top.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'a'.
# ** Warning: D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/hdl_top.sv(67): (vopt-2685) [TFMPC] - Too few port connections for 'AND_output_agent_bus'.  Expected 3, found 2.
# ** Warning: D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/tb/testbench/hdl_top.sv(67): (vopt-2718) [TFMPC] - Missing connection for port 'y'.
# -- Optimizing module and_gate(fast)
# -- Optimizing interface AND_inputs_if(fast__1)
# -- Optimizing interface AND_output_if(fast__1)
# -- Optimizing module hvl_top(fast)
# -- Optimizing interface AND_output_driver_bfm(fast)
# -- Optimizing interface AND_output_monitor_bfm(fast)
# -- Optimizing interface AND_inputs_driver_bfm(fast)
# -- Optimizing interface AND_inputs_monitor_bfm(fast)
# -- Optimizing interface AND_output_if(fast)
# -- Optimizing interface AND_inputs_if(fast)
# Optimized design name is optimized_debug_top_tb
# End time: 17:10:58 on May 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 5
#  do run.do
# vsim -i -sv_seed random "+UVM_TESTNAME=test_top" "+UVM_VERBOSITY=UVM_HIGH" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -uvmcontrol=all -msgmode both -classdebug -assertdebug "+uvm_set_config_int=*,enable_transaction_viewing,1" -do " set NoQuitOnFinish 1; onbreak {resume}; run 0; do wave.do; set PrefSource(OpenOnBreak) 0; radix hex showbase; " optimized_debug_top_tb 
# Start time: 17:10:59 on May 22,2024
# Loading sv_std.std
# Loading work.AND_output_driver_bfm(fast)
# Loading work.AND_output_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.AND_output_pkg_hdl(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.AND_output_pkg(fast)
# Loading work.AND_inputs_driver_bfm(fast)
# Loading work.AND_inputs_monitor_bfm(fast)
# Loading work.AND_inputs_pkg_hdl(fast)
# Loading work.AND_inputs_pkg(fast)
# Loading work.AND_env_pkg(fast)
# Loading work.AND_parameters_pkg(fast)
# Loading work.AND_sequences_pkg(fast)
# Loading work.AND_tests_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.AND_inputs_if_sv_unit(fast)
# Loading work.AND_inputs_if(fast__1)
# Loading work.AND_output_if_sv_unit(fast)
# Loading work.AND_output_if(fast__1)
# Loading work.AND_inputs_monitor_bfm_sv_unit(fast)
# Loading work.AND_inputs_monitor_bfm(fast__1)
# Loading work.AND_output_monitor_bfm_sv_unit(fast)
# Loading work.AND_output_monitor_bfm(fast__1)
# Loading work.AND_inputs_driver_bfm_sv_unit(fast)
# Loading work.AND_inputs_driver_bfm(fast__1)
# Loading work.and_gate(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# Sv_Seed = 3793825933
#  set NoQuitOnFinish 1
# 1
#  onbreak {resume}
#  run 0
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.4
# //  (C) 2013-2023 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0.000ns: reporter [RNTST] Running test test_top...
# UVM_INFO @ 0.000ns: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,enable_transaction_viewing,1
# UVM_WARNING D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_env_configuration.svh(61) @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(71) @ 0.000ns: uvm_test_top.environment.AND_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 71 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   AND_bench_sequence_base
#   AND_env_configuration
#   AND_environment
#   example_derived_test
#   example_derived_test_sequence
#   questa_uvm_recorder
#   register_test
#   register_test_sequence
#   test_top
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO @ 0.000ns: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                            Type                                  Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                    test_top                              -     @477 
#   environment                   AND_environment                       -     @500 
#     AND_inputs_agent            uvm_agent                             -     @525 
#       AND_inputs_agent_driver   uvm_driver #(REQ,RSP)                 -     @807 
#         rsp_port                uvm_analysis_port                     -     @822 
#           recording_detail      integral                              32    'd1  
#         seq_item_port           uvm_seq_item_pull_port                -     @814 
#           recording_detail      integral                              32    'd1  
#         recording_detail        integral                              32    'd1  
#       AND_inputs_agent_monitor  uvm_monitor                           -     @680 
#         monitored_ap            uvm_analysis_port                     -     @830 
#           recording_detail      integral                              32    'd1  
#         recording_detail        integral                              32    'd1  
#       monitored_ap              uvm_analysis_port                     -     @687 
#         recording_detail        integral                              32    'd1  
#       sequencer                 uvm_sequencer                         -     @695 
#         rsp_export              uvm_analysis_export                   -     @702 
#           recording_detail      integral                              32    'd1  
#         seq_item_export         uvm_seq_item_pull_imp                 -     @796 
#           recording_detail      integral                              32    'd1  
#         recording_detail        integral                              32    'd1  
#         arbitration_queue       array                                 0     -    
#         lock_queue              array                                 0     -    
#         num_last_reqs           integral                              32    'd1  
#         num_last_rsps           integral                              32    'd1  
#       recording_detail          integral                              32    'd1  
#     AND_output_agent            uvm_agent                             -     @532 
#       AND_output_agent_monitor  uvm_monitor                           -     @845 
#         monitored_ap            uvm_analysis_port                     -     @860 
#           recording_detail      integral                              32    'd1  
#         recording_detail        integral                              32    'd1  
#       monitored_ap              uvm_analysis_port                     -     @852 
#         recording_detail        integral                              32    'd1  
#       recording_detail          integral                              32    'd1  
#     AND_pred                    uvm_component                         -     @539 
#       AND_inputs_agent_ae       uvm_analysis_imp_AND_inputs_agent_ae  -     @868 
#         recording_detail        integral                              32    'd1  
#       AND_sb_ap                 uvm_analysis_port                     -     @876 
#         recording_detail        integral                              32    'd1  
#       recording_detail          integral                              32    'd1  
#     AND_sb                      uvm_scoreboard                        -     @546 
#       actual_analysis_export    uvm_analysis_imp_actual               -     @561 
#         recording_detail        integral                              32    'd1  
#       expected_analysis_export  uvm_analysis_imp_expected             -     @553 
#         recording_detail        integral                              32    'd1  
#       recording_detail          integral                              32    'd1  
#     vsqr                        uvm_sequencer                         -     @569 
#       rsp_export                uvm_analysis_export                   -     @576 
#         recording_detail        integral                              32    'd1  
#       seq_item_export           uvm_seq_item_pull_imp                 -     @670 
#         recording_detail        integral                              32    'd1  
#       recording_detail          integral                              32    'd1  
#       arbitration_queue         array                                 0     -    
#       lock_queue                array                                 0     -    
#       num_last_reqs             integral                              32    'd1  
#       num_last_rsps             integral                              32    'd1  
#     recording_detail            integral                              32    'd1  
#   recording_detail              integral                              32    'd1  
# ---------------------------------------------------------------------------------
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(339) @ 0.000ns: reporter [Questa UVM] End Of Elaboration
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_test_base.svh(123) @ 0.000ns: uvm_test_top [CFG] 
# 
# 
#  do wave.do
#  set PrefSource(OpenOnBreak) 0
# 0
#  radix hex showbase
# hexadecimal showbase
#  
run -all
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 9.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 9.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 9.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 9.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 9.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 19.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 19.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 19.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 19.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 19.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 29.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 29.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 29.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 29.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 29.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 39.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 39.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 39.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 39.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 39.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 49.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 49.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 49.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 49.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 49.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 59.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 59.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 59.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 59.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 59.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 69.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 69.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 69.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 69.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 69.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 79.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 79.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 79.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 79.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 79.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 89.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 89.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 89.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 89.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 89.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 99.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 99.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 99.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 99.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 99.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 109.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 109.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 109.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 109.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 109.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 119.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 119.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 119.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 119.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 119.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 129.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 129.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 129.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 129.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 129.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 139.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 139.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 139.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 139.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 139.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 149.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 149.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 149.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 149.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 149.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 159.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 159.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 159.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 159.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 159.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 169.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 169.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 169.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 169.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 169.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 179.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 179.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 179.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 179.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 179.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 189.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 189.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 189.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 189.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 189.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 199.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 199.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 199.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 199.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 199.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 209.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 209.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 209.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 209.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 209.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 219.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 219.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 219.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 219.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 219.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 229.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 229.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 229.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 229.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 229.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 229.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 239.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 239.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x43 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 239.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xcf b:0x43 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 239.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x43 ACTUAL: y:0x43 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 239.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x43 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 249.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 249.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x43 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 249.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xcf b:0x43 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 249.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x43 ACTUAL: y:0x43 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 249.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x43 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 249.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 259.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 259.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 259.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x48 b:0x96 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 259.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 259.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 269.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 269.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 269.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x48 b:0x96 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 269.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 269.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 269.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 279.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 279.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x20 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 279.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xf8 b:0x24 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 279.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x20 ACTUAL: y:0x20 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 279.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x20 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 289.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 289.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x20 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 289.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xf8 b:0x24 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 289.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x20 ACTUAL: y:0x20 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 289.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x20 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 289.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 299.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 299.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x18 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 299.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x1c b:0xd8 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 299.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x18 ACTUAL: y:0x18 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 299.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x18 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 309.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 309.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x18 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 309.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x1c b:0xd8 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 309.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x18 ACTUAL: y:0x18 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 309.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x18 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 309.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 319.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 319.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 319.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x41 b:0x04 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 319.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 319.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 329.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 329.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 329.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x41 b:0x04 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 329.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 329.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 329.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 339.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 339.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x01 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 339.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x41 b:0x97 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 339.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x01 ACTUAL: y:0x01 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 339.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x01 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 349.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 349.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x01 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 349.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x41 b:0x97 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 349.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x01 ACTUAL: y:0x01 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 349.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x01 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 349.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 359.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 359.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x44 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 359.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x55 b:0x44 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 359.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x44 ACTUAL: y:0x44 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 359.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x44 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 369.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 369.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x44 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 369.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x55 b:0x44 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 369.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x44 ACTUAL: y:0x44 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 369.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x44 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 369.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 379.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 379.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x29 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 379.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x2d b:0x6b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 379.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x29 ACTUAL: y:0x29 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 379.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x29 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 389.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 389.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x29 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 389.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x2d b:0x6b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 389.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x29 ACTUAL: y:0x29 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 389.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x29 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 389.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 399.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 399.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x84 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 399.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xa6 b:0x95 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 399.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x84 ACTUAL: y:0x84 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 399.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x84 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 409.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 409.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x84 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 409.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xa6 b:0x95 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 409.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x84 ACTUAL: y:0x84 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 409.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x84 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 409.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 419.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 419.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x08 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 419.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x19 b:0xe8 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 419.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x08 ACTUAL: y:0x08 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 419.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x08 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 429.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 429.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x08 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 429.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x19 b:0xe8 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 429.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x08 ACTUAL: y:0x08 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 429.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x08 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 429.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 439.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 439.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x01 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 439.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x5b b:0x01 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 439.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x01 ACTUAL: y:0x01 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 439.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x01 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 449.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 449.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x01 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 449.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x5b b:0x01 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 449.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x01 ACTUAL: y:0x01 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 449.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x01 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 449.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 459.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 459.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x08 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 459.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x09 b:0x98 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 459.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x08 ACTUAL: y:0x08 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 459.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x08 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 469.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 469.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x08 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 469.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x09 b:0x98 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 469.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x08 ACTUAL: y:0x08 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 469.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x08 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 469.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 479.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 479.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x80 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 479.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xe1 b:0x86 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 479.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x80 ACTUAL: y:0x80 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 479.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x80 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 489.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 489.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x80 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 489.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xe1 b:0x86 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 489.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x80 ACTUAL: y:0x80 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 489.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x80 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 489.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 499.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 499.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x40 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 499.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x40 b:0xc4 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 499.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x40 ACTUAL: y:0x40 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 499.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x40 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 509.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 509.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x40 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 509.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x40 b:0xc4 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 509.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x40 ACTUAL: y:0x40 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 509.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x40 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 509.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 519.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 519.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x09 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 519.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x29 b:0x8f 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 519.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x09 ACTUAL: y:0x09 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 519.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x09 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 529.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 529.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x09 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 529.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x29 b:0x8f 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 529.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x09 ACTUAL: y:0x09 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 529.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x09 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 529.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 539.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 539.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x81 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 539.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x83 b:0xcd 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 539.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x81 ACTUAL: y:0x81 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 539.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x81 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 549.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 549.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x81 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 549.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x83 b:0xcd 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 549.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x81 ACTUAL: y:0x81 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 549.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x81 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 549.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 559.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 559.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x29 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 559.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xab b:0x6d 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 559.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x29 ACTUAL: y:0x29 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 559.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x29 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 569.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 569.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x29 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 569.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xab b:0x6d 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 569.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x29 ACTUAL: y:0x29 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 569.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x29 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 569.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 579.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 579.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x20 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 579.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x69 b:0xa6 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 579.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x20 ACTUAL: y:0x20 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 579.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x20 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 589.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 589.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x20 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 589.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x69 b:0xa6 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 589.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x20 ACTUAL: y:0x20 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 589.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x20 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 589.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 599.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 599.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x82 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 599.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xc3 b:0x96 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 599.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x82 ACTUAL: y:0x82 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 599.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x82 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 609.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 609.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x82 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 609.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xc3 b:0x96 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 609.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x82 ACTUAL: y:0x82 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 609.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x82 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 609.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 619.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 619.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x10 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 619.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x10 b:0x1b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 619.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x10 ACTUAL: y:0x10 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 619.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x10 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 629.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 629.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x10 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 629.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x10 b:0x1b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 629.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x10 ACTUAL: y:0x10 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 629.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x10 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 629.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 639.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 639.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x06 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 639.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x47 b:0x96 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 639.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x06 ACTUAL: y:0x06 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 639.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x06 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 649.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 649.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x06 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 649.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x47 b:0x96 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 649.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x06 ACTUAL: y:0x06 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 649.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x06 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 649.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 659.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 659.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x02 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 659.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x46 b:0x1b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 659.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x02 ACTUAL: y:0x02 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 659.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x02 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 669.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 669.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x02 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 669.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x46 b:0x1b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 669.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x02 ACTUAL: y:0x02 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 669.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x02 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 669.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 679.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 679.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x4b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 679.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x6b b:0x4b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 679.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x4b ACTUAL: y:0x4b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 679.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x4b 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 689.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 689.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x4b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 689.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x6b b:0x4b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 689.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x4b ACTUAL: y:0x4b 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 689.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x4b 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 689.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# alu_in_driver_bfm : Inside knitiate_and_get_response
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 699.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 699.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x86 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 699.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xc6 b:0xae 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 699.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x86 ACTUAL: y:0x86 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 699.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x86 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 709.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 709.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x86 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 709.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0xc6 b:0xae 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 709.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x86 ACTUAL: y:0x86 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 709.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x86 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/interface_packages/AND_inputs_pkg/src/AND_inputs_random_sequence.svh(53) @ 709.000ns: uvm_test_top.environment.AND_inputs_agent.sequencer@@AND_inputs_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 719.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 719.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 719.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 719.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 719.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 729.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 729.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 729.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 729.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 729.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 739.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 739.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 739.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 739.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 739.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 749.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 749.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 749.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 749.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 749.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 759.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 759.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 759.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 759.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 759.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 769.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 769.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 769.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 769.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 769.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 779.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 779.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 779.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 779.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 779.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 789.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 789.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 789.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 789.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 789.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 799.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 799.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 799.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 799.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 799.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 809.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 809.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 809.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 809.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 809.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 819.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 819.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 819.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 819.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 819.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 829.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 829.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 829.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 829.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 829.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 839.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 839.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 839.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 839.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 839.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 849.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 849.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 849.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 849.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 849.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 859.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 859.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 859.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 859.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 859.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 869.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 869.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 869.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 869.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 869.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 879.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 879.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 879.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 879.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 879.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 889.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 889.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 889.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 889.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 889.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 899.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 899.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 899.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 899.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 899.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 909.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 909.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 909.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 909.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 909.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 919.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 919.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 919.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 919.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 919.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 929.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 929.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 929.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 929.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 929.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 939.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 939.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 939.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 939.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 939.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 949.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 949.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 949.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 949.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 949.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 959.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 959.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 959.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 959.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 959.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 969.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 969.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 969.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 969.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 969.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 979.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 979.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 979.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 979.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 979.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 989.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 989.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 989.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 989.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 989.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 999.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 999.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 999.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 999.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 999.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1009.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1009.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1009.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1009.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1009.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1019.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1019.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1019.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1019.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1019.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1029.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1029.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1029.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1029.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1029.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1039.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1039.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1039.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1039.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1039.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1049.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1049.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1049.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1049.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1049.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1059.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1059.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1059.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1059.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1059.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1069.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1069.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1069.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1069.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1069.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1079.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1079.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1079.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1079.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1079.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1089.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1089.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1089.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1089.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1089.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1099.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1099.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1099.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1099.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1099.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1109.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1109.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1109.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1109.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1109.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1119.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1119.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1119.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1119.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1119.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1129.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1129.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1129.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1129.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1129.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1139.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1139.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1139.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1139.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1139.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1149.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1149.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1149.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1149.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1149.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1159.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1159.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1159.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1159.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1159.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1169.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1169.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1169.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1169.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1169.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1179.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1179.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1179.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1179.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1179.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1189.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1189.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1189.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1189.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1189.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1199.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1199.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1199.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1199.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1199.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1209.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1209.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1209.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1209.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1209.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1219.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1219.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1219.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1219.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1219.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1229.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1229.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1229.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1229.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1229.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1239.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1239.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1239.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1239.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1239.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1249.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1249.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1249.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1249.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1249.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1259.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1259.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1259.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1259.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1259.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1269.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1269.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1269.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1269.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1269.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1279.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1279.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1279.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1279.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1279.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1289.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1289.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1289.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1289.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1289.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1299.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1299.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1299.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1299.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1299.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1309.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1309.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1309.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1309.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1309.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1319.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1319.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1319.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1319.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1319.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1329.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1329.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1329.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1329.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1329.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1339.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1339.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1339.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1339.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1339.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1349.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1349.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1349.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1349.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1349.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1359.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1359.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1359.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1359.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1359.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1369.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1369.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1369.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1369.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1369.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1379.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1379.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1379.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1379.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1379.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1389.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1389.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1389.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1389.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1389.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1399.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1399.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1399.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1399.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1399.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1409.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1409.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1409.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1409.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1409.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1419.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1419.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1419.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1419.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1419.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1429.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1429.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1429.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1429.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1429.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1439.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1439.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1439.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1439.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1439.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1449.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1449.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1449.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1449.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1449.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1459.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1459.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1459.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1459.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1459.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1469.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1469.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1469.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1469.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1469.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1479.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1479.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1479.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1479.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1479.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1489.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1489.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1489.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1489.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1489.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1499.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1499.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1499.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1499.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1499.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1509.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1509.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1509.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1509.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1509.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1519.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1519.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1519.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1519.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1519.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1529.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1529.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1529.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1529.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1529.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1539.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1539.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1539.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1539.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1539.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1549.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1549.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1549.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1549.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1549.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1559.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1559.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1559.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1559.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1559.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1569.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1569.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1569.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1569.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1569.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1579.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1579.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1579.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1579.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1579.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1589.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1589.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1589.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1589.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1589.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1599.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1599.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1599.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1599.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1599.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1609.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1609.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1609.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1609.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1609.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1619.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1619.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1619.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1619.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1619.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1629.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1629.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1629.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1629.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1629.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1639.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1639.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1639.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1639.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1639.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1649.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1649.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1649.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1649.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1649.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1659.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1659.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1659.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1659.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1659.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1669.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1669.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1669.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1669.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1669.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1679.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1679.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1679.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1679.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1679.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1689.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1689.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1689.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1689.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1689.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1699.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1699.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1699.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1699.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1699.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1709.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1709.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1709.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1709.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1709.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1719.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1719.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1719.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1719.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1719.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1729.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1729.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1729.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1729.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1729.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1739.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1739.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1739.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1739.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1739.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1749.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1749.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1749.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1749.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1749.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1759.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1759.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1759.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1759.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1759.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1769.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1769.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1769.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1769.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1769.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1779.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1779.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1779.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1779.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1779.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1789.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1789.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1789.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1789.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1789.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1799.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1799.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1799.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1799.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1799.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1809.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1809.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1809.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1809.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1809.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1819.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1819.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1819.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1819.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1819.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1829.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1829.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1829.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1829.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1829.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1839.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1839.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1839.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1839.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1839.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1849.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1849.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1849.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1849.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1849.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1859.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1859.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1859.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1859.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1859.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1869.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1869.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1869.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1869.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1869.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1879.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1879.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1879.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1879.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1879.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1889.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1889.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1889.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1889.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1889.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1899.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1899.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1899.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1899.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1899.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1909.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1909.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1909.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1909.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1909.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1919.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1919.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1919.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1919.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1919.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1929.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1929.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1929.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1929.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1929.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1939.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1939.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1939.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1939.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1939.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1949.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1949.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1949.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1949.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1949.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1959.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1959.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1959.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1959.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1959.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1969.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1969.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1969.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1969.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1969.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1979.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1979.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1979.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1979.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1979.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1989.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1989.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1989.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1989.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1989.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 1999.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 1999.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1999.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1999.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1999.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2009.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2009.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2009.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2009.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2009.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2019.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2019.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2019.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2019.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2019.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2029.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2029.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2029.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2029.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2029.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2039.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2039.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2039.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2039.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2039.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2049.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2049.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2049.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2049.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2049.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2059.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2059.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2059.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2059.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2059.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2069.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2069.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2069.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2069.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2069.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2079.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2079.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2079.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2079.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2079.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2089.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2089.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2089.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2089.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2089.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2099.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2099.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2099.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2099.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2099.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2109.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2109.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2109.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2109.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2109.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2119.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2119.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2119.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2119.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2119.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2129.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2129.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2129.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2129.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2129.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2139.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2139.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2139.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2139.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2139.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2149.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2149.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2149.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2149.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2149.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2159.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2159.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2159.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2159.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2159.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2169.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2169.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2169.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2169.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2169.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2179.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2179.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2179.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2179.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2179.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2189.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2189.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2189.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2189.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2189.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2199.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2199.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2199.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2199.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2199.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2209.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2209.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2209.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2209.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2209.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2219.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2219.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2219.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2219.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2219.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2229.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2229.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2229.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2229.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2229.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2239.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2239.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2239.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2239.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2239.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2249.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2249.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2249.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2249.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2249.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2259.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2259.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2259.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2259.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2259.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2269.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2269.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2269.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2269.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2269.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2279.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2279.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2279.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2279.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2279.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2289.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2289.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2289.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2289.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2289.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2299.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2299.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2299.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2299.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2299.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2309.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2309.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2309.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2309.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2309.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2319.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2319.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2319.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2319.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2319.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2329.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2329.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2329.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2329.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2329.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2339.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2339.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2339.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2339.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2339.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2349.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2349.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2349.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2349.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2349.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2359.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2359.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2359.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2359.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2359.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2369.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2369.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2369.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2369.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2369.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2379.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2379.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2379.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2379.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2379.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2389.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2389.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2389.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2389.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2389.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2399.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2399.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2399.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2399.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2399.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2409.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2409.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2409.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2409.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2409.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2419.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2419.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2419.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2419.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2419.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2429.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2429.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2429.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2429.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2429.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2439.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2439.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2439.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2439.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2439.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2449.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2449.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2449.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2449.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2449.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2459.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2459.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2459.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2459.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2459.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2469.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2469.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2469.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2469.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2469.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2479.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2479.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2479.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2479.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2479.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2489.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2489.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2489.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2489.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2489.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2499.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2499.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2499.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2499.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2499.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2509.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2509.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2509.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2509.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2509.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2519.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2519.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2519.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2519.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2519.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2529.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2529.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2529.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2529.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2529.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2539.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2539.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2539.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2539.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2539.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2549.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2549.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2549.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2549.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2549.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2559.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2559.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2559.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2559.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2559.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2569.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2569.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2569.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2569.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2569.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2579.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2579.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2579.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2579.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2579.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2589.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2589.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2589.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2589.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2589.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2599.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2599.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2599.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2599.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2599.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2609.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2609.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2609.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2609.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2609.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2619.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2619.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2619.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2619.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2619.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2629.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2629.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2629.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2629.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2629.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2639.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2639.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2639.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2639.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2639.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2649.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2649.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2649.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2649.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2649.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2659.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2659.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2659.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2659.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2659.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2669.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2669.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2669.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2669.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2669.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2679.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2679.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2679.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2679.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2679.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2689.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2689.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2689.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2689.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2689.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2699.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2699.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2699.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2699.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2699.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2709.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2709.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2709.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2709.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2709.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2719.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2719.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2719.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2719.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2719.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2729.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2729.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2729.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2729.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2729.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2739.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2739.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2739.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2739.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2739.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2749.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2749.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2749.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2749.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2749.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2759.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2759.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2759.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2759.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2759.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2769.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2769.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2769.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2769.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2769.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2779.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2779.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2779.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2779.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2779.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2789.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2789.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2789.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2789.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2789.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2799.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2799.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2799.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2799.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2799.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2809.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2809.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2809.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2809.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2809.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2819.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2819.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2819.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2819.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2819.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2829.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2829.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2829.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2829.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2829.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2839.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2839.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2839.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2839.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2839.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2849.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2849.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2849.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2849.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2849.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2859.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2859.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2859.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2859.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2859.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2869.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2869.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2869.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2869.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2869.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2879.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2879.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2879.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2879.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2879.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2889.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2889.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2889.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2889.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2889.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2899.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2899.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2899.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2899.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2899.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2909.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2909.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2909.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2909.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2909.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2919.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2919.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2919.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2919.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2919.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2929.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2929.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2929.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2929.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2929.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2939.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2939.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2939.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2939.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2939.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2949.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2949.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2949.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2949.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2949.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2959.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2959.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2959.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2959.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2959.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2969.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2969.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2969.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2969.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2969.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2979.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2979.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2979.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2979.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2979.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2989.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2989.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2989.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2989.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2989.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 2999.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 2999.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2999.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2999.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2999.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3009.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3009.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3009.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3009.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3009.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3019.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3019.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3019.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3019.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3019.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3029.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3029.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3029.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3029.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3029.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3039.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3039.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3039.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3039.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3039.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3049.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3049.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3049.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3049.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3049.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3059.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3059.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3059.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3059.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3059.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3069.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3069.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3069.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3069.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3069.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3079.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3079.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3079.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3079.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3079.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3089.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3089.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3089.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3089.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3089.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3099.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3099.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3099.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3099.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3099.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3109.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3109.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3109.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3109.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3109.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3119.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3119.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3119.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3119.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3119.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3129.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3129.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3129.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3129.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3129.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3139.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3139.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3139.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3139.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3139.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3149.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3149.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3149.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3149.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3149.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3159.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3159.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3159.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3159.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3159.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3169.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3169.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3169.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3169.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3169.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3179.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3179.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3179.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3179.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3179.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3189.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3189.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3189.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3189.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3189.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3199.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3199.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3199.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3199.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3199.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3209.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3209.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3209.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3209.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3209.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3219.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3219.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3219.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3219.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3219.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3229.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3229.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3229.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3229.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3229.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3239.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3239.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3239.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3239.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3239.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3249.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3249.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3249.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3249.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3249.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3259.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3259.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3259.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3259.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3259.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3269.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3269.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3269.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3269.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3269.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3279.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3279.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3279.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3279.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3279.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3289.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3289.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3289.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3289.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3289.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3299.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3299.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3299.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3299.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3299.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3309.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3309.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3309.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3309.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3309.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3319.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3319.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3319.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3319.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3319.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3329.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3329.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3329.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3329.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3329.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3339.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3339.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3339.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3339.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3339.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3349.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3349.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3349.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3349.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3349.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3359.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3359.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3359.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3359.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3359.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3369.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3369.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3369.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3369.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3369.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3379.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3379.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3379.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3379.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3379.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3389.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3389.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3389.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3389.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3389.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3399.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3399.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3399.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3399.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3399.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3409.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3409.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3409.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3409.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3409.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3419.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3419.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3419.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3419.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3419.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3429.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3429.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3429.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3429.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3429.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3439.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3439.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3439.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3439.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3439.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3449.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3449.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3449.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3449.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3449.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3459.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3459.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3459.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3459.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3459.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3469.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3469.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3469.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3469.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3469.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3479.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3479.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3479.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3479.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3479.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3489.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3489.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3489.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3489.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3489.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3499.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3499.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3499.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3499.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3499.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3509.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3509.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3509.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3509.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3509.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3519.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3519.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3519.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3519.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3519.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3529.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3529.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3529.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3529.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3529.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3539.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3539.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3539.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3539.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3539.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3549.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3549.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3549.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3549.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3549.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3559.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3559.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3559.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3559.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3559.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3569.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3569.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3569.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3569.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3569.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3579.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3579.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3579.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3579.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3579.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3589.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3589.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3589.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3589.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3589.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3599.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3599.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3599.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3599.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3599.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3609.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3609.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3609.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3609.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3609.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3619.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3619.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3619.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3619.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3619.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3629.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3629.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3629.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3629.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3629.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3639.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3639.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3639.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3639.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3639.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3649.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3649.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3649.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3649.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3649.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3659.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3659.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3659.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3659.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3659.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3669.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3669.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3669.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3669.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3669.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3679.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3679.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3679.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3679.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3679.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3689.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3689.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3689.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3689.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3689.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3699.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3699.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3699.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3699.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3699.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3709.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3709.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3709.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3709.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3709.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3719.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3719.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3719.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3719.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3719.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3729.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3729.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3729.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3729.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3729.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3739.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3739.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3739.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3739.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3739.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3749.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3749.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3749.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3749.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3749.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3759.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3759.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3759.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3759.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3759.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3769.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3769.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3769.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3769.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3769.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3779.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3779.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3779.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3779.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3779.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3789.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3789.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3789.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3789.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3789.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3799.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3799.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3799.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3799.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3799.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3809.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3809.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3809.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3809.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3809.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3819.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3819.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3819.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3819.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3819.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3829.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3829.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3829.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3829.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3829.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3839.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3839.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3839.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3839.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3839.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3849.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3849.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3849.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3849.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3849.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3859.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3859.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3859.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3859.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3859.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3869.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3869.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3869.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3869.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3869.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3879.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3879.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3879.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3879.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3879.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3889.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3889.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3889.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3889.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3889.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3899.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3899.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3899.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3899.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3899.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3909.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3909.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3909.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3909.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3909.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3919.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3919.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3919.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3919.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3919.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3929.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3929.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3929.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3929.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3929.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3939.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3939.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3939.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3939.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3939.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3949.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3949.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3949.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3949.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3949.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3959.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3959.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3959.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3959.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3959.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3969.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3969.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3969.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3969.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3969.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3979.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3979.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3979.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3979.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3979.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3989.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3989.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3989.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3989.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3989.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 3999.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 3999.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3999.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3999.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3999.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4009.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4009.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4009.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4009.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4009.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4019.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4019.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4019.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4019.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4019.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4029.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4029.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4029.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4029.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4029.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4039.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4039.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4039.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4039.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4039.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4049.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4049.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4049.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4049.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4049.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4059.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4059.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4059.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4059.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4059.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4069.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4069.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4069.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4069.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4069.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4079.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4079.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4079.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4079.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4079.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4089.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4089.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4089.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4089.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4089.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4099.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4099.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4099.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4099.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4099.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4109.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4109.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4109.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4109.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4109.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4119.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4119.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4119.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4119.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4119.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4129.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4129.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4129.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4129.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4129.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4139.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4139.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4139.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4139.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4139.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4149.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4149.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4149.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4149.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4149.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4159.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4159.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4159.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4159.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4159.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4169.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4169.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4169.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4169.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4169.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4179.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4179.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4179.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4179.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4179.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4189.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4189.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4189.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4189.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4189.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4199.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4199.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4199.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4199.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4199.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4209.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4209.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4209.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4209.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4209.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4219.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4219.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4219.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4219.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4219.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4229.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4229.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4229.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4229.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4229.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4239.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4239.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4239.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4239.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4239.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4249.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4249.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4249.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4249.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4249.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4259.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4259.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4259.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4259.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4259.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4269.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4269.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4269.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4269.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4269.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4279.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4279.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4279.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4279.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4279.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4289.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4289.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4289.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4289.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4289.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4299.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4299.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4299.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4299.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4299.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4309.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4309.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4309.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4309.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4309.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4319.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4319.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4319.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4319.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4319.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4329.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4329.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4329.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4329.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4329.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4339.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4339.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4339.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4339.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4339.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4349.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4349.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4349.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4349.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4349.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4359.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4359.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4359.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4359.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4359.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4369.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4369.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4369.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4369.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4369.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4379.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4379.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4379.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4379.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4379.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4389.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4389.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4389.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4389.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4389.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4399.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4399.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4399.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4399.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4399.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4409.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4409.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4409.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4409.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4409.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4419.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4419.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4419.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4419.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4419.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4429.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4429.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4429.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4429.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4429.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4439.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4439.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4439.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4439.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4439.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4449.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4449.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4449.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4449.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4449.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4459.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4459.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4459.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4459.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4459.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4469.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4469.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4469.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4469.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4469.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4479.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4479.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4479.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4479.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4479.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4489.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4489.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4489.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4489.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4489.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4499.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4499.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4499.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4499.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4499.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4509.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4509.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4509.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4509.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4509.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4519.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4519.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4519.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4519.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4519.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4529.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4529.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4529.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4529.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4529.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4539.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4539.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4539.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4539.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4539.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4549.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4549.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4549.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4549.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4549.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4559.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4559.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4559.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4559.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4559.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4569.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4569.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4569.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4569.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4569.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4579.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4579.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4579.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4579.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4579.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4589.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4589.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4589.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4589.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4589.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4599.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4599.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4599.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4599.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4599.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4609.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4609.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4609.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4609.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4609.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4619.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4619.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4619.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4619.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4619.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4629.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4629.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4629.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4629.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4629.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4639.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4639.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4639.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4639.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4639.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4649.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4649.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4649.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4649.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4649.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4659.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4659.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4659.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4659.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4659.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4669.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4669.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4669.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4669.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4669.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4679.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4679.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4679.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4679.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4679.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4689.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4689.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4689.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4689.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4689.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4699.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4699.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4699.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4699.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4699.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(91) @ 4709.000ns: uvm_test_top.environment.AND_pred [PRED] Transaction Received through AND_inputs_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/verification_ip/environment_packages/AND_env_pkg/src/AND_predictor.svh(98) @ 4709.000ns: uvm_test_top.environment.AND_pred [PREDICT] AND_OUPUT: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4709.000ns: uvm_test_top.environment.AND_inputs_agent.AND_inputs_agent_monitor [MON] a:0x25 b:0x8a 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4709.000ns: uvm_test_top.environment.AND_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4709.000ns: uvm_test_top.environment.AND_output_agent.AND_output_agent_monitor [MON] y:0x00 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4709.000ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/UVMF_2023.4/UVMF_2023.4/uvmf_base_pkg/src/uvmf_scoreboard_base.svh(251) @ 4709.000ns: uvm_test_top.environment.AND_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=471 MATCHES=471 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 2389
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CFG]     1
# [COVERAGE_MODEL_REVIEW]     1
# [MON]   942
# [PRED]   471
# [PREDICT]   471
# [PREDICTOR_REVIEW]     1
# [Questa UVM]     3
# [RNTST]     1
# [SCBD]   472
# [SEQ]    25
# [TEST_DONE]     1
# [UVMTOP]     1
# [UVM_CMDLINE_PROC]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4709 ns  Iteration: 60  Instance: /hvl_top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 21:43:43 on May 22,2024, Elapsed time: 4:32:44
# Errors: 0, Warnings: 0
