// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_scale_and_twoNorm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RFIFONUM,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        colScale0,
        dualInfeasConstr_axpyfifo_i_dout,
        dualInfeasConstr_axpyfifo_i_num_data_valid,
        dualInfeasConstr_axpyfifo_i_fifo_cap,
        dualInfeasConstr_axpyfifo_i_empty_n,
        dualInfeasConstr_axpyfifo_i_read,
        dPrimalInfeasRes_din,
        dPrimalInfeasRes_num_data_valid,
        dPrimalInfeasRes_fifo_cap,
        dPrimalInfeasRes_full_n,
        dPrimalInfeasRes_write,
        p_read,
        ifScaled
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [63:0] m_axi_gmem4_AWADDR;
output  [0:0] m_axi_gmem4_AWID;
output  [31:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [0:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [511:0] m_axi_gmem4_WDATA;
output  [63:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [0:0] m_axi_gmem4_WID;
output  [0:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [63:0] m_axi_gmem4_ARADDR;
output  [0:0] m_axi_gmem4_ARID;
output  [31:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [0:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [511:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [0:0] m_axi_gmem4_RID;
input  [12:0] m_axi_gmem4_RFIFONUM;
input  [0:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [0:0] m_axi_gmem4_BID;
input  [0:0] m_axi_gmem4_BUSER;
input  [63:0] colScale0;
input  [511:0] dualInfeasConstr_axpyfifo_i_dout;
input  [2:0] dualInfeasConstr_axpyfifo_i_num_data_valid;
input  [2:0] dualInfeasConstr_axpyfifo_i_fifo_cap;
input   dualInfeasConstr_axpyfifo_i_empty_n;
output   dualInfeasConstr_axpyfifo_i_read;
output  [63:0] dPrimalInfeasRes_din;
input  [2:0] dPrimalInfeasRes_num_data_valid;
input  [2:0] dPrimalInfeasRes_fifo_cap;
input   dPrimalInfeasRes_full_n;
output   dPrimalInfeasRes_write;
input  [31:0] p_read;
input  [31:0] ifScaled;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem4_ARVALID;
reg m_axi_gmem4_RREADY;
reg dualInfeasConstr_axpyfifo_i_read;
reg[63:0] dPrimalInfeasRes_din;
reg dPrimalInfeasRes_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire   [0:0] icmp_ln353_fu_88_p2;
reg   [0:0] icmp_ln353_reg_105;
wire    grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWVALID;
wire   [63:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWADDR;
wire   [0:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWID;
wire   [31:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWLEN;
wire   [2:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWSIZE;
wire   [1:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWBURST;
wire   [1:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWLOCK;
wire   [3:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWCACHE;
wire   [2:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWPROT;
wire   [3:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWQOS;
wire   [3:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWREGION;
wire   [0:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWUSER;
wire    grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WVALID;
wire   [511:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WDATA;
wire   [63:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WSTRB;
wire    grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WLAST;
wire   [0:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WID;
wire   [0:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WUSER;
wire    grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARVALID;
wire   [63:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARADDR;
wire   [0:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARID;
wire   [31:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLEN;
wire   [2:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARSIZE;
wire   [1:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARBURST;
wire   [1:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLOCK;
wire   [3:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARCACHE;
wire   [2:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARPROT;
wire   [3:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARQOS;
wire   [3:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARREGION;
wire   [0:0] grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARUSER;
wire    grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_RREADY;
wire    grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_BREADY;
wire    grp_scale_and_twoNorm_Scaled_fu_58_dualInfeasConstr_axpyfifo_read;
wire   [63:0] grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_din;
wire    grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_write;
wire    grp_scale_and_twoNorm_Scaled_fu_58_ap_start;
wire    grp_scale_and_twoNorm_Scaled_fu_58_ap_done;
wire    grp_scale_and_twoNorm_Scaled_fu_58_ap_ready;
wire    grp_scale_and_twoNorm_Scaled_fu_58_ap_idle;
reg    grp_scale_and_twoNorm_Scaled_fu_58_ap_continue;
wire    grp_scale_and_twoNorm_noScaled_fu_72_dualInfeasConstr_axpyfifo_read;
wire   [63:0] grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din;
wire    grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_write;
wire    grp_scale_and_twoNorm_noScaled_fu_72_ap_start;
wire    grp_scale_and_twoNorm_noScaled_fu_72_ap_done;
wire    grp_scale_and_twoNorm_noScaled_fu_72_ap_ready;
wire    grp_scale_and_twoNorm_noScaled_fu_72_ap_idle;
reg    grp_scale_and_twoNorm_noScaled_fu_72_ap_continue;
reg    grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg;
reg    ap_block_state1_ignore_call0;
wire    ap_CS_fsm_state2;
reg    ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready;
reg    ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done;
reg    ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready;
reg    ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done;
reg    ap_block_state2_on_subcall_done;
wire    ap_sync_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready;
reg    grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg;
wire    ap_sync_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready = 1'b0;
#0 ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done = 1'b0;
#0 ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready = 1'b0;
#0 ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done = 1'b0;
#0 grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg = 1'b0;
end

Infeasi_Res_S2_scale_and_twoNorm_Scaled grp_scale_and_twoNorm_Scaled_fu_58(
    .m_axi_gmem4_AWVALID(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(1'b0),
    .m_axi_gmem4_AWADDR(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(1'b0),
    .m_axi_gmem4_WDATA(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(m_axi_gmem4_ARREADY),
    .m_axi_gmem4_ARADDR(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(m_axi_gmem4_RVALID),
    .m_axi_gmem4_RREADY(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(m_axi_gmem4_RDATA),
    .m_axi_gmem4_RLAST(m_axi_gmem4_RLAST),
    .m_axi_gmem4_RID(m_axi_gmem4_RID),
    .m_axi_gmem4_RFIFONUM(m_axi_gmem4_RFIFONUM),
    .m_axi_gmem4_RUSER(m_axi_gmem4_RUSER),
    .m_axi_gmem4_RRESP(m_axi_gmem4_RRESP),
    .m_axi_gmem4_BVALID(1'b0),
    .m_axi_gmem4_BREADY(grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(2'd0),
    .m_axi_gmem4_BID(1'd0),
    .m_axi_gmem4_BUSER(1'd0),
    .colScale(colScale0),
    .dualInfeasConstr_axpyfifo_dout(dualInfeasConstr_axpyfifo_i_dout),
    .dualInfeasConstr_axpyfifo_empty_n(dualInfeasConstr_axpyfifo_i_empty_n),
    .dualInfeasConstr_axpyfifo_read(grp_scale_and_twoNorm_Scaled_fu_58_dualInfeasConstr_axpyfifo_read),
    .dPrimalInfeasRes_din(grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_din),
    .dPrimalInfeasRes_full_n(dPrimalInfeasRes_full_n),
    .dPrimalInfeasRes_write(grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_write),
    .n(p_read),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .colScale_ap_vld(1'b1),
    .n_ap_vld(1'b1),
    .ap_start(grp_scale_and_twoNorm_Scaled_fu_58_ap_start),
    .dualInfeasConstr_axpyfifo_num_data_valid(dualInfeasConstr_axpyfifo_i_num_data_valid),
    .dualInfeasConstr_axpyfifo_fifo_cap(dualInfeasConstr_axpyfifo_i_fifo_cap),
    .ap_done(grp_scale_and_twoNorm_Scaled_fu_58_ap_done),
    .ap_ready(grp_scale_and_twoNorm_Scaled_fu_58_ap_ready),
    .ap_idle(grp_scale_and_twoNorm_Scaled_fu_58_ap_idle),
    .ap_continue(grp_scale_and_twoNorm_Scaled_fu_58_ap_continue)
);

Infeasi_Res_S2_scale_and_twoNorm_noScaled grp_scale_and_twoNorm_noScaled_fu_72(
    .dualInfeasConstr_axpyfifo_dout(dualInfeasConstr_axpyfifo_i_dout),
    .dualInfeasConstr_axpyfifo_empty_n(dualInfeasConstr_axpyfifo_i_empty_n),
    .dualInfeasConstr_axpyfifo_read(grp_scale_and_twoNorm_noScaled_fu_72_dualInfeasConstr_axpyfifo_read),
    .dPrimalInfeasRes_din(grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din),
    .dPrimalInfeasRes_full_n(dPrimalInfeasRes_full_n),
    .dPrimalInfeasRes_write(grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_write),
    .n(p_read),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .n_ap_vld(1'b1),
    .ap_start(grp_scale_and_twoNorm_noScaled_fu_72_ap_start),
    .ap_done(grp_scale_and_twoNorm_noScaled_fu_72_ap_done),
    .ap_ready(grp_scale_and_twoNorm_noScaled_fu_72_ap_ready),
    .ap_idle(grp_scale_and_twoNorm_noScaled_fu_72_ap_idle),
    .ap_continue(grp_scale_and_twoNorm_noScaled_fu_72_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln353_reg_105 == 1'd0) & (1'b0 == ap_block_state2_on_subcall_done))) begin
            ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done <= 1'b0;
        end else if ((grp_scale_and_twoNorm_Scaled_fu_58_ap_done == 1'b1)) begin
            ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln353_reg_105 == 1'd0) & (1'b0 == ap_block_state2_on_subcall_done))) begin
            ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready <= 1'b0;
        end else if ((grp_scale_and_twoNorm_Scaled_fu_58_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln353_reg_105 == 1'd1) & (1'b0 == ap_block_state2_on_subcall_done))) begin
            ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done <= 1'b0;
        end else if ((grp_scale_and_twoNorm_noScaled_fu_72_ap_done == 1'b1)) begin
            ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln353_reg_105 == 1'd1) & (1'b0 == ap_block_state2_on_subcall_done))) begin
            ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready <= 1'b0;
        end else if ((grp_scale_and_twoNorm_noScaled_fu_72_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln353_reg_105 == 1'd0)) | ((1'b1 == ap_CS_fsm_state1) & (icmp_ln353_fu_88_p2 == 1'd0) & (1'b0 == ap_block_state1_ignore_call0)))) begin
            grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg <= 1'b1;
        end else if ((grp_scale_and_twoNorm_Scaled_fu_58_ap_ready == 1'b1)) begin
            grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln353_reg_105 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (icmp_ln353_fu_88_p2 == 1'd1) & (1'b0 == ap_block_state1_ignore_call0)))) begin
            grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg <= 1'b1;
        end else if ((grp_scale_and_twoNorm_noScaled_fu_72_ap_ready == 1'b1)) begin
            grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        icmp_ln353_reg_105 <= icmp_ln353_fu_88_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln353_reg_105 == 1'd1)) begin
            dPrimalInfeasRes_din = grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din;
        end else if ((icmp_ln353_reg_105 == 1'd0)) begin
            dPrimalInfeasRes_din = grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_din;
        end else begin
            dPrimalInfeasRes_din = grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din;
        end
    end else begin
        dPrimalInfeasRes_din = grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln353_reg_105 == 1'd1)) begin
            dPrimalInfeasRes_write = grp_scale_and_twoNorm_noScaled_fu_72_dPrimalInfeasRes_write;
        end else if ((icmp_ln353_reg_105 == 1'd0)) begin
            dPrimalInfeasRes_write = grp_scale_and_twoNorm_Scaled_fu_58_dPrimalInfeasRes_write;
        end else begin
            dPrimalInfeasRes_write = 1'b0;
        end
    end else begin
        dPrimalInfeasRes_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln353_reg_105 == 1'd1)) begin
            dualInfeasConstr_axpyfifo_i_read = grp_scale_and_twoNorm_noScaled_fu_72_dualInfeasConstr_axpyfifo_read;
        end else if ((icmp_ln353_reg_105 == 1'd0)) begin
            dualInfeasConstr_axpyfifo_i_read = grp_scale_and_twoNorm_Scaled_fu_58_dualInfeasConstr_axpyfifo_read;
        end else begin
            dualInfeasConstr_axpyfifo_i_read = 1'b0;
        end
    end else begin
        dualInfeasConstr_axpyfifo_i_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln353_reg_105 == 1'd0) & (1'b0 == ap_block_state2_on_subcall_done))) begin
        grp_scale_and_twoNorm_Scaled_fu_58_ap_continue = 1'b1;
    end else begin
        grp_scale_and_twoNorm_Scaled_fu_58_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln353_reg_105 == 1'd1) & (1'b0 == ap_block_state2_on_subcall_done))) begin
        grp_scale_and_twoNorm_noScaled_fu_72_ap_continue = 1'b1;
    end else begin
        grp_scale_and_twoNorm_noScaled_fu_72_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem4_ARVALID = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARVALID;
    end else begin
        m_axi_gmem4_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem4_RREADY = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_RREADY;
    end else begin
        m_axi_gmem4_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((((ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready & ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done) == 1'b0) & (icmp_ln353_reg_105 == 1'd1)) | (((ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready & ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done) == 1'b0) & (icmp_ln353_reg_105 == 1'd0)));
end

assign ap_sync_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready = (grp_scale_and_twoNorm_Scaled_fu_58_ap_ready | ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready);

assign ap_sync_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready = (grp_scale_and_twoNorm_noScaled_fu_72_ap_ready | ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready);

assign grp_scale_and_twoNorm_Scaled_fu_58_ap_start = grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg;

assign grp_scale_and_twoNorm_noScaled_fu_72_ap_start = grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg;

assign icmp_ln353_fu_88_p2 = ((ifScaled == 32'd0) ? 1'b1 : 1'b0);

assign m_axi_gmem4_ARADDR = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARADDR;

assign m_axi_gmem4_ARBURST = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARBURST;

assign m_axi_gmem4_ARCACHE = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARCACHE;

assign m_axi_gmem4_ARID = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARID;

assign m_axi_gmem4_ARLEN = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLEN;

assign m_axi_gmem4_ARLOCK = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARLOCK;

assign m_axi_gmem4_ARPROT = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARPROT;

assign m_axi_gmem4_ARQOS = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARQOS;

assign m_axi_gmem4_ARREGION = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARREGION;

assign m_axi_gmem4_ARSIZE = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARSIZE;

assign m_axi_gmem4_ARUSER = grp_scale_and_twoNorm_Scaled_fu_58_m_axi_gmem4_ARUSER;

assign m_axi_gmem4_AWADDR = 64'd0;

assign m_axi_gmem4_AWBURST = 2'd0;

assign m_axi_gmem4_AWCACHE = 4'd0;

assign m_axi_gmem4_AWID = 1'd0;

assign m_axi_gmem4_AWLEN = 32'd0;

assign m_axi_gmem4_AWLOCK = 2'd0;

assign m_axi_gmem4_AWPROT = 3'd0;

assign m_axi_gmem4_AWQOS = 4'd0;

assign m_axi_gmem4_AWREGION = 4'd0;

assign m_axi_gmem4_AWSIZE = 3'd0;

assign m_axi_gmem4_AWUSER = 1'd0;

assign m_axi_gmem4_AWVALID = 1'b0;

assign m_axi_gmem4_BREADY = 1'b0;

assign m_axi_gmem4_WDATA = 512'd0;

assign m_axi_gmem4_WID = 1'd0;

assign m_axi_gmem4_WLAST = 1'b0;

assign m_axi_gmem4_WSTRB = 64'd0;

assign m_axi_gmem4_WUSER = 1'd0;

assign m_axi_gmem4_WVALID = 1'b0;

endmodule //Infeasi_Res_S2_scale_and_twoNorm
