<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 14. ISCA 1987</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca87">14. ISCA 1987:
Pittsburgh, PA, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca87">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca87">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca87">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca87">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
<li id="DitzelM87"><a href="http://dblp.dagstuhl.de/pers/hc/d/Ditzel:David_R=">David R. Ditzel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McLellan:Hubert_R=">Hubert R. McLellan</a>:<br /><b>Branch Folding in the CRISP Microprocessor: Reducing Branch Delay to Zero.</b> 2-9<br /><small><a href="http://doi.acm.org/10.1145/30350.30351"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DitzelM87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DitzelM87.xml">XML</a></small></small></li>
<li id="DeRosaL87"><a href="http://dblp.dagstuhl.de/pers/hc/d/DeRosa:John_A=">John A. DeRosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Levy:Henry_M=">Henry M. Levy</a>:<br /><b>An Evaluation of Branch Architectures.</b> 10-16<br /><small><a href="http://doi.acm.org/10.1145/30350.30352"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DeRosaL87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DeRosaL87.xml">XML</a></small></small></li>
<li id="HwuP87"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Checkpoint Repair for Out-of-order Execution Machines.</b> 18-26<br /><small><a href="http://doi.acm.org/10.1145/30350.30353"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HwuP87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HwuP87.xml">XML</a></small></small></li>
<li id="SohiV87"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vajapeyam:Sriram">Sriram Vajapeyam</a>:<br /><b>Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors.</b> 27-34<br /><small><a href="http://doi.acm.org/10.1145/30350.30354"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SohiV87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SohiV87.xml">XML</a></small></small></li>
<li id="SwensenP87"><a href="http://dblp.dagstuhl.de/pers/hc/s/Swensen:John_A=">John A. Swensen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Fast Temporary Storage for Serial and Parallel Execution.</b> 35-43<br /><small><a href="http://doi.acm.org/10.1145/30350.30355"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SwensenP87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SwensenP87.xml">XML</a></small></small></li>
<li id="WongF87"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wong:Kenneth_F=">Kenneth F. Wong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Mark_A=">Mark A. Franklin</a>:<br /><b>Performance Analysis and Design of a Logic Simulation Machine.</b> 46-55<br /><small><a href="http://doi.acm.org/10.1145/30350.30356"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WongF87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WongF87.xml">XML</a></small></small></li>
<li id="DoshiV87"><a href="http://dblp.dagstuhl.de/pers/hc/d/Doshi:Kshitij">Kshitij Doshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Varman:Peter_J=">Peter J. Varman</a>:<br /><b>A Modular Systolic Architecture for Image Convolutions.</b> 56-63<br /><small><a href="http://doi.acm.org/10.1145/30350.30357"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DoshiV87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DoshiV87.xml">XML</a></small></small></li>
<li id="FujitaAYA87"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fujita:Satoshi">Satoshi Fujita</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aibara:Reiji">Reiji Aibara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yamashita:Masafumi">Masafumi Yamashita</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ae:Tadashi">Tadashi Ae</a>:<br /><b>A Template Matching Algorithm Using Optically-Connected 3-D VLSI Architecture.</b> 64-70<br /><small><a href="http://doi.acm.org/10.1145/30350.30358"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FujitaAYA87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FujitaAYA87.xml">XML</a></small></small></li>
<li id="MendelsonS87"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mendelson:Bilha">Bilha Mendelson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Silberman:Gabriel_M=">Gabriel M. Silberman</a>:<br /><b>Mapping Data Flow Programs on a VLSI Array of Processors.</b> 72-80<br /><small><a href="http://doi.acm.org/10.1145/30350.30359"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MendelsonS87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MendelsonS87.xml">XML</a></small></small></li>
<li id="GhosalB87"><a href="http://dblp.dagstuhl.de/pers/hc/g/Ghosal:Dipak">Dipak Ghosal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bhuyan:Laxmi_N=">Laxmi N. Bhuyan</a>:<br /><b>Analytical Modeling and Architectural Modifications of a Dataflow Computer.</b> 81-89<br /><small><a href="http://doi.acm.org/10.1145/30350.30360"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GhosalB87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GhosalB87.xml">XML</a></small></small></li>
<li id="Takesue87"><a href="http://dblp.dagstuhl.de/pers/hc/t/Takesue:Masaru">Masaru Takesue</a>:<br /><b>A Unified Resource Management and Execution Control Mechanism for Data Flow Machines.</b> 90-97<br /><small><a href="http://doi.acm.org/10.1145/30350.30361"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Takesue87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Takesue87.xml">XML</a></small></small></li>
<li id="AbeBYKK87"><a href="http://dblp.dagstuhl.de/pers/hc/a/Abe:Shigeo">Shigeo Abe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bandoh:Tadaaki">Tadaaki Bandoh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yamaguchi:S=">S. Yamaguchi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kurosawa:Ken=ichi">Ken-ichi Kurosawa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kiriyama:Kaori">Kaori Kiriyama</a>:<br /><b>High Performance Integrated Prolog Processor IPP.</b> 100-107<br /><small><a href="http://doi.acm.org/10.1145/30350.30362"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AbeBYKK87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AbeBYKK87.xml">XML</a></small></small></li>
<li id="FaginD87"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fagin:Barry_S=">Barry S. Fagin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Despain:Alvin_M=">Alvin M. Despain</a>:<br /><b>Performance Studies of a Parallel Prolog Architecture.</b> 108-116<br /><small><a href="http://doi.acm.org/10.1145/30350.30363"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FaginD87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FaginD87.xml">XML</a></small></small></li>
<li id="CiveraMPZ87"><a href="http://dblp.dagstuhl.de/pers/hc/c/Civera:Pierluigi">Pierluigi Civera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Maddaleno:F=">F. Maddaleno</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Piccinini:Gianluca">Gianluca Piccinini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zamboni:Maurizio">Maurizio Zamboni</a>:<br /><b>An Experimental VLSI Prolog Interpreter: Preliminary Measurements and Results.</b> 117-126<br /><small><a href="http://doi.acm.org/10.1145/30350.30364"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CiveraMPZ87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CiveraMPZ87.xml">XML</a></small></small></li>
<li id="Ridoux87"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ridoux:Olivier">Olivier Ridoux</a>:<br /><b>Deterministic and Stochastic Modeling of Parallel Garbage Collection - Towards Real-Time Criteria.</b> 128-136<br /><small><a href="http://doi.acm.org/10.1145/30350.30365"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Ridoux87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Ridoux87.xml">XML</a></small></small></li>
<li id="ChengzhengY87"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sun:Chengzheng">Chengzheng Sun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yungui:Tzu">Tzu Yungui</a>:<br /><b>The Sharing of Environment in AND-OR-Parallel Execution of Logic Programs.</b> 137-144<br /><small><a href="http://doi.acm.org/10.1145/30350.30366"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChengzhengY87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChengzhengY87.xml">XML</a></small></small></li>
<li id="GuhaRD87"><a href="http://dblp.dagstuhl.de/pers/hc/g/Guha:Aloke">Aloke Guha</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramnarayan:Raja">Raja Ramnarayan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Derstine:Matthew">Matthew Derstine</a>:<br /><b>Architectural Issues in Designing Symbolic Processors in Optics.</b> 145-151<br /><small><a href="http://doi.acm.org/10.1145/30350.30367"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GuhaRD87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GuhaRD87.xml">XML</a></small></small></li>
<li id="VarmaR87"><a href="http://dblp.dagstuhl.de/pers/hc/v/Varma:Anujan">Anujan Varma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Raghavendra:C=_S=">C. S. Raghavendra</a>:<br /><b>Rearrangeability of Multistage Shuffle/Exchange Networks.</b> 154-162<br /><small><a href="http://doi.acm.org/10.1145/30350.30368"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/VarmaR87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/VarmaR87.xml">XML</a></small></small></li>
<li id="BeivideHBL87"><a href="http://dblp.dagstuhl.de/pers/hc/b/Beivide:Ram=oacute=n">Ram&#243;n Beivide</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Herrada:Enrique">Enrique Herrada</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balc=aacute=zar:Jos=eacute=_L=">Jos&#233; L. Balc&#225;zar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Labarta:Jes=uacute=s">Jes&#250;s Labarta</a>:<br /><b>Optimized Mesh-Connected Networks for SIMD and MIMD Architectures.</b> 163-170<br /><small><a href="http://doi.acm.org/10.1145/30350.30369"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BeivideHBL87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BeivideHBL87.xml">XML</a></small></small></li>
<li id="HarperJ87"><a href="http://dblp.dagstuhl.de/pers/hc/h/Harper_III:David_T=">David T. Harper III</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jump:J=_Robert">J. Robert Jump</a>:<br /><b>Performance Evaluation of Reduced Bandwidth Multistage Interconnection Networks.</b> 171-175<br /><small><a href="http://doi.acm.org/10.1145/30350.30370"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HarperJ87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HarperJ87.xml">XML</a></small></small></li>
<li id="RamachandranSV87"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ramachandran:Umakishore">Umakishore Ramachandran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solomon:Marvin_H=">Marvin H. Solomon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vernon:Mary_K=">Mary K. Vernon</a>:<br /><b>Hardware Support for Interprocess Communication.</b> 178-188<br /><small><a href="http://doi.acm.org/10.1145/30350.30371"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RamachandranSV87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RamachandranSV87.xml">XML</a></small></small></li>
<li id="DallyCCHHKSTW87"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chao:Linda">Linda Chao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chien:Andrew_A=">Andrew A. Chien</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hassoun:Soha">Soha Hassoun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horwat:Waldemar">Waldemar Horwat</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaplan:Jon">Jon Kaplan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Song:Paul">Paul Song</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Totty:Brian">Brian Totty</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wills:D=_Scott">D. Scott Wills</a>:<br /><b>Architecture of a Message-Driven Processor.</b> 189-196<br /><small><a href="http://doi.acm.org/10.1145/30350.30372"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DallyCCHHKSTW87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DallyCCHHKSTW87.xml">XML</a></small></small></li>
<li id="Kumar87"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar:Manoj">Manoj Kumar</a>:<br /><b>Effect of Storage Allocation/Reclamation Methods on Parallelism and Storage Requirements.</b> 197-205<br /><small><a href="http://doi.acm.org/10.1145/30350.30373"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Kumar87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Kumar87.xml">XML</a></small></small></li>
<li id="ChangCS87"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:J=_H=">J. H. Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chao:H=">H. Chao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/So:Kimming">Kimming So</a>:<br /><b>Cache Design of a Sub-Micron CMOS System/370.</b> 208-213<br /><small><a href="http://doi.acm.org/10.1145/30350.30374"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChangCS87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChangCS87.xml">XML</a></small></small></li>
<li id="Freeman87"><a href="http://dblp.dagstuhl.de/pers/hc/f/Freeman:Martin">Martin Freeman</a>:<br /><b>An Architectural Perspective on a Memory Access Controller.</b> 214-223<br /><small><a href="http://doi.acm.org/10.1145/30350.30375"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Freeman87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Freeman87.xml">XML</a></small></small></li>
<li id="CheungSSP87"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cheung:Kifung_C=">Kifung C. Cheung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Saluja:Kewal_K=">Kewal K. Saluja</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pradhan:Dhiraj_K=">Dhiraj K. Pradhan</a>:<br /><b>Organization and Analysis of a Gracefully-Degrading Interleaved Memory System.</b> 224-231<br /><small><a href="http://doi.acm.org/10.1145/30350.30376"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CheungSSP87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CheungSSP87.xml">XML</a></small></small></li>
<li id="ScheurichD87"><a href="http://dblp.dagstuhl.de/pers/hc/s/Scheurich:Christoph">Christoph Scheurich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubois:Michel">Michel Dubois</a>:<br /><b>Correct Memory Operation of Cache-Based Multiprocessors.</b> 234-243<br /><small><a href="http://doi.acm.org/10.1145/30350.30377"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ScheurichD87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ScheurichD87.xml">XML</a></small></small></li>
<li id="Wilson87"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wilson_Jr=:Andrew_W=">Andrew W. Wilson Jr.</a>:<br /><b>Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors.</b> 244-252<br /><small><a href="http://doi.acm.org/10.1145/30350.30378"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Wilson87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Wilson87.xml">XML</a></small></small></li>
<li id="LeeYL87"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Roland_L=">Roland L. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yew:Pen=Chung">Pen-Chung Yew</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lawrie:Duncan_H=">Duncan H. Lawrie</a>:<br /><b>Multiprocessor Cache Design Considerations.</b> 253-262<br /><small><a href="http://doi.acm.org/10.1145/30350.30379"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LeeYL87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LeeYL87.xml">XML</a></small></small></li>
<li id="EickemeyerP87"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eickemeyer:Richard_J=">Richard J. Eickemeyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Janak_H=">Janak H. Patel</a>:<br /><b>Performance Evaluation of Multiple Register Sets.</b> 264-271<br /><small><a href="http://doi.acm.org/10.1145/30350.30380"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/EickemeyerP87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/EickemeyerP87.xml">XML</a></small></small></li>
<li id="StanleyW87"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stanley:Timothy_J=">Timothy J. Stanley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wedig:Robert_G=">Robert G. Wedig</a>:<br /><b>A Performance Analysis of Automatically Managed Top of Stack Buffers.</b> 272-281<br /><small><a href="http://doi.acm.org/10.1145/30350.30381"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/StanleyW87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/StanleyW87.xml">XML</a></small></small></li>
<li id="MoorePB87"><a href="http://dblp.dagstuhl.de/pers/hc/m/Moore:Brian_B=">Brian B. Moore</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Padegs:Andris">Andris Padegs</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Ronald_M=">Ronald M. Smith</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buchholz:Werner">Werner Buchholz</a>:<br /><b>Concepts of the System/370 Vector Architecture.</b> 282-288<br /><small><a href="http://doi.acm.org/10.1145/30350.30382"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MoorePB87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MoorePB87.xml">XML</a></small></small></li>
<li id="PleszkunGHJBWS87"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pleszkun:Andrew_R=">Andrew R. Pleszkun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goodman:James_R=">James R. Goodman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hsu:Wei=Chung">Wei-Chung Hsu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Joersz:R=_T=">R. T. Joersz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bier:George_E=">George E. Bier</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Woest:Philip_J=">Philip J. Woest</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schechter:P=_B=">P. B. Schechter</a>:<br /><b>WISQ: A Restartable Architecture Using Queues.</b> 290-299<br /><small><a href="http://doi.acm.org/10.1145/30350.30383"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PleszkunGHJBWS87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PleszkunGHJBWS87.xml">XML</a></small></small></li>
<li id="ChowH87"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chow:Paul">Paul Chow</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>Architectural Tradeoffs in the Design of MIPS-X.</b> 300-308<br /><small><a href="http://doi.acm.org/10.1145/30350.30384"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChowH87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChowH87.xml">XML</a></small></small></li>
<li id="DitzelMB87"><a href="http://dblp.dagstuhl.de/pers/hc/d/Ditzel:David_R=">David R. Ditzel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McLellan:Hubert_R=">Hubert R. McLellan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Berenbaum:Alan_D=">Alan D. Berenbaum</a>:<br /><b>The Hardware Architecture of the CRISP Microprocessor.</b> 309-319<br /><small><a href="http://doi.acm.org/10.1145/30350.30385"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DitzelMB87.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DitzelMB87.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
