#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 17 14:16:09 2026
# Process ID: 3559254
# Current directory: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1
# Command line: vivado -log ulp_networklayer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_networklayer_0_0.tcl
# Log file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/ulp_networklayer_0_0.vds
# Journal file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/vivado.jou
# Running On: cse-es62-02.cse.chalmers.se, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 16, Host memory: 66844 MB
#-----------------------------------------------------------
source ulp_networklayer_0_0.tcl -notrace
INFO: Dispatch client connection id - 40537
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_krnl_proj_split_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_kernel_cmac_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_kernel_networklayer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_networklayer_0_0
Command: synth_design -top ulp_networklayer_0_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3559370
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3155.078 ; gain = 390.625 ; free physical = 15037 ; free virtual = 46056
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_networklayer_0_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/synth/ulp_networklayer_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'networklayer' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/networklayer.v:34]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:487]
INFO: [Synth 8-6157] synthesizing module 'arp_imp_ERDSJD' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_arp_server_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/synth/network_layer_bd_arp_server_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'arp_server' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server.v:9]
INFO: [Synth 8-6157] synthesizing module 'arp_server_s_axilite_s_axi' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_s_axilite_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'arp_server_s_axilite_s_axi_ram' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_s_axilite_s_axi.v:509]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_s_axilite_s_axi_ram' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_s_axilite_s_axi.v:509]
INFO: [Synth 8-6157] synthesizing module 'arp_server_s_axilite_s_axi_ram__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_s_axilite_s_axi.v:509]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_s_axilite_s_axi_ram__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_s_axilite_s_axi.v:509]
INFO: [Synth 8-6157] synthesizing module 'arp_server_s_axilite_s_axi_ram__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_s_axilite_s_axi.v:509]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_s_axilite_s_axi_ram__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_s_axilite_s_axi.v:509]
INFO: [Synth 8-155] case statement is not full and has no default [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_s_axilite_s_axi.v:317]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_s_axilite_s_axi' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_s_axilite_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'arp_server_entry_proc' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_entry_proc' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'arp_server_genARPDiscovery' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_genARPDiscovery.v:9]
INFO: [Synth 8-6157] synthesizing module 'arp_server_regslice_both' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_regslice_both' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_regslice_both__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_regslice_both__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_genARPDiscovery' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_genARPDiscovery.v:9]
INFO: [Synth 8-6157] synthesizing module 'arp_server_arp_pkg_receiver' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_arp_pkg_receiver.v:9]
INFO: [Synth 8-6157] synthesizing module 'arp_server_regslice_both__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_regslice_both__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_regslice_both__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_regslice_both__parameterized2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_regslice_both__parameterized3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_regslice_both__parameterized3' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_arp_pkg_receiver' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_arp_pkg_receiver.v:9]
INFO: [Synth 8-6157] synthesizing module 'arp_server_arp_pkg_sender' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_arp_pkg_sender.v:9]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_arp_pkg_sender' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_arp_pkg_sender.v:9]
INFO: [Synth 8-6157] synthesizing module 'arp_server_arp_table' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_arp_table.v:9]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_arp_table' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_arp_table.v:9]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w48_d3_S' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w48_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w48_d3_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w48_d3_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w48_d3_S_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w48_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'arp_server_fifo_w48_d3_S_ShiftReg' is unconnected for instance 'U_arp_server_fifo_w48_d3_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w48_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_arp_server_fifo_w48_d3_S_ShiftReg' of module 'arp_server_fifo_w48_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w48_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w48_d3_S' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w48_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w32_d3_S' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w32_d3_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d3_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w32_d3_S_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'arp_server_fifo_w32_d3_S_ShiftReg' is unconnected for instance 'U_arp_server_fifo_w32_d3_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_arp_server_fifo_w32_d3_S_ShiftReg' of module 'arp_server_fifo_w32_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w32_d3_S' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w32_d4_S' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w32_d4_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d4_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w32_d4_S_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d4_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'arp_server_fifo_w32_d4_S_ShiftReg' is unconnected for instance 'U_arp_server_fifo_w32_d4_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_arp_server_fifo_w32_d4_S_ShiftReg' of module 'arp_server_fifo_w32_d4_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d4_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w32_d4_S' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w128_d4_S' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w128_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w128_d4_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w128_d4_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w128_d4_S_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w128_d4_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'arp_server_fifo_w128_d4_S_ShiftReg' is unconnected for instance 'U_arp_server_fifo_w128_d4_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w128_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_arp_server_fifo_w128_d4_S_ShiftReg' of module 'arp_server_fifo_w128_d4_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w128_d4_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w128_d4_S' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w128_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w32_d2_S' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w32_d2_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w32_d2_S_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'arp_server_fifo_w32_d2_S_ShiftReg' is unconnected for instance 'U_arp_server_fifo_w32_d2_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_arp_server_fifo_w32_d2_S_ShiftReg' of module 'arp_server_fifo_w32_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w32_d2_S' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w256_d4_S' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w256_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_fifo_w256_d4_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w256_d4_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w256_d4_S_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w256_d4_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'arp_server_fifo_w256_d4_S_ShiftReg' is unconnected for instance 'U_arp_server_fifo_w256_d4_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w256_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_arp_server_fifo_w256_d4_S_ShiftReg' of module 'arp_server_fifo_w256_d4_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w256_d4_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_fifo_w256_d4_S' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_fifo_w256_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_start_for_arp_pkg_sender_U0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_start_for_arp_pkg_sender_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'arp_server_start_for_arp_pkg_sender_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_start_for_arp_pkg_sender_U0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_start_for_arp_pkg_sender_U0_ShiftReg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_start_for_arp_pkg_sender_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'arp_server_start_for_arp_pkg_sender_U0_ShiftReg' is unconnected for instance 'U_arp_server_start_for_arp_pkg_sender_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_start_for_arp_pkg_sender_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_arp_server_start_for_arp_pkg_sender_U0_ShiftReg' of module 'arp_server_start_for_arp_pkg_sender_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_start_for_arp_pkg_sender_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'arp_server_start_for_arp_pkg_sender_U0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_start_for_arp_pkg_sender_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arp_server' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_arp_server_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/synth/network_layer_bd_arp_server_0.v:53]
WARNING: [Synth 8-7071] port 'arpDataOut_TSTRB' of module 'network_layer_bd_arp_server_0' is unconnected for instance 'arp_server' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:209]
WARNING: [Synth 8-7023] instance 'arp_server' of module 'network_layer_bd_arp_server_0' has 41 connections declared, but only 40 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:209]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_asr_arp_in_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_arp_in_0/synth/network_layer_bd_asr_arp_in_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_29_axis_register_slice' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2830]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_29_axis_register_slice' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2830]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_asr_arp_in_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_arp_in_0/synth/network_layer_bd_asr_arp_in_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_asr_arp_in1_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_arp_in1_0/synth/network_layer_bd_asr_arp_in1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_asr_arp_in1_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_arp_in1_0/synth/network_layer_bd_asr_arp_in1_0.v:53]
WARNING: [Synth 8-7071] port 'm_axis_tstrb' of module 'network_layer_bd_asr_arp_in1_0' is unconnected for instance 'asr_arp_in1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:265]
WARNING: [Synth 8-7023] instance 'asr_arp_in1' of module 'network_layer_bd_asr_arp_in1_0' has 14 connections declared, but only 13 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:265]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_bandwidth_arp_in_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_arp_in_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bandwidth_reg.v:47]
INFO: [Synth 8-638] synthesizing module 'counter64_7_v3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:52]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:81]
INFO: [Synth 8-638] synthesizing module 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'reducer_6to3' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:51]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:81]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:81]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:81]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:81]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:81]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:81]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:81]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:81]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:81]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'reduc10' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:84]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'L_2b' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:96]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'L_2c' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:97]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'L_2d' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:98]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'L_2e' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:105]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'L_2f' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:106]
INFO: [Synth 8-3491] module 'reducer_6to3' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/6to3_reducer.vhd:45' bound to instance 'L_2g' of component 'reducer_6to3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'counter64_7_v3' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/counter_64_7_v3.vhd:52]
INFO: [Synth 8-6155] done synthesizing module 'bandwidth_reg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bandwidth_reg.v:47]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_arp_in_0.v:137]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TDEST' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_arp_in_0.v:138]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_bandwidth_arp_in_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_arp_in_0.v:53]
WARNING: [Synth 8-7071] port 'M_AXIS_TUSER' of module 'network_layer_bd_bandwidth_arp_in_0' is unconnected for instance 'bandwidth_arp_in' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:279]
WARNING: [Synth 8-7071] port 'M_AXIS_TDEST' of module 'network_layer_bd_bandwidth_arp_in_0' is unconnected for instance 'bandwidth_arp_in' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:279]
WARNING: [Synth 8-7023] instance 'bandwidth_arp_in' of module 'network_layer_bd_bandwidth_arp_in_0' has 18 connections declared, but only 16 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:279]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_bandwidth_arp_out_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_arp_out_0.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_arp_out_0.v:137]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TDEST' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_arp_out_0.v:138]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_bandwidth_arp_out_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_arp_out_0.v:53]
WARNING: [Synth 8-7071] port 'M_AXIS_TUSER' of module 'network_layer_bd_bandwidth_arp_out_0' is unconnected for instance 'bandwidth_arp_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:296]
WARNING: [Synth 8-7071] port 'M_AXIS_TDEST' of module 'network_layer_bd_bandwidth_arp_out_0' is unconnected for instance 'bandwidth_arp_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:296]
WARNING: [Synth 8-7023] instance 'bandwidth_arp_out' of module 'network_layer_bd_bandwidth_arp_out_0' has 18 connections declared, but only 16 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:296]
INFO: [Synth 8-6155] done synthesizing module 'arp_imp_ERDSJD' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_asr_eth_in_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_eth_in_0/synth/network_layer_bd_asr_eth_in_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_29_axis_register_slice__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2830]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_29_axis_register_slice__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2830]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_asr_eth_in_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_eth_in_0/synth/network_layer_bd_asr_eth_in_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_asr_eth_out_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_eth_out_0/synth/network_layer_bd_asr_eth_out_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_asr_eth_out_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_eth_out_0/synth/network_layer_bd_asr_eth_out_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_asr_headerin_out_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_headerin_out_0/synth/network_layer_bd_asr_headerin_out_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_asr_headerin_out_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_headerin_out_0/synth/network_layer_bd_asr_headerin_out_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_asr_pkth_out_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_pkth_out_0/synth/network_layer_bd_asr_pkth_out_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_29_axis_register_slice__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2830]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_29_axis_register_slice__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2830]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_asr_pkth_out_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_pkth_out_0/synth/network_layer_bd_asr_pkth_out_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_asr_udp_in_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_udp_in_0/synth/network_layer_bd_asr_udp_in_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_asr_udp_in_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_udp_in_0/synth/network_layer_bd_asr_udp_in_0.v:53]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'network_layer_bd_asr_udp_in_0' is unconnected for instance 'asr_udp_in' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1008]
WARNING: [Synth 8-7023] instance 'asr_udp_in' of module 'network_layer_bd_asr_udp_in_0' has 14 connections declared, but only 13 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1008]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_asr_udp_out_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_udp_out_0/synth/network_layer_bd_asr_udp_out_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_asr_udp_out_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_udp_out_0/synth/network_layer_bd_asr_udp_out_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_axi4stream_sinker_0_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_axi4stream_sinker_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi4stream_sinker' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/axi4stream_sinker.v:35]
INFO: [Synth 8-6155] done synthesizing module 'axi4stream_sinker' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/axi4stream_sinker.v:35]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_axi4stream_sinker_0_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_axi4stream_sinker_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_axis_switch_0_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_axis_switch_0_0/synth/network_layer_bd_axis_switch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_axis_switch' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector__parameterized2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_axisc_decoder' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized3' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis__parameterized2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_axisc_decoder' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_axisc_transfer_mux' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_axisc_arb_responder' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_axisc_arb_responder' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized4' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized4' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_axisc_transfer_mux' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_axis_switch' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_axis_switch_0_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_axis_switch_0_0/synth/network_layer_bd_axis_switch_0_0.v:53]
WARNING: [Synth 8-7071] port 's_decode_err' of module 'network_layer_bd_axis_switch_0_0' is unconnected for instance 'axis_switch_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1045]
WARNING: [Synth 8-7023] instance 'axis_switch_0' of module 'network_layer_bd_axis_switch_0_0' has 15 connections declared, but only 14 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1045]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_bandwidth_app_in_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_app_in_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bandwidth_reg__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bandwidth_reg.v:47]
INFO: [Synth 8-6155] done synthesizing module 'bandwidth_reg__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bandwidth_reg.v:47]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_bandwidth_app_in_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_app_in_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_bandwidth_app_out_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_app_out_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bandwidth_reg__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bandwidth_reg.v:47]
INFO: [Synth 8-6155] done synthesizing module 'bandwidth_reg__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bandwidth_reg.v:47]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_app_out_0.v:137]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_bandwidth_app_out_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_app_out_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_bandwidth_eth_in_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_eth_in_0.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_eth_in_0.v:137]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TDEST' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_eth_in_0.v:138]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_bandwidth_eth_in_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_eth_in_0.v:53]
WARNING: [Synth 8-7071] port 'M_AXIS_TUSER' of module 'network_layer_bd_bandwidth_eth_in_0' is unconnected for instance 'bandwidth_eth_in' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1098]
WARNING: [Synth 8-7071] port 'M_AXIS_TDEST' of module 'network_layer_bd_bandwidth_eth_in_0' is unconnected for instance 'bandwidth_eth_in' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1098]
WARNING: [Synth 8-7023] instance 'bandwidth_eth_in' of module 'network_layer_bd_bandwidth_eth_in_0' has 18 connections declared, but only 16 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1098]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_bandwidth_eth_out_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_eth_out_0.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_eth_out_0.v:137]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TDEST' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_eth_out_0.v:138]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_bandwidth_eth_out_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_eth_out_0.v:53]
WARNING: [Synth 8-7071] port 'M_AXIS_TUSER' of module 'network_layer_bd_bandwidth_eth_out_0' is unconnected for instance 'bandwidth_eth_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1115]
WARNING: [Synth 8-7071] port 'M_AXIS_TDEST' of module 'network_layer_bd_bandwidth_eth_out_0' is unconnected for instance 'bandwidth_eth_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1115]
WARNING: [Synth 8-7023] instance 'bandwidth_eth_out' of module 'network_layer_bd_bandwidth_eth_out_0' has 18 connections declared, but only 16 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1115]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_bandwidth_headerin_out_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_headerin_out_0.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_headerin_out_0.v:137]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TDEST' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_headerin_out_0.v:138]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_bandwidth_headerin_out_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_headerin_out_0.v:53]
WARNING: [Synth 8-7071] port 'M_AXIS_TUSER' of module 'network_layer_bd_bandwidth_headerin_out_0' is unconnected for instance 'bandwidth_headerin_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1132]
WARNING: [Synth 8-7071] port 'M_AXIS_TDEST' of module 'network_layer_bd_bandwidth_headerin_out_0' is unconnected for instance 'bandwidth_headerin_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1132]
WARNING: [Synth 8-7023] instance 'bandwidth_headerin_out' of module 'network_layer_bd_bandwidth_headerin_out_0' has 18 connections declared, but only 16 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1132]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_bandwidth_pkth_out_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_pkth_out_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bandwidth_reg__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bandwidth_reg.v:47]
INFO: [Synth 8-6155] done synthesizing module 'bandwidth_reg__parameterized2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bandwidth_reg.v:47]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_pkth_out_0.v:137]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_bandwidth_pkth_out_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_pkth_out_0.v:53]
WARNING: [Synth 8-7071] port 'M_AXIS_TUSER' of module 'network_layer_bd_bandwidth_pkth_out_0' is unconnected for instance 'bandwidth_pkth_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1149]
WARNING: [Synth 8-7023] instance 'bandwidth_pkth_out' of module 'network_layer_bd_bandwidth_pkth_out_0' has 18 connections declared, but only 17 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1149]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_bandwidth_udp_in_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_udp_in_0.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_udp_in_0.v:137]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_bandwidth_udp_in_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_udp_in_0.v:53]
WARNING: [Synth 8-7071] port 'M_AXIS_TUSER' of module 'network_layer_bd_bandwidth_udp_in_0' is unconnected for instance 'bandwidth_udp_in' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1167]
WARNING: [Synth 8-7023] instance 'bandwidth_udp_in' of module 'network_layer_bd_bandwidth_udp_in_0' has 18 connections declared, but only 17 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1167]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_bandwidth_udp_out_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_udp_out_0.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_udp_out_0.v:137]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_bandwidth_udp_out_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_udp_out_0.v:53]
WARNING: [Synth 8-7071] port 'M_AXIS_TUSER' of module 'network_layer_bd_bandwidth_udp_out_0' is unconnected for instance 'bandwidth_udp_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1185]
WARNING: [Synth 8-7023] instance 'bandwidth_udp_out' of module 'network_layer_bd_bandwidth_udp_out_0' has 18 connections declared, but only 17 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1185]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_eth_level_merger_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_eth_level_merger_0/synth/network_layer_bd_eth_level_merger_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_axis_switch__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_axisc_decoder__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized5' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_29_axisc_register_slice__parameterized5' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_axisc_decoder__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_axisc_transfer_mux__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_axisc_arb_responder__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_axisc_arb_responder__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_axisc_transfer_mux__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_axis_switch_arbiter' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:1352]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_arb_rr' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_dynamic_priority_encoder' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_29_dynamic_priority_encoder__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_dynamic_priority_encoder__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_dynamic_priority_encoder' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_arb_rr' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_axis_switch_arbiter' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:1352]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_29_axis_switch__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6155] done synthesizing module 'network_layer_bd_eth_level_merger_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_eth_level_merger_0/synth/network_layer_bd_eth_level_merger_0.v:53]
WARNING: [Synth 8-7071] port 's_decode_err' of module 'network_layer_bd_eth_level_merger_0' is unconnected for instance 'eth_level_merger' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1203]
WARNING: [Synth 8-7023] instance 'eth_level_merger' of module 'network_layer_bd_eth_level_merger_0' has 16 connections declared, but only 15 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1203]
INFO: [Synth 8-6157] synthesizing module 'network_layer_bd_ethh_inserter_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/synth/network_layer_bd_ethh_inserter_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ethernet_header_inserter' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter.v:9]
INFO: [Synth 8-6157] synthesizing module 'ethernet_header_inserter_entry_proc' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_header_inserter_entry_proc' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'ethernet_header_inserter_broadcaster_and_mac_request' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_broadcaster_and_mac_request.v:9]
INFO: [Synth 8-6157] synthesizing module 'ethernet_header_inserter_regslice_both' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_header_inserter_regslice_both' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'ethernet_header_inserter_regslice_both__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_regslice_both.v:11]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ethernet_header_inserter_regslice_both__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_header_inserter_regslice_both__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_header_inserter_regslice_both__parameterized2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_header_inserter_broadcaster_and_mac_request' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_broadcaster_and_mac_request.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_header_inserter_compute_and_insert_ip_checksum' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_compute_and_insert_ip_checksum.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_header_inserter_regslice_both__parameterized3' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_header_inserter_handle_output' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_handle_output.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'reset' of module 'ethernet_header_inserter_fifo_w48_d4_S_ShiftReg' is unconnected for instance 'U_ethernet_header_inserter_fifo_w48_d4_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_fifo_w48_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_ethernet_header_inserter_fifo_w48_d4_S_ShiftReg' of module 'ethernet_header_inserter_fifo_w48_d4_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_fifo_w48_d4_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'ethernet_header_inserter_start_for_handle_output_U0_ShiftReg' is unconnected for instance 'U_ethernet_header_inserter_start_for_handle_output_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_start_for_handle_output_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_ethernet_header_inserter_start_for_handle_output_U0_ShiftReg' of module 'ethernet_header_inserter_start_for_handle_output_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_start_for_handle_output_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0_ShiftReg' is unconnected for instance 'U_ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0_ShiftReg' of module 'ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0.v:50]
WARNING: [Synth 8-7071] port 'dataOut_TSTRB' of module 'network_layer_bd_ethh_inserter_0' is unconnected for instance 'ethh_inserter' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1219]
WARNING: [Synth 8-7023] instance 'ethh_inserter' of module 'network_layer_bd_ethh_inserter_0' has 23 connections declared, but only 22 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1219]
WARNING: [Synth 8-7071] port 'm_axis_tstrb' of module 'network_layer_bd_asr_icmp_out_0' is unconnected for instance 'asr_icmp_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:422]
WARNING: [Synth 8-7023] instance 'asr_icmp_out' of module 'network_layer_bd_asr_icmp_out_0' has 14 connections declared, but only 13 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:422]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_icmp_in_0.v:137]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TDEST' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_icmp_in_0.v:138]
WARNING: [Synth 8-7071] port 'M_AXIS_TUSER' of module 'network_layer_bd_bandwidth_icmp_in_0' is unconnected for instance 'bandwidth_icmp_in' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:436]
WARNING: [Synth 8-7071] port 'M_AXIS_TDEST' of module 'network_layer_bd_bandwidth_icmp_in_0' is unconnected for instance 'bandwidth_icmp_in' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:436]
WARNING: [Synth 8-7023] instance 'bandwidth_icmp_in' of module 'network_layer_bd_bandwidth_icmp_in_0' has 18 connections declared, but only 16 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:436]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TUSER' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_icmp_out_0.v:137]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TDEST' does not match port width (2) of module 'bandwidth_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd_bandwidth_icmp_out_0.v:138]
WARNING: [Synth 8-7071] port 'M_AXIS_TUSER' of module 'network_layer_bd_bandwidth_icmp_out_0' is unconnected for instance 'bandwidth_icmp_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:453]
WARNING: [Synth 8-7071] port 'M_AXIS_TDEST' of module 'network_layer_bd_bandwidth_icmp_out_0' is unconnected for instance 'bandwidth_icmp_out' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:453]
WARNING: [Synth 8-7023] instance 'bandwidth_icmp_out' of module 'network_layer_bd_bandwidth_icmp_out_0' has 18 connections declared, but only 16 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:453]
WARNING: [Synth 8-7071] port 'm_axis_icmp_TSTRB' of module 'network_layer_bd_icmp_server_0' is unconnected for instance 'icmp_server' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:470]
WARNING: [Synth 8-7023] instance 'icmp_server' of module 'network_layer_bd_icmp_server_0' has 15 connections declared, but only 14 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:470]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'network_layer_bd_ip_level_merger_0' is unconnected for instance 'ip_level_merger' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1286]
WARNING: [Synth 8-7071] port 's_decode_err' of module 'network_layer_bd_ip_level_merger_0' is unconnected for instance 'ip_level_merger' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1286]
WARNING: [Synth 8-7023] instance 'ip_level_merger' of module 'network_layer_bd_ip_level_merger_0' has 16 connections declared, but only 14 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1286]
WARNING: [Synth 8-7071] port 'reset' of module 'packet_handler_start_for_ethernet_remover_U0_ShiftReg' is unconnected for instance 'U_packet_handler_start_for_ethernet_remover_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_packet_handler_0/hdl/verilog/packet_handler_start_for_ethernet_remover_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_packet_handler_start_for_ethernet_remover_U0_ShiftReg' of module 'packet_handler_start_for_ethernet_remover_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_packet_handler_0/hdl/verilog/packet_handler_start_for_ethernet_remover_U0.v:50]
WARNING: [Synth 8-7071] port 'm_axis_TSTRB' of module 'network_layer_bd_packet_handler_0' is unconnected for instance 'packet_handler' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1301]
WARNING: [Synth 8-7023] instance 'packet_handler' of module 'network_layer_bd_packet_handler_0' has 16 connections declared, but only 15 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1301]
INFO: [Synth 8-638] synthesizing module 'bd_d82c_psr_aclk_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_d82c_psr_aclk_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_d82c_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:2066]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_d82c_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:2066]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_d82c_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:2066]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_d82c_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:2066]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_d82c_psr_aclk_0' has 10 connections declared, but only 6 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:2066]
WARNING: [Synth 8-7071] port 'S01_ACLK' of module 'clk_map_imp_12X3KWL' is unconnected for instance 'clk_map' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:945]
WARNING: [Synth 8-7071] port 'S01_ARESETN' of module 'clk_map_imp_12X3KWL' is unconnected for instance 'clk_map' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:945]
WARNING: [Synth 8-7023] instance 'clk_map' of module 'clk_map_imp_12X3KWL' has 17 connections declared, but only 15 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:945]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_d82c_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:5226]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_d82c_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:5226]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_d82c_s00tr_0' has 82 connections declared, but only 80 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:5226]
WARNING: [Synth 8-7071] port 'M01_SC_B_info' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'M01_SC_B_payld' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'M01_SC_B_req' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'M01_SC_B_send' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'S01_SC_AW_recv' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'S01_SC_W_recv' of module 'switchboards_imp_125XZCZ' is unconnected for instance 'switchboards' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_125XZCZ' has 154 connections declared, but only 143 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:1861]
WARNING: [Synth 8-7071] port 'S01_AXI_awready' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_wready' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_bid' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_bresp' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_buser' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_bvalid' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_arready' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_rid' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_rdata' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_rresp' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_rlast' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_ruser' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'S01_AXI_rvalid' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'network_layer_bd_smartconnect_0' is unconnected for instance 'smartconnect' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
WARNING: [Synth 8-7023] instance 'smartconnect' of module 'network_layer_bd_smartconnect_0' has 142 connections declared, but only 125 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1352]
INFO: [Synth 8-155] case statement is not full and has no default [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_s_axilite_s_axi.v:667]
INFO: [Synth 8-226] default block is never used [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_sparsemux_33_4_32_1_1.v:126]
INFO: [Synth 8-226] default block is never used [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_sparsemux_33_4_16_1_1.v:126]
INFO: [Synth 8-226] default block is never used [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_sparsemux_33_4_1_1_1.v:126]
WARNING: [Synth 8-7071] port 'reset' of module 'udp_fifo_w32_d3_S_ShiftReg' is unconnected for instance 'U_udp_fifo_w32_d3_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_fifo_w32_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_udp_fifo_w32_d3_S_ShiftReg' of module 'udp_fifo_w32_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_fifo_w32_d3_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'udp_fifo_w16_d3_S_ShiftReg' is unconnected for instance 'U_udp_fifo_w16_d3_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_udp_fifo_w16_d3_S_ShiftReg' of module 'udp_fifo_w16_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'udp_fifo_w1_d3_S_ShiftReg' is unconnected for instance 'U_udp_fifo_w1_d3_S_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_fifo_w1_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_udp_fifo_w1_d3_S_ShiftReg' of module 'udp_fifo_w1_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_fifo_w1_d3_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'udp_start_for_TableHandler_U0_ShiftReg' is unconnected for instance 'U_udp_start_for_TableHandler_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_start_for_TableHandler_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_udp_start_for_TableHandler_U0_ShiftReg' of module 'udp_start_for_TableHandler_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_start_for_TableHandler_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'udp_start_for_rxEngPacketDropper_U0_ShiftReg' is unconnected for instance 'U_udp_start_for_rxEngPacketDropper_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_start_for_rxEngPacketDropper_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_udp_start_for_rxEngPacketDropper_U0_ShiftReg' of module 'udp_start_for_rxEngPacketDropper_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_start_for_rxEngPacketDropper_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'udp_start_for_udpTxEngine_U0_ShiftReg' is unconnected for instance 'U_udp_start_for_udpTxEngine_U0_ShiftReg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_start_for_udpTxEngine_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_udp_start_for_udpTxEngine_U0_ShiftReg' of module 'udp_start_for_udpTxEngine_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_udp_0/hdl/verilog/udp_start_for_udpTxEngine_U0.v:50]
WARNING: [Synth 8-7071] port 'txUdpDataOut_TSTRB' of module 'network_layer_bd_udp_0' is unconnected for instance 'udp' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1478]
WARNING: [Synth 8-7071] port 'DataOutApp_TSTRB' of module 'network_layer_bd_udp_0' is unconnected for instance 'udp' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1478]
WARNING: [Synth 8-7023] instance 'udp' of module 'network_layer_bd_udp_0' has 48 connections declared, but only 46 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/network_layer_bd.v:1478]
WARNING: [Synth 8-7071] port 'S_AXIS_eth2nl_tdest' of module 'network_layer_bd' is unconnected for instance 'network_layer_bd_i' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/networklayer.v:98]
WARNING: [Synth 8-7071] port 'S_AXIS_eth2nl_tuser' of module 'network_layer_bd' is unconnected for instance 'network_layer_bd_i' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/networklayer.v:98]
WARNING: [Synth 8-7071] port 'S_AXIS_sk2nl_tuser' of module 'network_layer_bd' is unconnected for instance 'network_layer_bd_i' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/networklayer.v:98]
WARNING: [Synth 8-7023] instance 'network_layer_bd_i' of module 'network_layer_bd' has 47 connections declared, but only 44 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/networklayer.v:98]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_12X3KWL does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:2039]
WARNING: [Synth 8-3848] Net S01_AXI_arready in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:257]
WARNING: [Synth 8-3848] Net S01_AXI_awready in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:270]
WARNING: [Synth 8-3848] Net S01_AXI_bid in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:275]
WARNING: [Synth 8-3848] Net S01_AXI_bresp in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:277]
WARNING: [Synth 8-3848] Net S01_AXI_buser in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:278]
WARNING: [Synth 8-3848] Net S01_AXI_bvalid in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:279]
WARNING: [Synth 8-3848] Net S01_AXI_rdata in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:280]
WARNING: [Synth 8-3848] Net S01_AXI_rid in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:281]
WARNING: [Synth 8-3848] Net S01_AXI_rlast in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:282]
WARNING: [Synth 8-3848] Net S01_AXI_rresp in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:284]
WARNING: [Synth 8-3848] Net S01_AXI_ruser in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:285]
WARNING: [Synth 8-3848] Net S01_AXI_rvalid in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:286]
WARNING: [Synth 8-3848] Net S01_AXI_wready in module/entity bd_d82c does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d48d/src/bd_d82c.v:290]
WARNING: [Synth 8-7129] Port reset in module udp_start_for_udpTxEngine_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module udp_start_for_rxEngPacketDropper_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module udp_start_for_TableHandler_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module udp_fifo_w1_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module udp_fifo_w16_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module udp_fifo_w32_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1023] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1022] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1021] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1020] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1019] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1018] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1017] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1016] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1015] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1014] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1013] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1012] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1011] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1010] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1009] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1008] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1007] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1006] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1005] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1004] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1003] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1002] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1001] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[1000] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[999] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[998] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[997] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[996] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[995] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[994] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[993] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[992] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[991] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[990] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[989] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[988] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[987] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[986] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[985] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[984] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[983] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[982] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[981] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[980] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[979] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[978] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[977] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[976] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[975] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[974] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[973] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[972] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[971] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[970] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[969] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[968] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[967] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[966] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[965] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[964] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[963] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[962] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[961] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[960] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[959] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[958] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[957] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[956] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[955] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[954] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[953] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[952] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[951] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[950] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[949] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[948] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[947] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[946] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[945] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[944] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[943] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[942] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[941] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[940] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[939] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[938] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[937] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[936] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[935] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[934] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[933] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[932] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[931] in module udp_udpTxEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port agmdDataOut_dout[930] in module udp_udpTxEngine is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3542.727 ; gain = 778.273 ; free physical = 14347 ; free virtual = 45377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3542.727 ; gain = 778.273 ; free physical = 14347 ; free virtual = 45377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3542.727 ; gain = 778.273 ; free physical = 14347 ; free virtual = 45377
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3679.117 ; gain = 0.000 ; free physical = 14218 ; free virtual = 45249
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01awn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01awn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03rn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03rn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03arn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03arn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02bn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02bn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02wn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02wn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02awn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02awn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02rn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02rn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02arn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02arn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01bn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01bn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01wn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01wn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03awn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03awn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01rn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01rn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01arn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01arn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_icmp_server_0/constraints/icmp_server.xdc] for cell 'inst/network_layer_bd_i/icmp/icmp_server/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_icmp_server_0/constraints/icmp_server.xdc] for cell 'inst/network_layer_bd_i/icmp/icmp_server/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ooc.xdc] for cell 'inst/network_layer_bd_i'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ooc.xdc] for cell 'inst/network_layer_bd_i'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/ooc.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/ooc.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00bn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00bn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00bn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00bn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00wn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00wn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00wn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00wn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00awn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00awn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00awn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00awn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00rn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00rn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00rn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00rn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_srn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_srn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/smartconnect.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00bn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00bn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00wn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00wn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00awn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00awn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00rn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00rn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00arn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00arn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sbn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sbn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_swn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_swn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sawn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sawn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00arn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00arn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00arn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00arn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sarn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sarn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_bni_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_bni_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_bni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_wni_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_wni_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_wni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awni_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awni_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_rni_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_rni_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_rni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_arni_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_arni_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_arni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_psr_aclk_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_psr_aclk_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03bn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03bn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03wn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03wn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02wn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02wn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02wn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02wn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_rinsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_rinsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_arinsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_arinsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03bn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03bn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03bn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03bn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03wn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03wn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03wn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03wn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03awn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03awn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03awn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03awn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03rn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03rn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03rn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03rn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03arn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03arn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03arn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03arn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03s2a_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m03s2a_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02bn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02bn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02bn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02bn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awinsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awinsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02awn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02awn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02awn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02awn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02rn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02rn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02rn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02rn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02arn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02arn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02arn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02arn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02s2a_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m02s2a_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01bn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01bn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01bn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01bn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01wn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01wn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01wn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01wn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01awn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01awn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01awn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01awn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01rn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01rn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01rn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01rn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01arn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01arn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01arn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01arn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awni_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awni_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awni_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awni_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00s2a_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m00s2a_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sbn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sbn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sbn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sbn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_swn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_swn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_swn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_swn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sawn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sawn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sawn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sawn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_srn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_srn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_srn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_srn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sarn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sarn_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sarn_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_sarn_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_s00a2s_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_s00a2s_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_bni_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_bni_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_bni_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_bni_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_wni_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_wni_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_wni_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_wni_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01s2a_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_m01s2a_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_rni_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_rni_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_rni_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_rni_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_arni_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_arni_0_ooc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_sc_aclk]'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_arni_0_ooc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_arni_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_boutsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_boutsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_woutsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_woutsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awoutsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_awoutsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_routsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_routsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_aroutsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_aroutsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_binsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_binsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_winsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/bd_d82c_winsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_icmp_out_0/network_layer_bd_asr_icmp_out_0_clocks.xdc] for cell 'inst/network_layer_bd_i/icmp/asr_icmp_out/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_icmp_out_0/network_layer_bd_asr_icmp_out_0_clocks.xdc] for cell 'inst/network_layer_bd_i/icmp/asr_icmp_out/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_icmp_in_0/network_layer_bd_asr_icmp_in_0_clocks.xdc] for cell 'inst/network_layer_bd_i/icmp/asr_icmp_in/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_icmp_in_0/network_layer_bd_asr_icmp_in_0_clocks.xdc] for cell 'inst/network_layer_bd_i/icmp/asr_icmp_in/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_udp_out_0/network_layer_bd_asr_udp_out_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_udp_out/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_udp_out_0/network_layer_bd_asr_udp_out_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_udp_out/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_udp_in_0/network_layer_bd_asr_udp_in_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_udp_in/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_udp_in_0/network_layer_bd_asr_udp_in_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_udp_in/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_pkth_out_0/network_layer_bd_asr_pkth_out_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_pkth_out/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_pkth_out_0/network_layer_bd_asr_pkth_out_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_pkth_out/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_headerin_out_0/network_layer_bd_asr_headerin_out_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_headerin_out/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_headerin_out_0/network_layer_bd_asr_headerin_out_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_headerin_out/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_eth_out_0/network_layer_bd_asr_eth_out_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_eth_out/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_eth_out_0/network_layer_bd_asr_eth_out_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_eth_out/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_eth_in_0/network_layer_bd_asr_eth_in_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_eth_in/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_eth_in_0/network_layer_bd_asr_eth_in_0_clocks.xdc] for cell 'inst/network_layer_bd_i/asr_eth_in/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_arp_in1_0/network_layer_bd_asr_arp_in1_0_clocks.xdc] for cell 'inst/network_layer_bd_i/arp/asr_arp_in1/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_arp_in1_0/network_layer_bd_asr_arp_in1_0_clocks.xdc] for cell 'inst/network_layer_bd_i/arp/asr_arp_in1/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_arp_in_0/network_layer_bd_asr_arp_in_0_clocks.xdc] for cell 'inst/network_layer_bd_i/arp/asr_arp_in/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_asr_arp_in_0/network_layer_bd_asr_arp_in_0_clocks.xdc] for cell 'inst/network_layer_bd_i/arp/asr_arp_in/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_networklayer_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_networklayer_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 69 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4141.957 ; gain = 0.000 ; free physical = 13764 ; free virtual = 44796
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4141.992 ; gain = 0.000 ; free physical = 13765 ; free virtual = 44796
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4141.992 ; gain = 1377.539 ; free physical = 13711 ; free virtual = 44743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4141.992 ; gain = 1377.539 ; free physical = 13711 ; free virtual = 44743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/arp/asr_arp_in/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 67).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/arp/asr_arp_in1/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 70).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_eth_in/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 73).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_eth_out/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 76).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_headerin_out/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 79).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_pkth_out/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 82).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_udp_in/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 85).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_udp_out/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 88).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/icmp/asr_icmp_in/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 97).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/icmp/asr_icmp_out/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 100).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/icmp/icmp_server/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 103).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/dont_touch.xdc, line 115).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/udp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/packet_handler. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/ip_level_merger. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/icmp/icmp_server. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/icmp/asr_icmp_out. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/icmp/asr_icmp_in. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/ethh_inserter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/eth_level_merger. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/axis_switch_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_udp_out. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_udp_in. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_pkth_out. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_headerin_out. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_eth_out. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/asr_eth_in. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/arp/asr_arp_in1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/arp/asr_arp_in. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/arp/arp_server. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/network_layer_bd_i/smartconnect/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4141.992 ; gain = 1377.539 ; free physical = 13711 ; free virtual = 44743
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'arp_server_genARPDiscovery'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'arp_server_genARPDiscovery'
WARNING: [Synth 8-3936] Found unconnected internal register 'currWord_data_reg_344_reg' and it is trimmed from '512' to '336' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_arp_pkg_receiver.v:281]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'arp_server_arp_pkg_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'arp_server_arp_pkg_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'arp_server_arp_pkg_sender'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'arp_server_arp_pkg_sender'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'ethernet_header_inserter_broadcaster_and_mac_request'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'ethernet_header_inserter_broadcaster_and_mac_request'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'ethernet_header_inserter_broadcaster_and_mac_request'
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_header_out_read_reg_2051_reg' and it is trimmed from '1024' to '480' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ethh_inserter_0/hdl/verilog/ethernet_header_inserter_compute_and_insert_ip_checksum.v:464]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'ethernet_header_inserter_compute_and_insert_ip_checksum'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'ethernet_header_inserter_compute_and_insert_ip_checksum'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'ethernet_header_inserter_compute_and_insert_ip_checksum'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'ethernet_header_inserter_handle_output'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'ethernet_header_inserter_handle_output'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'packet_handler_packet_identification'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'packet_handler_ethernet_remover'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'packet_handler_ethernet_remover'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'udp_s_axilite_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'udp_s_axilite_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'udp_udpRxEngine'
INFO: [Synth 8-802] inferred FSM for state register 'ure_state_reg' in module 'udp_udpRxEngine'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'udp_TableHandler'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'udp_rxEngPacketDropper'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'udp_rxEngPacketDropper'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'udp_appGetMetaData'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'udp_udpTxEngine'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'udp_udpTxEngine'
INFO: [Synth 8-3971] The signal "arp_server_s_axilite_s_axi_ram:/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "arp_server_s_axilite_s_axi_ram__parameterized0:/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "arp_server_s_axilite_s_axi_ram__parameterized1:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'arp_server_genARPDiscovery'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'arp_server_genARPDiscovery'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'arp_server_arp_pkg_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'arp_server_arp_pkg_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'arp_server_arp_pkg_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'arp_server_arp_pkg_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'ethernet_header_inserter_broadcaster_and_mac_request'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'ethernet_header_inserter_broadcaster_and_mac_request'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'ethernet_header_inserter_broadcaster_and_mac_request'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'ethernet_header_inserter_compute_and_insert_ip_checksum'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'ethernet_header_inserter_compute_and_insert_ip_checksum'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'ethernet_header_inserter_compute_and_insert_ip_checksum'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'ethernet_header_inserter_handle_output'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'ethernet_header_inserter_handle_output'
INFO: [Synth 8-6904] The RAM "ethernet_header_inserter_fifo_w1024_d16_A_ram:/mem_reg" of size (depth=15 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'packet_handler_packet_identification'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'packet_handler_ethernet_remover'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'packet_handler_ethernet_remover'
INFO: [Synth 8-6904] The RAM "packet_handler_fifo_w1024_d16_A_ram:/mem_reg" of size (depth=15 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'udp_s_axilite_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'udp_s_axilite_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              010 |                               01
*
                 iSTATE0 |                              100 |                               10
                  iSTATE |                              001 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ure_state_reg' using encoding 'one-hot' in module 'udp_udpRxEngine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'udp_udpRxEngine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'udp_TableHandler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'udp_rxEngPacketDropper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'udp_rxEngPacketDropper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'udp_appGetMetaData'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'udp_udpTxEngine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'udp_udpTxEngine'
INFO: [Synth 8-6904] The RAM "udp_fifo_w128_d32_A_ram:/mem_reg" of size (depth=31 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_fifo_w160_d32_A_ram:/mem_reg" of size (depth=31 x width=160) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_fifo_w16_d256_A_ram:/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4141.992 ; gain = 1377.539 ; free physical = 13653 ; free virtual = 44695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 12    
	   4 Input   21 Bit       Adders := 1     
	   4 Input   20 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   6 Input   19 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 6     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 10    
	   4 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 8     
	   3 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 2     
	   4 Input    7 Bit       Adders := 12    
	   2 Input    6 Bit       Adders := 7     
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 14    
	   3 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 65    
	   2 Input    3 Bit       Adders := 171   
	   2 Input    2 Bit       Adders := 16    
	   3 Input    1 Bit       Adders := 12    
	   2 Input    1 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 135   
+---Registers : 
	             2178 Bit    Registers := 4     
	             1024 Bit    Registers := 6     
	              641 Bit    Registers := 8     
	              580 Bit    Registers := 6     
	              579 Bit    Registers := 2     
	              577 Bit    Registers := 6     
	              512 Bit    Registers := 37    
	              480 Bit    Registers := 1     
	              400 Bit    Registers := 3     
	              336 Bit    Registers := 1     
	              288 Bit    Registers := 2     
	              224 Bit    Registers := 2     
	              192 Bit    Registers := 12    
	              160 Bit    Registers := 1     
	              148 Bit    Registers := 2     
	              128 Bit    Registers := 6     
	              112 Bit    Registers := 4     
	               96 Bit    Registers := 4     
	               78 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 62    
	               50 Bit    Registers := 3     
	               48 Bit    Registers := 9     
	               47 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 87    
	               28 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 64    
	               14 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 50    
	                3 Bit    Registers := 256   
	                2 Bit    Registers := 140   
	                1 Bit    Registers := 1033  
+---RAMs : 
	             255K Bit	(255 X 1024 bit)          RAMs := 2     
	              15K Bit	(15 X 1024 bit)          RAMs := 4     
	              12K Bit	(256 X 48 bit)          RAMs := 1     
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               4K Bit	(31 X 160 bit)          RAMs := 1     
	               3K Bit	(31 X 128 bit)          RAMs := 2     
	               3K Bit	(255 X 16 bit)          RAMs := 2     
	               2K Bit	(64 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  641 Bit        Muxes := 4     
	   2 Input  586 Bit        Muxes := 1     
	   2 Input  580 Bit        Muxes := 3     
	   2 Input  579 Bit        Muxes := 1     
	   2 Input  577 Bit        Muxes := 5     
	   2 Input  512 Bit        Muxes := 24    
	   3 Input  512 Bit        Muxes := 1     
	   2 Input  431 Bit        Muxes := 1     
	   2 Input  288 Bit        Muxes := 1     
	   4 Input  224 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input  127 Bit        Muxes := 10    
	   2 Input  112 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 37    
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 5     
	   2 Input   54 Bit        Muxes := 2     
	   4 Input   54 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 20    
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 51    
	  67 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 5     
	   4 Input   28 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 34    
	   2 Input   14 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 22    
	   7 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 6     
	   3 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 10    
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 21    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 23    
	   4 Input    3 Bit        Muxes := 5     
	  11 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 478   
	   4 Input    2 Bit        Muxes := 60    
	   3 Input    2 Bit        Muxes := 26    
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 745   
	   6 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 40    
	  10 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GB0 has port m_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GB0 has port m_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GB0 has port s_axi_bid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GB0 has port s_axi_rid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_12_top__GB0 has port m_axi_wuser[6] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.r_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.b_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ar_reg_stall/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aw_reg_stall/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_reg_stall/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\skid_buffer_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ar_reg_stall/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aw_reg_stall/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aw_reg_stall/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ar_reg_stall/\m_vector_i_reg[1132] )
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_arpDataIn_V_data_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '512' to '336' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_arpDataIn_V_data_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '512' to '336' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_arp_server_0/hdl/verilog/arp_server_regslice_both.v:93]
INFO: [Synth 8-6904] The RAM "packet_handler/inst/eth_level_pkt_U/U_packet_handler_fifo_w1024_d16_A_ram/mem_reg" of size (depth=15 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design network_layer_bd__GCB0 has port m_axis_tready[1] driven by constant 1
RAM ("\arp/arp_server /inst/s_axilite_s_axi_U/int_arpTable_valid/mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("\arp/arp_server /inst/s_axilite_s_axi_U/int_arpTable_valid/mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "\arp/arp_server /inst/s_axilite_s_axi_U/int_arpTable_valid/mem_reg" was recognized as a true dual port RAM template.
RAM ("\arp/arp_server /inst/s_axilite_s_axi_U/int_arpTable_ipAddress/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\arp/arp_server /inst/s_axilite_s_axi_U/int_arpTable_ipAddress/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "\arp/arp_server /inst/s_axilite_s_axi_U/int_arpTable_ipAddress/mem_reg" was recognized as a true dual port RAM template.
RAM ("\arp/arp_server /inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\arp/arp_server /inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "\arp/arp_server /inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "packet_handler/inst/eth_level_pkt_U/U_packet_handler_fifo_w1024_d16_A_ram/mem_reg" of size (depth=15 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/\entry_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/arp_server /inst/\entry_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (packet_handler/\inst/packet_identification_U0/ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packet_handler/\inst/packet_identification_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packet_handler/i_0/\inst/eth_level_pkt_U/U_packet_handler_fifo_w1024_d16_A_ram/mem_reg_reg[586] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (packet_handler/\inst/ethernet_remover_U0 /\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/arp_table_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/arp_server /inst/arp_pkg_receiver_U0/\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/arp_pkg_receiver_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packet_handler/\inst/ethernet_remover_U0 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/s_axilite_s_axi_U/\int_arp_scan_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/arp_server /inst/genARPDiscovery_U0/\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/genARPDiscovery_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\regslice_both_arpDataOut_V_last_V_U/B_V_data_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\regslice_both_arpDataOut_V_last_V_U/B_V_data_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\regslice_both_arpDataOut_V_keep_V_U/B_V_data_1_payload_B_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\regslice_both_arpDataOut_V_keep_V_U/B_V_data_1_payload_A_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\regslice_both_arpDataOut_V_keep_V_U/B_V_data_1_payload_B_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\regslice_both_arpDataOut_V_keep_V_U/B_V_data_1_payload_A_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\regslice_both_arpDataOut_V_data_V_U/B_V_data_1_payload_B_reg[430] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\regslice_both_arpDataOut_V_data_V_U/B_V_data_1_payload_A_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\regslice_both_arpDataOut_V_data_V_U/B_V_data_1_payload_B_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/arp_pkg_sender_U0/\regslice_both_arpDataOut_V_data_V_U/B_V_data_1_payload_A_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface_settings_0/inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface_settings_0/inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/genARPDiscovery_U0/\regslice_both_macIpEncode_rsp_U/B_V_data_1_payload_B_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/arp_server /inst/genARPDiscovery_U0/\regslice_both_macIpEncode_rsp_U/B_V_data_1_payload_A_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packet_handler/\inst/ethernet_remover_U0 /\prevWord_dest_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/bandwidth_arp_out/inst/number_of_ones_1d_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packet_handler/\inst/ethernet_remover_U0 /\reg_260_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/asr_arp_in1 /inst/\axisc_register_slice_0/storage_data2_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/asr_arp_in1 /inst/\axisc_register_slice_0/storage_data2_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packet_handler/\inst/ethernet_remover_U0 /\sendWord_dest_reg_485_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\arp/bandwidth_arp_out/inst/byte_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\arp/bandwidth_arp_out/inst/byte_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp/asr_arp_in1 /inst/\axisc_register_slice_0/storage_data1_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/asr_arp_in1 /inst/\axisc_register_slice_0/storage_data1_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packet_handler/\inst/ethernet_remover_U0 /\regslice_both_m_axis_V_dest_V_U/B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (packet_handler/\inst/ethernet_remover_U0 /\regslice_both_m_axis_V_dest_V_U/B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp/bandwidth_arp_out/inst/debug_slot_reg[97] )
INFO: [Synth 8-6904] The RAM "ethh_inserter/inst/ip_header_out_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg" of size (depth=15 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ethh_inserter/inst/no_ip_header_out_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg" of size (depth=15 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ethh_inserter/inst/ip_header_checksum_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg" of size (depth=15 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'inst/areset_r_reg' into 'inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_29_axis_switch_arbiter/areset_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:3309]
INFO: [Synth 8-6904] The RAM "ethh_inserter/inst/ip_header_out_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg" of size (depth=15 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ethh_inserter/inst/no_ip_header_out_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg" of size (depth=15 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ethh_inserter/inst/ip_header_checksum_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg" of size (depth=15 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethh_inserter/\inst/entry_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ethh_inserter/\inst/entry_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ethh_inserter/\inst/compute_and_insert_ip_checksum_U0 /\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethh_inserter/\inst/compute_and_insert_ip_checksum_U0 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ethh_inserter/\inst/handle_output_U0 /\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethh_inserter/\inst/handle_output_U0 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethh_inserter/\inst/broadcaster_and_mac_request_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ethh_inserter/\inst/broadcaster_and_mac_request_U0/ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-6904] The RAM "inst/ureMetaData_U/U_udp_fifo_w128_d32_A_ram/mem_reg" of size (depth=31 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/rthDropFifo_U/U_udp_fifo_w160_d32_A_ram/mem_reg" of size (depth=31 x width=160) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/agmdIdOut_U/U_udp_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/txthMetaData_U/U_udp_fifo_w128_d32_A_ram/mem_reg" of size (depth=31 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/agmdpayloadLenOut_U/U_udp_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "inst/ureMetaData_U/U_udp_fifo_w128_d32_A_ram/mem_reg" of size (depth=31 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5784] Optimized 447 bits of RAM "U_udp_fifo_w1024_d256_A_ram/mem_reg" due to constant propagation. Old ram width 1024 bits, new ram width 577 bits.
RAM ("inst/ureDataPayload_U/U_udp_fifo_w1024_d256_A_ram/mem_reg") is too shallow (depth = 255) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "inst/rthDropFifo_U/U_udp_fifo_w160_d32_A_ram/mem_reg" of size (depth=31 x width=160) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/agmdIdOut_U/U_udp_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/txthMetaData_U/U_udp_fifo_w128_d32_A_ram/mem_reg" of size (depth=31 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5784] Optimized 447 bits of RAM "U_udp_fifo_w1024_d256_A_ram/mem_reg" due to constant propagation. Old ram width 1024 bits, new ram width 577 bits.
RAM ("inst/agmdDataOut_U/U_udp_fifo_w1024_d256_A_ram/mem_reg") is too shallow (depth = 255) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "inst/agmdpayloadLenOut_U/U_udp_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_46_i_reg_618_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[142]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_46_i_reg_618_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[143]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_46_i_reg_618_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[140]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_46_i_reg_618_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[141]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_46_i_reg_618_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[138]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_46_i_reg_618_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[139]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_46_i_reg_618_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[136]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_46_i_reg_618_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[137]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_45_i_reg_613_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[150]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_45_i_reg_613_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[151]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_45_i_reg_613_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[148]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_45_i_reg_613_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[149]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_45_i_reg_613_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[146]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_45_i_reg_613_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[147]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_48_i_reg_628_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[172]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_48_i_reg_628_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[173]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_48_i_reg_628_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[170]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_48_i_reg_628_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[171]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_48_i_reg_628_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[168]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_48_i_reg_628_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[169]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_47_i_reg_623_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[134]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_47_i_reg_623_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[135]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_47_i_reg_623_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[132]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_47_i_reg_623_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[133]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_47_i_reg_623_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[130]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_47_i_reg_623_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[131]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_47_i_reg_623_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[128]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_47_i_reg_623_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[129]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_51_i_reg_643_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[182]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_51_i_reg_643_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[183]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_51_i_reg_643_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[180]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_51_i_reg_643_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[181]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_51_i_reg_643_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[178]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_51_i_reg_643_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[179]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_51_i_reg_643_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[176]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_51_i_reg_643_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[177]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_50_i_reg_638_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[190]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_50_i_reg_638_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[191]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_50_i_reg_638_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[188]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_50_i_reg_638_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[189]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_50_i_reg_638_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[186]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_50_i_reg_638_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[187]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_50_i_reg_638_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[184]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_50_i_reg_638_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[185]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_49_i_reg_633_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[166]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_49_i_reg_633_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[167]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_49_i_reg_633_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[164]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_49_i_reg_633_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[165]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_49_i_reg_633_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[162]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_49_i_reg_633_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[163]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_49_i_reg_633_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[160]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_49_i_reg_633_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[161]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_48_i_reg_628_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[174]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_48_i_reg_628_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[175]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_45_i_reg_613_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[144]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_45_i_reg_613_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[145]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_44_i_reg_608_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[158]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_44_i_reg_608_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[159]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_44_i_reg_608_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[156]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_44_i_reg_608_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[157]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_44_i_reg_608_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[154]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_44_i_reg_608_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[155]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_44_i_reg_608_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[152]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_44_i_reg_608_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[153]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_43_i_reg_603_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[102]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_43_i_reg_603_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[103]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_43_i_reg_603_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[100]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_43_i_reg_603_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[101]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_43_i_reg_603_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[98]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_43_i_reg_603_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[99]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_43_i_reg_603_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[96]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_43_i_reg_603_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[97]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_42_i_reg_598_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[110]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_42_i_reg_598_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[111]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_42_i_reg_598_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[108]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_42_i_reg_598_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[109]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_42_i_reg_598_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[106]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_42_i_reg_598_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[107]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_42_i_reg_598_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[104]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_42_i_reg_598_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_41_i_reg_593_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[118]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_41_i_reg_593_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[119]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_41_i_reg_593_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[116]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_41_i_reg_593_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[117]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_41_i_reg_593_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[114]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_41_i_reg_593_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[115]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_41_i_reg_593_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[112]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_41_i_reg_593_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[113]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_40_i_reg_588_reg[6]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[126]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_40_i_reg_588_reg[7]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[127]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_40_i_reg_588_reg[4]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[124]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_40_i_reg_588_reg[5]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[125]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_40_i_reg_588_reg[2]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[122]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_40_i_reg_588_reg[3]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[123]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_40_i_reg_588_reg[0]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[120]'
INFO: [Synth 8-3886] merging instance 'inst/udpRxEngine_U0/tmp_40_i_reg_588_reg[1]' (FDE) to 'inst/udpRxEngine_U0/trunc_ln153_reg_567_reg[121]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/appGetMetaData_U0/add_ln273_fu_1365_p2_inferred/\lenCount_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/appGetMetaData_U0/add_ln273_fu_1365_p2_inferred/\lenCount_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/appGetMetaData_U0/add_ln273_fu_1365_p2_inferred/\lenCount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/appGetMetaData_U0/add_ln273_fu_1365_p2_inferred/\lenCount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/appGetMetaData_U0/add_ln273_fu_1365_p2_inferred/\lenCount_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/TableHandler_U0/select_ln60_reg_1846_reg[3]' (FD) to 'inst/TableHandler_U0/select_ln60_reg_1846_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/TableHandler_U0/select_ln60_reg_1846_reg[2]' (FD) to 'inst/TableHandler_U0/select_ln60_reg_1846_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/TableHandler_U0/select_ln60_reg_1846_reg[1]' (FD) to 'inst/TableHandler_U0/select_ln60_reg_1846_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/TableHandler_U0/\select_ln60_reg_1846_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/entry_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/entry_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/udpTxEngine_U0/\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/TableHandler_U0/\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/rxEngPacketDropper_U0/\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/TableHandler_U0/numberSockets_preg_reg[0]' (FD) to 'inst/TableHandler_U0/numberSockets_preg_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/TableHandler_U0/\numberSockets_preg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/TableHandler_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/appGetMetaData_U0/\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/appGetMetaData_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/rxEngPacketDropper_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udpTxEngine_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/udpRxEngine_U0/\ap_CS_iter0_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udpRxEngine_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/rxEngPacketDropper_U0/\regslice_both_DataOutApp_V_strb_V_U/B_V_data_1_payload_B_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/rxEngPacketDropper_U0/\regslice_both_DataOutApp_V_strb_V_U/B_V_data_1_payload_A_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udpTxEngine_U0/\regslice_both_txUdpDataOut_V_strb_V_U/B_V_data_1_payload_B_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udpTxEngine_U0/\regslice_both_txUdpDataOut_V_strb_V_U/B_V_data_1_payload_A_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/s_axilite_s_axi_U/\int_numberSockets_reg[15] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module udp_s_axilite_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module udp_s_axilite_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ure_state_reg[0]) is unused and will be removed from module udp_udpRxEngine.
INFO: [Synth 8-4471] merging register 'inst/areset_r_reg' into 'inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_29_axis_switch_arbiter/areset_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_networklayer_0_0/src/network_layer_bd_ip_level_merger_0/hdl/axis_switch_v1_1_vl_rfs.v:3309]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\icmp/icmp_server /inst/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (asr_udp_out/inst/\axisc_register_slice_0/storage_data2_reg[577] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (asr_udp_out/inst/\axisc_register_slice_0/storage_data1_reg[577] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:25 . Memory (MB): peak = 4169.891 ; gain = 1405.438 ; free physical = 13995 ; free virtual = 45046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|reducer_6to3 | sum_0      | 64x1          | LUT            | 
|reducer_6to3 | sum_1      | 64x1          | LUT            | 
|reducer_6to3 | sum_2      | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
|networklayer | p_0_out    | 64x1          | LUT            | 
+-------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------+-------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                             | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------+-------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|inst/ureDataPayload_U                   | U_udp_fifo_w1024_d256_A_ram/mem_reg | 255 x 1024(READ_FIRST) | W |   | 255 x 1024(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                 | 
|inst/agmdDataOut_U                      | U_udp_fifo_w1024_d256_A_ram/mem_reg | 255 x 1024(READ_FIRST) | W |   | 255 x 1024(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                 | 
|\arp/arp_server /inst/s_axilite_s_axi_U | int_arpTable_valid/mem_reg          | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      |                 | 
|\arp/arp_server /inst/s_axilite_s_axi_U | int_arpTable_ipAddress/mem_reg      | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      |                 | 
|\arp/arp_server /inst/s_axilite_s_axi_U | int_arpTable_macAddress/mem_reg     | 256 x 48(READ_FIRST)   | W | R | 256 x 48(READ_FIRST)    | W | R | Port A and B     | 1      | 1      |                 | 
+----------------------------------------+-------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                          | RTL Object                                                                        | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/insti_1/\switchboards/i_nodes/i_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                  | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/ureMetaData_U                                                                                                                                                                                                   | U_udp_fifo_w128_d32_A_ram/mem_reg                                                 | Implied        | 32 x 128             | RAM32M16 x 10  | 
|inst/rthDropFifo_U                                                                                                                                                                                                   | U_udp_fifo_w160_d32_A_ram/mem_reg                                                 | Implied        | 32 x 160             | RAM32M16 x 12  | 
|inst/agmdIdOut_U                                                                                                                                                                                                     | U_udp_fifo_w16_d256_A_ram/mem_reg                                                 | Implied        | 256 x 16             | RAM64M8 x 12   | 
|inst/txthMetaData_U                                                                                                                                                                                                  | U_udp_fifo_w128_d32_A_ram/mem_reg                                                 | Implied        | 32 x 128             | RAM32M16 x 10  | 
|inst/agmdpayloadLenOut_U                                                                                                                                                                                             | U_udp_fifo_w16_d256_A_ram/mem_reg                                                 | Implied        | 256 x 16             | RAM64M8 x 12   | 
|packet_handler                                                                                                                                                                                                       | inst/eth_level_pkt_U/U_packet_handler_fifo_w1024_d16_A_ram/mem_reg                | Implied        | 16 x 1024            | RAM32M16 x 74  | 
|ethh_inserter                                                                                                                                                                                                        | inst/ip_header_out_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg      | Implied        | 16 x 1024            | RAM32M16 x 74  | 
|ethh_inserter                                                                                                                                                                                                        | inst/no_ip_header_out_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg   | Implied        | 16 x 1024            | RAM32M16 x 74  | 
|ethh_inserter                                                                                                                                                                                                        | inst/ip_header_checksum_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg | Implied        | 16 x 1024            | RAM32M16 x 74  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:30 . Memory (MB): peak = 4193.656 ; gain = 1429.203 ; free physical = 13608 ; free virtual = 44658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5784] Optimized 447 bits of RAM "U_udp_fifo_w1024_d256_A_ram/mem_reg" due to constant propagation. Old ram width 1024 bits, new ram width 577 bits.
INFO: [Synth 8-5556] The block RAM "inst/\network_layer_bd_i/udp /inst/agmdDataOut_U/U_udp_fifo_w1024_d256_A_ram/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("inst/\network_layer_bd_i/udp /inst/agmdDataOut_U/U_udp_fifo_w1024_d256_A_ram/mem_reg") is too shallow (depth = 255) to use URAM. Choosing BRAM instead of URAM 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:35 . Memory (MB): peak = 4193.656 ; gain = 1429.203 ; free physical = 11623 ; free virtual = 42675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------+-------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                      | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------+-------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|inst/ureDataPayload_U                            | U_udp_fifo_w1024_d256_A_ram/mem_reg | 255 x 1024(READ_FIRST) | W |   | 255 x 1024(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                 | 
|inst/\network_layer_bd_i/udp /inst/agmdDataOut_U | U_udp_fifo_w1024_d256_A_ram/mem_reg | 255 x 1024(READ_FIRST) | W |   | 255 x 1024(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                 | 
|\arp/arp_server /inst/s_axilite_s_axi_U          | int_arpTable_valid/mem_reg          | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      |                 | 
|\arp/arp_server /inst/s_axilite_s_axi_U          | int_arpTable_ipAddress/mem_reg      | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      |                 | 
|\arp/arp_server /inst/s_axilite_s_axi_U          | int_arpTable_macAddress/mem_reg     | 256 x 48(READ_FIRST)   | W | R | 256 x 48(READ_FIRST)    | W | R | Port A and B     | 1      | 1      |                 | 
+-------------------------------------------------+-------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                          | RTL Object                                                                        | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/insti_1/\switchboards/i_nodes/i_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                  | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/ureMetaData_U                                                                                                                                                                                                   | U_udp_fifo_w128_d32_A_ram/mem_reg                                                 | Implied        | 32 x 128             | RAM32M16 x 10  | 
|inst/rthDropFifo_U                                                                                                                                                                                                   | U_udp_fifo_w160_d32_A_ram/mem_reg                                                 | Implied        | 32 x 160             | RAM32M16 x 12  | 
|inst/agmdIdOut_U                                                                                                                                                                                                     | U_udp_fifo_w16_d256_A_ram/mem_reg                                                 | Implied        | 256 x 16             | RAM64M8 x 12   | 
|inst/txthMetaData_U                                                                                                                                                                                                  | U_udp_fifo_w128_d32_A_ram/mem_reg                                                 | Implied        | 32 x 128             | RAM32M16 x 10  | 
|inst/agmdpayloadLenOut_U                                                                                                                                                                                             | U_udp_fifo_w16_d256_A_ram/mem_reg                                                 | Implied        | 256 x 16             | RAM64M8 x 12   | 
|packet_handler                                                                                                                                                                                                       | inst/eth_level_pkt_U/U_packet_handler_fifo_w1024_d16_A_ram/mem_reg                | Implied        | 16 x 1024            | RAM32M16 x 74  | 
|ethh_inserter                                                                                                                                                                                                        | inst/ip_header_out_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg      | Implied        | 16 x 1024            | RAM32M16 x 74  | 
|ethh_inserter                                                                                                                                                                                                        | inst/no_ip_header_out_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg   | Implied        | 16 x 1024            | RAM32M16 x 74  | 
|ethh_inserter                                                                                                                                                                                                        | inst/ip_header_checksum_U/U_ethernet_header_inserter_fifo_w1024_d16_A_ram/mem_reg | Implied        | 16 x 1024            | RAM32M16 x 74  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_ii_2/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_valid/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_ii_2/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_valid/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_ii_2/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_ipAddress/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_ii_2/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_ii_2/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_ii_2/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_ii_2/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/udp/inst/ureDataPayload_U/U_udp_fifo_w1024_d256_A_ram/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/udp/inst/agmdDataOut_U/U_udp_fifo_w1024_d256_A_ram/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/udp/inst/agmdDataOut_U/U_udp_fifo_w1024_d256_A_ram/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:51 . Memory (MB): peak = 4205.582 ; gain = 1441.129 ; free physical = 10640 ; free virtual = 41707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/udp/inst/ureDataPayload_U/U_udp_fifo_w1024_d256_A_ram/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/udp/inst/agmdDataOut_U/U_udp_fifo_w1024_d256_A_ram/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/udp/inst/agmdDataOut_U/U_udp_fifo_w1024_d256_A_ram/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_valid/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_valid/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_ipAddress/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/network_layer_bd_i/arp/arp_server/inst/s_axilite_s_axi_U/int_arpTable_macAddress/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 4205.582 ; gain = 1441.129 ; free physical = 10643 ; free virtual = 41711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 4205.582 ; gain = 1441.129 ; free physical = 10641 ; free virtual = 41708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:58 . Memory (MB): peak = 4205.582 ; gain = 1441.129 ; free physical = 10422 ; free virtual = 41702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:58 . Memory (MB): peak = 4205.582 ; gain = 1441.129 ; free physical = 10405 ; free virtual = 41702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:02:01 . Memory (MB): peak = 4205.582 ; gain = 1441.129 ; free physical = 12704 ; free virtual = 44016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:02:01 . Memory (MB): peak = 4205.582 ; gain = 1441.129 ; free physical = 12704 ; free virtual = 44016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 48     | 48         | 48     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3] | 128    | 128        | 128    | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[3] | 256    | 256        | 256    | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[3] | 48     | 48         | 48     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   524|
|2     |LUT1     |   431|
|3     |LUT2     |   986|
|4     |LUT3     | 10864|
|5     |LUT4     |  5988|
|6     |LUT5     |  1310|
|7     |LUT6     |  4401|
|8     |MUXF7    |   575|
|9     |MUXF8    |   269|
|10    |RAM16X1D |     1|
|11    |RAM32M   |     4|
|12    |RAM32M16 |   186|
|13    |RAM32X1D |     2|
|14    |RAM64M   |     4|
|15    |RAM64M8  |    12|
|16    |RAMB18E2 |     3|
|19    |RAMB36E2 |    19|
|23    |SRL16    |     1|
|24    |SRL16E   |  1659|
|25    |FDCE     |   201|
|26    |FDR      |     4|
|27    |FDRE     | 45438|
|28    |FDSE     |   700|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:02:01 . Memory (MB): peak = 4205.582 ; gain = 1441.129 ; free physical = 12704 ; free virtual = 44016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:49 . Memory (MB): peak = 4205.582 ; gain = 841.863 ; free physical = 15535 ; free virtual = 46847
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:02:03 . Memory (MB): peak = 4205.582 ; gain = 1441.129 ; free physical = 15555 ; free virtual = 46847
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4205.582 ; gain = 0.000 ; free physical = 15540 ; free virtual = 46832
INFO: [Netlist 29-17] Analyzing 1582 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4244.723 ; gain = 0.000 ; free physical = 14589 ; free virtual = 45881
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  FDR => FDRE: 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 186 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 12 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: b0106535
INFO: [Common 17-83] Releasing license: Synthesis
630 Infos, 306 Warnings, 31 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:02:13 . Memory (MB): peak = 4244.758 ; gain = 2834.898 ; free physical = 14284 ; free virtual = 45576
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 6829.758; main = 3453.799; forked = 3451.426
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9092.512; main = 4244.727; forked = 4890.848
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4244.758 ; gain = 0.000 ; free physical = 13656 ; free virtual = 44963
INFO: [Common 17-1381] The checkpoint '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/ulp_networklayer_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 635 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4244.758 ; gain = 0.000 ; free physical = 13233 ; free virtual = 44600
INFO: [Common 17-1381] The checkpoint '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1/ulp_networklayer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_networklayer_0_0_utilization_synth.rpt -pb ulp_networklayer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 14:18:40 2026...
