<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="Minimal_SoC::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><component name="Basic_Input_Testbench::work"/><component name="Minimal_SoC_with_PLL::work"/><component name="SRAM_ADDRESS_IO::work"/><component name="SRAM_DATA_IO::work"/><component name="OR_15bit::work"/><component name="SRAM_Control_IO::work"/><component name="UART_SRAM_DAT_TESTBENCH::work"/><component name="acc_20bit::work"/><component name="AND3_core::work"/><component name="UART_TESTBENCH::work"/><component name="INTERRUPT_DISABLE_OR::work"/><device die="IS4X2M1" family="ProASIC3" package="tq144"/><SmartGen version="8.0"/></workspace>