

================================================================
== Vitis HLS Report for 'store_result_Pipeline_mem_wr'
================================================================
* Date:           Mon Mar 25 16:55:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  13.662 us|  13.662 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_wr  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%size_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_load"   --->   Operation 7 'read' 'size_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln114_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln114"   --->   Operation 8 'read' 'sext_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln114_cast = sext i62 %sext_ln114_read"   --->   Operation 9 'sext' 'sext_ln114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_1, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i"   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i31 %i_load" [/home/cnic/wz/workspace/example_kernels/src/krnl_vadd.cpp:114]   --->   Operation 15 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln114 = icmp_slt  i32 %zext_ln114, i32 %size_load_read" [/home/cnic/wz/workspace/example_kernels/src/krnl_vadd.cpp:114]   --->   Operation 16 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%add_ln114 = add i31 %i_load, i31 1"   --->   Operation 17 'add' 'add_ln114' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %store_result.exit.exitStub, void %for.inc.split.i" [/home/cnic/wz/workspace/example_kernels/src/krnl_vadd.cpp:114]   --->   Operation 18 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln114 = store i31 %add_ln114, i31 %i" [/home/cnic/wz/workspace/example_kernels/src/krnl_vadd.cpp:114]   --->   Operation 19 'store' 'store_ln114' <Predicate = (icmp_ln114)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln114_cast" [/home/cnic/wz/workspace/example_kernels/src/krnl_vadd.cpp:114]   --->   Operation 20 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.21ns)   --->   "%out_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %out_stream" [/home/cnic/wz/workspace/example_kernels/src/krnl_vadd.cpp:116]   --->   Operation 22 'read' 'out_stream_read' <Predicate = (icmp_ln114)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [/home/cnic/wz/workspace/example_kernels/src/krnl_vadd.cpp:115]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/cnic/wz/workspace/example_kernels/src/krnl_vadd.cpp:114]   --->   Operation 24 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.43ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %out_stream_read, i4 15" [/home/cnic/wz/workspace/example_kernels/src/krnl_vadd.cpp:116]   --->   Operation 25 'write' 'write_ln116' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i" [/home/cnic/wz/workspace/example_kernels/src/krnl_vadd.cpp:114]   --->   Operation 26 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln114]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
size_load_read          (read             ) [ 0000]
sext_ln114_read         (read             ) [ 0000]
sext_ln114_cast         (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_load                  (load             ) [ 0000]
zext_ln114              (zext             ) [ 0000]
icmp_ln114              (icmp             ) [ 0110]
add_ln114               (add              ) [ 0000]
br_ln114                (br               ) [ 0000]
store_ln114             (store            ) [ 0000]
gmem0_addr              (getelementptr    ) [ 0101]
specpipeline_ln0        (specpipeline     ) [ 0000]
out_stream_read         (read             ) [ 0101]
speclooptripcount_ln115 (speclooptripcount) [ 0000]
specloopname_ln114      (specloopname     ) [ 0000]
write_ln116             (write            ) [ 0000]
br_ln114                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln114">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="size_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="size_load_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_load_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln114_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="62" slack="0"/>
<pin id="68" dir="0" index="1" bw="62" slack="0"/>
<pin id="69" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln114_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="out_stream_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_stream_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln116_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="0" index="2" bw="32" slack="1"/>
<pin id="82" dir="0" index="3" bw="1" slack="0"/>
<pin id="83" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln116/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln114_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="62" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="31" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_load_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="31" slack="0"/>
<pin id="97" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln114_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln114_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln114_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln114_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="31" slack="0"/>
<pin id="116" dir="0" index="1" bw="31" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="gmem0_addr_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="62" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="131" class="1005" name="sext_ln114_cast_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln114_cast "/>
</bind>
</comp>

<comp id="136" class="1005" name="icmp_ln114_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="140" class="1005" name="gmem0_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="145" class="1005" name="out_stream_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_stream_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="89"><net_src comp="66" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="60" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="95" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="56" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="134"><net_src comp="86" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="139"><net_src comp="102" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="119" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="148"><net_src comp="72" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 }
 - Input state : 
	Port: store_result_Pipeline_mem_wr : sext_ln114 | {1 }
	Port: store_result_Pipeline_mem_wr : size_load | {1 }
	Port: store_result_Pipeline_mem_wr : out_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		zext_ln114 : 2
		icmp_ln114 : 3
		add_ln114 : 2
		br_ln114 : 4
		store_ln114 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln114_fu_108      |    0    |    38   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln114_fu_102     |    0    |    20   |
|----------|----------------------------|---------|---------|
|          |  size_load_read_read_fu_60 |    0    |    0    |
|   read   | sext_ln114_read_read_fu_66 |    0    |    0    |
|          | out_stream_read_read_fu_72 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln116_write_fu_78  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln114_cast_fu_86   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln114_fu_98      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    58   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   gmem0_addr_reg_140  |   32   |
|       i_reg_124       |   31   |
|   icmp_ln114_reg_136  |    1   |
|out_stream_read_reg_145|   32   |
|sext_ln114_cast_reg_131|   64   |
+-----------------------+--------+
|         Total         |   160  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   58   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   160  |    -   |
+-----------+--------+--------+
|   Total   |   160  |   58   |
+-----------+--------+--------+
