library ieee;
use ieee.std_logic_1164.all;

entity eq_top is
	port(
		sw: in std_logic_vector(3 downto 0);
		ledr: out std_logic_vector(0 downto 0);
	);
end eq_top;