
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001fc  00800100  00008724  000087b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00008724  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000302  008002fc  008002fc  000089b4  2**0
                  ALLOC
  3 .stab         000197c4  00000000  00000000  000089b4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006cc6  00000000  00000000  00022178  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__ctors_end>
       4:	0c 94 4d 25 	jmp	0x4a9a	; 0x4a9a <__vector_1>
       8:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
       c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      10:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      14:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      18:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      1c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      20:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      24:	0c 94 f0 24 	jmp	0x49e0	; 0x49e0 <__vector_9>
      28:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      2c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      30:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      34:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      38:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      3c:	0c 94 6c 24 	jmp	0x48d8	; 0x48d8 <__vector_15>
      40:	0c 94 6c 24 	jmp	0x48d8	; 0x48d8 <__vector_15>
      44:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      48:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      4c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      50:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      54:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      58:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      5c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      60:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      64:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      68:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      6c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      70:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      74:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      78:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      7c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      80:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      84:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      88:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      8c:	4b 15       	cp	r20, r11
      8e:	51 15       	cp	r21, r1
      90:	54 15       	cp	r21, r4
      92:	57 15       	cp	r21, r7
      94:	5a 15       	cp	r21, r10
      96:	5d 15       	cp	r21, r13
      98:	63 15       	cp	r22, r3
      9a:	60 15       	cp	r22, r0
      9c:	66 15       	cp	r22, r6
      9e:	69 15       	cp	r22, r9
      a0:	6c 15       	cp	r22, r12
      a2:	75 15       	cp	r23, r5
      a4:	78 15       	cp	r23, r8
      a6:	7b 15       	cp	r23, r11
      a8:	7e 15       	cp	r23, r14
      aa:	72 15       	cp	r23, r2
      ac:	48 15       	cp	r20, r8
      ae:	4e 15       	cp	r20, r14
      b0:	81 15       	cp	r24, r1
      b2:	84 15       	cp	r24, r4
      b4:	6f 15       	cp	r22, r15
      b6:	45 15       	cp	r20, r5
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <__c.1863+0x63>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2122>:
     13a:	45 72 72 6f 72 20 63 72 65 61 74 69 6e 67 20 73     Error creating s
     14a:	65 6d 0d 0a 00                                      em...

0000014f <__c.2204>:
     14f:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000156 <__c.2201>:
     156:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000165 <__c.2198>:
     165:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

00000176 <__c.2195>:
     176:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     186:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

00000191 <__c.2192>:
     191:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     1a1:	20 53 69 67 6e 61 6c 00                              Signal.

000001a9 <__c.2189>:
     1a9:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     1b9:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000001c9 <__c.2186>:
     1c9:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     1d9:	72 6f 72 00                                         ror.

000001dd <__c.2183>:
     1dd:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000001ee <__c.2180>:
     1ee:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     1fe:	61 72 74 00                                         art.

00000202 <__c.2177>:
     202:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

00000211 <__c.2174>:
     211:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     221:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

0000022c <__c.2171>:
     22c:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000238 <__c.2168>:
     238:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     248:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     258:	20 6f 6b 3f 00                                       ok?.

0000025d <__c.2165>:
     25d:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     26d:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

0000027b <__c.2162>:
     27b:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     28b:	72 74 00                                            rt.

0000028e <__c.2159>:
     28e:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     29e:	49 44 00                                            ID.

000002a1 <__c.2156>:
     2a1:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     2b1:	20 57 61 6b 65 75 70 00                              Wakeup.

000002b9 <__c.2153>:
     2b9:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     2c9:	6c 61 74 65 64 00                                   lated.

000002cf <__c.2150>:
     2cf:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     2df:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000002ea <__c.2147>:
     2ea:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     2fa:	69 6e 74 65 72 00                                   inter.

00000300 <__c.2144>:
     300:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     310:	6c 6f 77 00                                         low.

00000314 <__c.2141>:
     314:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     324:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     334:	6e 6f 75 67 68 21 00                                nough!.

0000033b <__c.2137>:
     33b:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     34b:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     35b:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     36b:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

00000377 <__c.2134>:
     377:	29 3a 20 00                                         ): .

0000037b <__c.2132>:
     37b:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

00000387 <__c.2057>:
     387:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

00000396 <__c.2133>:
     396:	0a 0d 00                                            ...

00000399 <__c.2128>:
     399:	6e 72 6b 5f 71 75 65 75 65 3a 20 00                 nrk_queue: .

000003a5 <font5x7>:
     3a5:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     3b5:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     3cd:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     3dd:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     3f5:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     405:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     415:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     425:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     435:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     445:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     455:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     465:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     475:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     485:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     495:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     4a5:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     4b5:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     4c5:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     4d5:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     4e5:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     4f5:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     505:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     515:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     525:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     535:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     545:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     555:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     565:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     575:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     585:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     595:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     5a5:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     5b5:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     5c5:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     5d5:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     5e5:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     5f5:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     605:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     615:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     631:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     641:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     681:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     6c9:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     6d9:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     6e9:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     6f9:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     709:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     731:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     741:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     751:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     761:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     771:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     781:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     791:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     7b9:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     7c9:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     7d9:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     7f1:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     801:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     811:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     821:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     831:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     841:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     851:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     861:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     871:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     881:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     891:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     8a1:	51 50 51 3c                                         QPQ<

000008a5 <__c.1865>:
     8a5:	6e 61 6e 00                                         nan.

000008a9 <__c.1863>:
     8a9:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     8b9:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     8c9:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     8d9:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     8e9:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     8f9:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     909:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     919:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     929:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     939:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     949:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     959:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     969:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     979:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     989:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     999:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27 00        .r^"....$...='.

000009a8 <__ctors_end>:
     9a8:	11 24       	eor	r1, r1
     9aa:	1f be       	out	0x3f, r1	; 63
     9ac:	cf ef       	ldi	r28, 0xFF	; 255
     9ae:	d0 e1       	ldi	r29, 0x10	; 16
     9b0:	de bf       	out	0x3e, r29	; 62
     9b2:	cd bf       	out	0x3d, r28	; 61

000009b4 <__do_copy_data>:
     9b4:	12 e0       	ldi	r17, 0x02	; 2
     9b6:	a0 e0       	ldi	r26, 0x00	; 0
     9b8:	b1 e0       	ldi	r27, 0x01	; 1
     9ba:	e4 e2       	ldi	r30, 0x24	; 36
     9bc:	f7 e8       	ldi	r31, 0x87	; 135
     9be:	00 e0       	ldi	r16, 0x00	; 0
     9c0:	0b bf       	out	0x3b, r16	; 59
     9c2:	02 c0       	rjmp	.+4      	; 0x9c8 <__do_copy_data+0x14>
     9c4:	07 90       	elpm	r0, Z+
     9c6:	0d 92       	st	X+, r0
     9c8:	ac 3f       	cpi	r26, 0xFC	; 252
     9ca:	b1 07       	cpc	r27, r17
     9cc:	d9 f7       	brne	.-10     	; 0x9c4 <__do_copy_data+0x10>

000009ce <__do_clear_bss>:
     9ce:	15 e0       	ldi	r17, 0x05	; 5
     9d0:	ac ef       	ldi	r26, 0xFC	; 252
     9d2:	b2 e0       	ldi	r27, 0x02	; 2
     9d4:	01 c0       	rjmp	.+2      	; 0x9d8 <.do_clear_bss_start>

000009d6 <.do_clear_bss_loop>:
     9d6:	1d 92       	st	X+, r1

000009d8 <.do_clear_bss_start>:
     9d8:	ae 3f       	cpi	r26, 0xFE	; 254
     9da:	b1 07       	cpc	r27, r17
     9dc:	e1 f7       	brne	.-8      	; 0x9d6 <.do_clear_bss_loop>
     9de:	0e 94 1b 05 	call	0xa36	; 0xa36 <main>
     9e2:	0c 94 90 43 	jmp	0x8720	; 0x8720 <_exit>

000009e6 <__bad_interrupt>:
     9e6:	0c 94 42 24 	jmp	0x4884	; 0x4884 <__vector_default>

000009ea <task_2_activity>:
nrk_sem_t *semaphoreA;
//nrk_sem_t *semaphoreB;

//"Instantiate" tasks.
TASK(1, 4, 2);
TASK(2, 7, 3);
     9ea:	80 91 0d 03 	lds	r24, 0x030D
     9ee:	90 91 0e 03 	lds	r25, 0x030E
     9f2:	0e 94 48 1a 	call	0x3490	; 0x3490 <nrk_sem_pend>
     9f6:	80 91 0d 03 	lds	r24, 0x030D
     9fa:	90 91 0e 03 	lds	r25, 0x030E
     9fe:	0e 94 9a 19 	call	0x3334	; 0x3334 <nrk_sem_post>
     a02:	0e 94 ef 1d 	call	0x3bde	; 0x3bde <nrk_wait_until_next_period>
     a06:	8a e0       	ldi	r24, 0x0A	; 10
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	0e 94 50 41 	call	0x82a0	; 0x82a0 <putchar>
     a0e:	ed cf       	rjmp	.-38     	; 0x9ea <task_2_activity>

00000a10 <task_1_activity>:
//Semaphore shared among resources.
nrk_sem_t *semaphoreA;
//nrk_sem_t *semaphoreB;

//"Instantiate" tasks.
TASK(1, 4, 2);
     a10:	80 91 0d 03 	lds	r24, 0x030D
     a14:	90 91 0e 03 	lds	r25, 0x030E
     a18:	0e 94 48 1a 	call	0x3490	; 0x3490 <nrk_sem_pend>
     a1c:	80 91 0d 03 	lds	r24, 0x030D
     a20:	90 91 0e 03 	lds	r25, 0x030E
     a24:	0e 94 9a 19 	call	0x3334	; 0x3334 <nrk_sem_post>
     a28:	0e 94 ef 1d 	call	0x3bde	; 0x3bde <nrk_wait_until_next_period>
     a2c:	8a e0       	ldi	r24, 0x0A	; 10
     a2e:	90 e0       	ldi	r25, 0x00	; 0
     a30:	0e 94 50 41 	call	0x82a0	; 0x82a0 <putchar>
     a34:	ed cf       	rjmp	.-38     	; 0xa10 <task_1_activity>

00000a36 <main>:
//TASK(1, 11, 2, semaphoreA);
//TASK(2, 6, 3, semaphoreB);


int main ()
{
     a36:	1f 93       	push	r17
    nrk_setup_ports();
     a38:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <nrk_setup_ports>
    nrk_setup_uart(UART_BAUDRATE_115K2);
     a3c:	87 e0       	ldi	r24, 0x07	; 7
     a3e:	90 e0       	ldi	r25, 0x00	; 0
     a40:	0e 94 1f 11 	call	0x223e	; 0x223e <nrk_setup_uart>

    printf( "Starting up...\r\n" );
     a44:	80 e0       	ldi	r24, 0x00	; 0
     a46:	91 e0       	ldi	r25, 0x01	; 1
     a48:	0e 94 57 41 	call	0x82ae	; 0x82ae <puts>

    nrk_init();
     a4c:	0e 94 0e 12 	call	0x241c	; 0x241c <nrk_init>

    nrk_time_set(0,0);
     a50:	60 e0       	ldi	r22, 0x00	; 0
     a52:	70 e0       	ldi	r23, 0x00	; 0
     a54:	cb 01       	movw	r24, r22
     a56:	20 e0       	ldi	r18, 0x00	; 0
     a58:	30 e0       	ldi	r19, 0x00	; 0
     a5a:	a9 01       	movw	r20, r18
     a5c:	0e 94 f3 1f 	call	0x3fe6	; 0x3fe6 <nrk_time_set>

    //Initialize tasks 
    INITIALIZE_TASK(1, 3);
     a60:	11 e0       	ldi	r17, 0x01	; 1
     a62:	10 93 44 04 	sts	0x0444, r17
     a66:	8f e8       	ldi	r24, 0x8F	; 143
     a68:	93 e0       	ldi	r25, 0x03	; 3
     a6a:	90 93 3f 04 	sts	0x043F, r25
     a6e:	80 93 3e 04 	sts	0x043E, r24
     a72:	8f e0       	ldi	r24, 0x0F	; 15
     a74:	93 e0       	ldi	r25, 0x03	; 3
     a76:	90 93 41 04 	sts	0x0441, r25
     a7a:	80 93 40 04 	sts	0x0440, r24
     a7e:	10 93 46 04 	sts	0x0446, r17
     a82:	88 e0       	ldi	r24, 0x08	; 8
     a84:	95 e0       	ldi	r25, 0x05	; 5
     a86:	90 93 43 04 	sts	0x0443, r25
     a8a:	80 93 42 04 	sts	0x0442, r24
     a8e:	10 93 47 04 	sts	0x0447, r17
     a92:	10 93 45 04 	sts	0x0445, r17
     a96:	80 91 10 01 	lds	r24, 0x0110
     a9a:	90 91 11 01 	lds	r25, 0x0111
     a9e:	a0 91 12 01 	lds	r26, 0x0112
     aa2:	b0 91 13 01 	lds	r27, 0x0113
     aa6:	80 93 48 04 	sts	0x0448, r24
     aaa:	90 93 49 04 	sts	0x0449, r25
     aae:	a0 93 4a 04 	sts	0x044A, r26
     ab2:	b0 93 4b 04 	sts	0x044B, r27
     ab6:	10 92 4c 04 	sts	0x044C, r1
     aba:	10 92 4d 04 	sts	0x044D, r1
     abe:	10 92 4e 04 	sts	0x044E, r1
     ac2:	10 92 4f 04 	sts	0x044F, r1
     ac6:	80 91 14 01 	lds	r24, 0x0114
     aca:	90 91 15 01 	lds	r25, 0x0115
     ace:	a0 91 16 01 	lds	r26, 0x0116
     ad2:	b0 91 17 01 	lds	r27, 0x0117
     ad6:	80 93 50 04 	sts	0x0450, r24
     ada:	90 93 51 04 	sts	0x0451, r25
     ade:	a0 93 52 04 	sts	0x0452, r26
     ae2:	b0 93 53 04 	sts	0x0453, r27
     ae6:	10 92 54 04 	sts	0x0454, r1
     aea:	10 92 55 04 	sts	0x0455, r1
     aee:	10 92 56 04 	sts	0x0456, r1
     af2:	10 92 57 04 	sts	0x0457, r1
     af6:	10 92 58 04 	sts	0x0458, r1
     afa:	10 92 59 04 	sts	0x0459, r1
     afe:	10 92 5a 04 	sts	0x045A, r1
     b02:	10 92 5b 04 	sts	0x045B, r1
     b06:	10 92 5c 04 	sts	0x045C, r1
     b0a:	10 92 5d 04 	sts	0x045D, r1
     b0e:	10 92 5e 04 	sts	0x045E, r1
     b12:	10 92 5f 04 	sts	0x045F, r1
     b16:	8d e3       	ldi	r24, 0x3D	; 61
     b18:	94 e0       	ldi	r25, 0x04	; 4
     b1a:	0e 94 3b 1c 	call	0x3876	; 0x3876 <nrk_activate_task>
    INITIALIZE_TASK(2, 3);
     b1e:	10 93 98 03 	sts	0x0398, r17
     b22:	88 e3       	ldi	r24, 0x38	; 56
     b24:	94 e0       	ldi	r25, 0x04	; 4
     b26:	90 93 93 03 	sts	0x0393, r25
     b2a:	80 93 92 03 	sts	0x0392, r24
     b2e:	88 eb       	ldi	r24, 0xB8	; 184
     b30:	93 e0       	ldi	r25, 0x03	; 3
     b32:	90 93 95 03 	sts	0x0395, r25
     b36:	80 93 94 03 	sts	0x0394, r24
     b3a:	10 93 9a 03 	sts	0x039A, r17
     b3e:	85 ef       	ldi	r24, 0xF5	; 245
     b40:	94 e0       	ldi	r25, 0x04	; 4
     b42:	90 93 97 03 	sts	0x0397, r25
     b46:	80 93 96 03 	sts	0x0396, r24
     b4a:	10 93 9b 03 	sts	0x039B, r17
     b4e:	82 e0       	ldi	r24, 0x02	; 2
     b50:	80 93 99 03 	sts	0x0399, r24
     b54:	80 91 18 01 	lds	r24, 0x0118
     b58:	90 91 19 01 	lds	r25, 0x0119
     b5c:	a0 91 1a 01 	lds	r26, 0x011A
     b60:	b0 91 1b 01 	lds	r27, 0x011B
     b64:	80 93 9c 03 	sts	0x039C, r24
     b68:	90 93 9d 03 	sts	0x039D, r25
     b6c:	a0 93 9e 03 	sts	0x039E, r26
     b70:	b0 93 9f 03 	sts	0x039F, r27
     b74:	10 92 a0 03 	sts	0x03A0, r1
     b78:	10 92 a1 03 	sts	0x03A1, r1
     b7c:	10 92 a2 03 	sts	0x03A2, r1
     b80:	10 92 a3 03 	sts	0x03A3, r1
     b84:	80 91 1c 01 	lds	r24, 0x011C
     b88:	90 91 1d 01 	lds	r25, 0x011D
     b8c:	a0 91 1e 01 	lds	r26, 0x011E
     b90:	b0 91 1f 01 	lds	r27, 0x011F
     b94:	80 93 a4 03 	sts	0x03A4, r24
     b98:	90 93 a5 03 	sts	0x03A5, r25
     b9c:	a0 93 a6 03 	sts	0x03A6, r26
     ba0:	b0 93 a7 03 	sts	0x03A7, r27
     ba4:	10 92 a8 03 	sts	0x03A8, r1
     ba8:	10 92 a9 03 	sts	0x03A9, r1
     bac:	10 92 aa 03 	sts	0x03AA, r1
     bb0:	10 92 ab 03 	sts	0x03AB, r1
     bb4:	10 92 ac 03 	sts	0x03AC, r1
     bb8:	10 92 ad 03 	sts	0x03AD, r1
     bbc:	10 92 ae 03 	sts	0x03AE, r1
     bc0:	10 92 af 03 	sts	0x03AF, r1
     bc4:	10 92 b0 03 	sts	0x03B0, r1
     bc8:	10 92 b1 03 	sts	0x03B1, r1
     bcc:	10 92 b2 03 	sts	0x03B2, r1
     bd0:	10 92 b3 03 	sts	0x03B3, r1
     bd4:	81 e9       	ldi	r24, 0x91	; 145
     bd6:	93 e0       	ldi	r25, 0x03	; 3
     bd8:	0e 94 3b 1c 	call	0x3876	; 0x3876 <nrk_activate_task>
    //INITIALIZE_TASK(1, 2);
    //INITIALIZE_TASK(2, 2);

    //instead of passing the ceiling priority, the task with the shortest period that accesses the semaphore is given
    //in this case, task1 which has a period 350*NANOS_PER_MS
    semaphoreA = nrk_sem_create(1, 4);
     bdc:	81 e0       	ldi	r24, 0x01	; 1
     bde:	64 e0       	ldi	r22, 0x04	; 4
     be0:	0e 94 41 19 	call	0x3282	; 0x3282 <nrk_sem_create>
     be4:	90 93 0e 03 	sts	0x030E, r25
     be8:	80 93 0d 03 	sts	0x030D, r24
//    semaphoreB = nrk_sem_create(1, 16);

    if(semaphoreA==NULL) nrk_kprintf( PSTR("Error creating sem\r\n" ));
     bec:	00 97       	sbiw	r24, 0x00	; 0
     bee:	21 f4       	brne	.+8      	; 0xbf8 <main+0x1c2>
     bf0:	8a e3       	ldi	r24, 0x3A	; 58
     bf2:	91 e0       	ldi	r25, 0x01	; 1
     bf4:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <nrk_kprintf>
    nrk_start();
     bf8:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <nrk_start>

    return 0;
}
     bfc:	80 e0       	ldi	r24, 0x00	; 0
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	1f 91       	pop	r17
     c02:	08 95       	ret

00000c04 <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
     c04:	90 e0       	ldi	r25, 0x00	; 0
     c06:	9c 01       	movw	r18, r24
     c08:	2b 50       	subi	r18, 0x0B	; 11
     c0a:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
     c0c:	22 0f       	add	r18, r18
     c0e:	33 1f       	adc	r19, r19
     c10:	22 0f       	add	r18, r18
     c12:	33 1f       	adc	r19, r19
     c14:	86 5a       	subi	r24, 0xA6	; 166
     c16:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
     c18:	82 0f       	add	r24, r18
     c1a:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
     c1c:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
     c1e:	c0 98       	cbi	0x18, 0	; 24
     c20:	28 e1       	ldi	r18, 0x18	; 24
     c22:	2f b9       	out	0x0f, r18	; 15
     c24:	77 9b       	sbis	0x0e, 7	; 14
     c26:	fe cf       	rjmp	.-4      	; 0xc24 <halRfSetChannel+0x20>
     c28:	9f b9       	out	0x0f, r25	; 15
     c2a:	77 9b       	sbis	0x0e, 7	; 14
     c2c:	fe cf       	rjmp	.-4      	; 0xc2a <halRfSetChannel+0x26>
     c2e:	8f b9       	out	0x0f, r24	; 15
     c30:	77 9b       	sbis	0x0e, 7	; 14
     c32:	fe cf       	rjmp	.-4      	; 0xc30 <halRfSetChannel+0x2c>
     c34:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     c36:	78 94       	sei

} // rfSetChannel
     c38:	08 95       	ret

00000c3a <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
     c3a:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
     c3c:	c0 98       	cbi	0x18, 0	; 24
     c3e:	1f b8       	out	0x0f, r1	; 15
     c40:	77 9b       	sbis	0x0e, 7	; 14
     c42:	fe cf       	rjmp	.-4      	; 0xc40 <halRfWaitForCrystalOscillator+0x6>
     c44:	8f b1       	in	r24, 0x0f	; 15
     c46:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
     c48:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
     c4a:	86 ff       	sbrs	r24, 6
     c4c:	f6 cf       	rjmp	.-20     	; 0xc3a <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
     c4e:	08 95       	ret

00000c50 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     c50:	80 91 3a 01 	lds	r24, 0x013A
     c54:	0e 94 02 0f 	call	0x1e04	; 0x1e04 <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
     c58:	80 91 39 01 	lds	r24, 0x0139
     c5c:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <nrk_gpio_clr>
}
     c60:	08 95       	ret

00000c62 <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     c62:	80 91 3a 01 	lds	r24, 0x013A
     c66:	0e 94 02 0f 	call	0x1e04	; 0x1e04 <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
     c6a:	80 91 39 01 	lds	r24, 0x0139
     c6e:	0e 94 02 0f 	call	0x1e04	; 0x1e04 <nrk_gpio_set>
}
     c72:	08 95       	ret

00000c74 <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
     c74:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
     c76:	c0 98       	cbi	0x18, 0	; 24
     c78:	87 e0       	ldi	r24, 0x07	; 7
     c7a:	8f b9       	out	0x0f, r24	; 15
     c7c:	77 9b       	sbis	0x0e, 7	; 14
     c7e:	fe cf       	rjmp	.-4      	; 0xc7c <rf_power_down+0x8>
     c80:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
     c82:	c0 98       	cbi	0x18, 0	; 24
     c84:	86 e0       	ldi	r24, 0x06	; 6
     c86:	8f b9       	out	0x0f, r24	; 15
     c88:	77 9b       	sbis	0x0e, 7	; 14
     c8a:	fe cf       	rjmp	.-4      	; 0xc88 <rf_power_down+0x14>
     c8c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     c8e:	78 94       	sei
}
     c90:	08 95       	ret

00000c92 <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
     c92:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
     c94:	c0 98       	cbi	0x18, 0	; 24
     c96:	81 e0       	ldi	r24, 0x01	; 1
     c98:	8f b9       	out	0x0f, r24	; 15
     c9a:	77 9b       	sbis	0x0e, 7	; 14
     c9c:	fe cf       	rjmp	.-4      	; 0xc9a <rf_power_up+0x8>
     c9e:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
     ca0:	88 ee       	ldi	r24, 0xE8	; 232
     ca2:	93 e0       	ldi	r25, 0x03	; 3
     ca4:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
     ca8:	78 94       	sei

}
     caa:	08 95       	ret

00000cac <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
     cac:	80 91 f5 04 	lds	r24, 0x04F5
     cb0:	08 95       	ret

00000cb2 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
     cb2:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
     cb4:	c0 98       	cbi	0x18, 0	; 24
     cb6:	89 ec       	ldi	r24, 0xC9	; 201
     cb8:	8f b9       	out	0x0f, r24	; 15
     cba:	77 9b       	sbis	0x0e, 7	; 14
     cbc:	fe cf       	rjmp	.-4      	; 0xcba <rf_security_set_ctr_counter+0x8>
     cbe:	80 e8       	ldi	r24, 0x80	; 128
     cc0:	8f b9       	out	0x0f, r24	; 15
     cc2:	77 9b       	sbis	0x0e, 7	; 14
     cc4:	fe cf       	rjmp	.-4      	; 0xcc2 <rf_security_set_ctr_counter+0x10>
     cc6:	82 e0       	ldi	r24, 0x02	; 2
     cc8:	81 50       	subi	r24, 0x01	; 1
     cca:	df 01       	movw	r26, r30
     ccc:	a8 0f       	add	r26, r24
     cce:	b1 1d       	adc	r27, r1
     cd0:	9c 91       	ld	r25, X
     cd2:	9f b9       	out	0x0f, r25	; 15
     cd4:	77 9b       	sbis	0x0e, 7	; 14
     cd6:	fe cf       	rjmp	.-4      	; 0xcd4 <rf_security_set_ctr_counter+0x22>
     cd8:	88 23       	and	r24, r24
     cda:	b1 f7       	brne	.-20     	; 0xcc8 <rf_security_set_ctr_counter+0x16>
     cdc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
     cde:	c0 98       	cbi	0x18, 0	; 24
     ce0:	8b ec       	ldi	r24, 0xCB	; 203
     ce2:	8f b9       	out	0x0f, r24	; 15
     ce4:	77 9b       	sbis	0x0e, 7	; 14
     ce6:	fe cf       	rjmp	.-4      	; 0xce4 <rf_security_set_ctr_counter+0x32>
     ce8:	80 e8       	ldi	r24, 0x80	; 128
     cea:	8f b9       	out	0x0f, r24	; 15
     cec:	77 9b       	sbis	0x0e, 7	; 14
     cee:	fe cf       	rjmp	.-4      	; 0xcec <rf_security_set_ctr_counter+0x3a>
     cf0:	82 e0       	ldi	r24, 0x02	; 2
     cf2:	81 50       	subi	r24, 0x01	; 1
     cf4:	df 01       	movw	r26, r30
     cf6:	a8 0f       	add	r26, r24
     cf8:	b1 1d       	adc	r27, r1
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	9c 91       	ld	r25, X
     cfe:	12 97       	sbiw	r26, 0x02	; 2
     d00:	9f b9       	out	0x0f, r25	; 15
     d02:	77 9b       	sbis	0x0e, 7	; 14
     d04:	fe cf       	rjmp	.-4      	; 0xd02 <rf_security_set_ctr_counter+0x50>
     d06:	88 23       	and	r24, r24
     d08:	a1 f7       	brne	.-24     	; 0xcf2 <rf_security_set_ctr_counter+0x40>
     d0a:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
     d0c:	80 81       	ld	r24, Z
     d0e:	80 93 f6 04 	sts	0x04F6, r24
    tx_ctr[1]=counter[1];
     d12:	81 81       	ldd	r24, Z+1	; 0x01
     d14:	80 93 f7 04 	sts	0x04F7, r24
    tx_ctr[2]=counter[2];
     d18:	82 81       	ldd	r24, Z+2	; 0x02
     d1a:	80 93 f8 04 	sts	0x04F8, r24
    tx_ctr[3]=counter[3];
     d1e:	83 81       	ldd	r24, Z+3	; 0x03
     d20:	80 93 f9 04 	sts	0x04F9, r24
}
     d24:	08 95       	ret

00000d26 <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
     d26:	8f 92       	push	r8
     d28:	9f 92       	push	r9
     d2a:	af 92       	push	r10
     d2c:	bf 92       	push	r11
     d2e:	cf 92       	push	r12
     d30:	df 92       	push	r13
     d32:	ef 92       	push	r14
     d34:	ff 92       	push	r15
     d36:	0f 93       	push	r16
     d38:	1f 93       	push	r17
     d3a:	df 93       	push	r29
     d3c:	cf 93       	push	r28
     d3e:	00 d0       	rcall	.+0      	; 0xd40 <rf_security_set_key+0x1a>
     d40:	00 d0       	rcall	.+0      	; 0xd42 <rf_security_set_key+0x1c>
     d42:	cd b7       	in	r28, 0x3d	; 61
     d44:	de b7       	in	r29, 0x3e	; 62
     d46:	e8 2e       	mov	r14, r24
     d48:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
     d4a:	84 e6       	ldi	r24, 0x64	; 100
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
     d52:	f0 2e       	mov	r15, r16
     d54:	20 e0       	ldi	r18, 0x00	; 0
     d56:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     d58:	8e 01       	movw	r16, r28
     d5a:	0f 5f       	subi	r16, 0xFF	; 255
     d5c:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     d5e:	f3 e0       	ldi	r31, 0x03	; 3
     d60:	cf 2e       	mov	r12, r31
     d62:	d1 2c       	mov	r13, r1
     d64:	cc 0e       	add	r12, r28
     d66:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
     d68:	f7 01       	movw	r30, r14
     d6a:	91 90       	ld	r9, Z+
     d6c:	7f 01       	movw	r14, r30
     d6e:	88 24       	eor	r8, r8
     d70:	80 81       	ld	r24, Z
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	88 29       	or	r24, r8
     d76:	99 29       	or	r25, r9
     d78:	9a 83       	std	Y+2, r25	; 0x02
     d7a:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
     d7c:	84 e6       	ldi	r24, 0x64	; 100
     d7e:	90 e0       	ldi	r25, 0x00	; 0
     d80:	2b 83       	std	Y+3, r18	; 0x03
     d82:	3c 83       	std	Y+4, r19	; 0x04
     d84:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     d88:	c0 98       	cbi	0x18, 0	; 24
     d8a:	2b 81       	ldd	r18, Y+3	; 0x03
     d8c:	3c 81       	ldd	r19, Y+4	; 0x04
     d8e:	82 2f       	mov	r24, r18
     d90:	80 68       	ori	r24, 0x80	; 128
     d92:	8f b9       	out	0x0f, r24	; 15
     d94:	77 9b       	sbis	0x0e, 7	; 14
     d96:	fe cf       	rjmp	.-4      	; 0xd94 <rf_security_set_key+0x6e>
     d98:	c9 01       	movw	r24, r18
     d9a:	95 95       	asr	r25
     d9c:	87 95       	ror	r24
     d9e:	80 7c       	andi	r24, 0xC0	; 192
     da0:	8f b9       	out	0x0f, r24	; 15
     da2:	77 9b       	sbis	0x0e, 7	; 14
     da4:	fe cf       	rjmp	.-4      	; 0xda2 <rf_security_set_key+0x7c>
     da6:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     da8:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     daa:	81 91       	ld	r24, Z+
     dac:	8f b9       	out	0x0f, r24	; 15
     dae:	77 9b       	sbis	0x0e, 7	; 14
     db0:	fe cf       	rjmp	.-4      	; 0xdae <rf_security_set_key+0x88>
     db2:	ec 15       	cp	r30, r12
     db4:	fd 05       	cpc	r31, r13
     db6:	c9 f7       	brne	.-14     	; 0xdaa <rf_security_set_key+0x84>
     db8:	c0 9a       	sbi	0x18, 0	; 24
     dba:	2e 5f       	subi	r18, 0xFE	; 254
     dbc:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
     dbe:	f1 e0       	ldi	r31, 0x01	; 1
     dc0:	20 31       	cpi	r18, 0x10	; 16
     dc2:	3f 07       	cpc	r19, r31
     dc4:	89 f6       	brne	.-94     	; 0xd68 <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
     dc6:	84 e6       	ldi	r24, 0x64	; 100
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
     dce:	20 e4       	ldi	r18, 0x40	; 64
     dd0:	31 e0       	ldi	r19, 0x01	; 1
     dd2:	80 e1       	ldi	r24, 0x10	; 16
     dd4:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
     dd6:	1a 82       	std	Y+2, r1	; 0x02
     dd8:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
     dda:	c0 98       	cbi	0x18, 0	; 24
     ddc:	42 2f       	mov	r20, r18
     dde:	40 68       	ori	r20, 0x80	; 128
     de0:	4f b9       	out	0x0f, r20	; 15
     de2:	77 9b       	sbis	0x0e, 7	; 14
     de4:	fe cf       	rjmp	.-4      	; 0xde2 <rf_security_set_key+0xbc>
     de6:	a9 01       	movw	r20, r18
     de8:	55 95       	asr	r21
     dea:	47 95       	ror	r20
     dec:	40 7c       	andi	r20, 0xC0	; 192
     dee:	4f b9       	out	0x0f, r20	; 15
     df0:	77 9b       	sbis	0x0e, 7	; 14
     df2:	fe cf       	rjmp	.-4      	; 0xdf0 <rf_security_set_key+0xca>
     df4:	f8 01       	movw	r30, r16
     df6:	41 91       	ld	r20, Z+
     df8:	4f b9       	out	0x0f, r20	; 15
     dfa:	77 9b       	sbis	0x0e, 7	; 14
     dfc:	fe cf       	rjmp	.-4      	; 0xdfa <rf_security_set_key+0xd4>
     dfe:	ec 15       	cp	r30, r12
     e00:	fd 05       	cpc	r31, r13
     e02:	c9 f7       	brne	.-14     	; 0xdf6 <rf_security_set_key+0xd0>
     e04:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
     e06:	c0 98       	cbi	0x18, 0	; 24
     e08:	48 2f       	mov	r20, r24
     e0a:	40 68       	ori	r20, 0x80	; 128
     e0c:	4f b9       	out	0x0f, r20	; 15
     e0e:	77 9b       	sbis	0x0e, 7	; 14
     e10:	fe cf       	rjmp	.-4      	; 0xe0e <rf_security_set_key+0xe8>
     e12:	ac 01       	movw	r20, r24
     e14:	55 95       	asr	r21
     e16:	47 95       	ror	r20
     e18:	40 7c       	andi	r20, 0xC0	; 192
     e1a:	4f b9       	out	0x0f, r20	; 15
     e1c:	77 9b       	sbis	0x0e, 7	; 14
     e1e:	fe cf       	rjmp	.-4      	; 0xe1c <rf_security_set_key+0xf6>
     e20:	f8 01       	movw	r30, r16
     e22:	41 91       	ld	r20, Z+
     e24:	4f b9       	out	0x0f, r20	; 15
     e26:	77 9b       	sbis	0x0e, 7	; 14
     e28:	fe cf       	rjmp	.-4      	; 0xe26 <rf_security_set_key+0x100>
     e2a:	ec 15       	cp	r30, r12
     e2c:	fd 05       	cpc	r31, r13
     e2e:	c9 f7       	brne	.-14     	; 0xe22 <rf_security_set_key+0xfc>
     e30:	c0 9a       	sbi	0x18, 0	; 24
     e32:	02 96       	adiw	r24, 0x02	; 2
     e34:	2e 5f       	subi	r18, 0xFE	; 254
     e36:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
     e38:	41 e0       	ldi	r20, 0x01	; 1
     e3a:	8e 31       	cpi	r24, 0x1E	; 30
     e3c:	94 07       	cpc	r25, r20
     e3e:	59 f6       	brne	.-106    	; 0xdd6 <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	9a 83       	std	Y+2, r25	; 0x02
     e46:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
     e48:	c0 98       	cbi	0x18, 0	; 24
     e4a:	8e ec       	ldi	r24, 0xCE	; 206
     e4c:	8f b9       	out	0x0f, r24	; 15
     e4e:	77 9b       	sbis	0x0e, 7	; 14
     e50:	fe cf       	rjmp	.-4      	; 0xe4e <rf_security_set_key+0x128>
     e52:	80 e8       	ldi	r24, 0x80	; 128
     e54:	8f b9       	out	0x0f, r24	; 15
     e56:	77 9b       	sbis	0x0e, 7	; 14
     e58:	fe cf       	rjmp	.-4      	; 0xe56 <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     e5a:	c8 01       	movw	r24, r16
     e5c:	02 96       	adiw	r24, 0x02	; 2
     e5e:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
     e60:	21 91       	ld	r18, Z+
     e62:	2f b9       	out	0x0f, r18	; 15
     e64:	77 9b       	sbis	0x0e, 7	; 14
     e66:	fe cf       	rjmp	.-4      	; 0xe64 <rf_security_set_key+0x13e>
     e68:	e8 17       	cp	r30, r24
     e6a:	f9 07       	cpc	r31, r25
     e6c:	c9 f7       	brne	.-14     	; 0xe60 <rf_security_set_key+0x13a>
     e6e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
     e70:	c0 98       	cbi	0x18, 0	; 24
     e72:	8e e9       	ldi	r24, 0x9E	; 158
     e74:	8f b9       	out	0x0f, r24	; 15
     e76:	77 9b       	sbis	0x0e, 7	; 14
     e78:	fe cf       	rjmp	.-4      	; 0xe76 <rf_security_set_key+0x150>
     e7a:	80 e8       	ldi	r24, 0x80	; 128
     e7c:	8f b9       	out	0x0f, r24	; 15
     e7e:	77 9b       	sbis	0x0e, 7	; 14
     e80:	fe cf       	rjmp	.-4      	; 0xe7e <rf_security_set_key+0x158>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     e82:	0e 5f       	subi	r16, 0xFE	; 254
     e84:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
     e86:	f5 01       	movw	r30, r10
     e88:	81 91       	ld	r24, Z+
     e8a:	5f 01       	movw	r10, r30
     e8c:	8f b9       	out	0x0f, r24	; 15
     e8e:	77 9b       	sbis	0x0e, 7	; 14
     e90:	fe cf       	rjmp	.-4      	; 0xe8e <rf_security_set_key+0x168>
     e92:	a0 16       	cp	r10, r16
     e94:	b1 06       	cpc	r11, r17
     e96:	b9 f7       	brne	.-18     	; 0xe86 <rf_security_set_key+0x160>
     e98:	c0 9a       	sbi	0x18, 0	; 24
}
     e9a:	0f 90       	pop	r0
     e9c:	0f 90       	pop	r0
     e9e:	0f 90       	pop	r0
     ea0:	0f 90       	pop	r0
     ea2:	cf 91       	pop	r28
     ea4:	df 91       	pop	r29
     ea6:	1f 91       	pop	r17
     ea8:	0f 91       	pop	r16
     eaa:	ff 90       	pop	r15
     eac:	ef 90       	pop	r14
     eae:	df 90       	pop	r13
     eb0:	cf 90       	pop	r12
     eb2:	bf 90       	pop	r11
     eb4:	af 90       	pop	r10
     eb6:	9f 90       	pop	r9
     eb8:	8f 90       	pop	r8
     eba:	08 95       	ret

00000ebc <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
     ebc:	c0 98       	cbi	0x18, 0	; 24
     ebe:	89 e1       	ldi	r24, 0x19	; 25
     ec0:	8f b9       	out	0x0f, r24	; 15
     ec2:	77 9b       	sbis	0x0e, 7	; 14
     ec4:	fe cf       	rjmp	.-4      	; 0xec2 <rf_security_enable+0x6>
     ec6:	83 e0       	ldi	r24, 0x03	; 3
     ec8:	8f b9       	out	0x0f, r24	; 15
     eca:	77 9b       	sbis	0x0e, 7	; 14
     ecc:	fe cf       	rjmp	.-4      	; 0xeca <rf_security_enable+0xe>
     ece:	86 e0       	ldi	r24, 0x06	; 6
     ed0:	8f b9       	out	0x0f, r24	; 15
     ed2:	77 9b       	sbis	0x0e, 7	; 14
     ed4:	fe cf       	rjmp	.-4      	; 0xed2 <rf_security_enable+0x16>
     ed6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
     ed8:	c0 98       	cbi	0x18, 0	; 24
     eda:	8a e1       	ldi	r24, 0x1A	; 26
     edc:	8f b9       	out	0x0f, r24	; 15
     ede:	77 9b       	sbis	0x0e, 7	; 14
     ee0:	fe cf       	rjmp	.-4      	; 0xede <rf_security_enable+0x22>
     ee2:	8e e0       	ldi	r24, 0x0E	; 14
     ee4:	8f b9       	out	0x0f, r24	; 15
     ee6:	77 9b       	sbis	0x0e, 7	; 14
     ee8:	fe cf       	rjmp	.-4      	; 0xee6 <rf_security_enable+0x2a>
     eea:	8e e0       	ldi	r24, 0x0E	; 14
     eec:	8f b9       	out	0x0f, r24	; 15
     eee:	77 9b       	sbis	0x0e, 7	; 14
     ef0:	fe cf       	rjmp	.-4      	; 0xeee <rf_security_enable+0x32>
     ef2:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	80 93 e6 04 	sts	0x04E6, r24
}
     efa:	08 95       	ret

00000efc <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
     efc:	c0 98       	cbi	0x18, 0	; 24
     efe:	89 e1       	ldi	r24, 0x19	; 25
     f00:	8f b9       	out	0x0f, r24	; 15
     f02:	77 9b       	sbis	0x0e, 7	; 14
     f04:	fe cf       	rjmp	.-4      	; 0xf02 <rf_security_disable+0x6>
     f06:	81 e0       	ldi	r24, 0x01	; 1
     f08:	8f b9       	out	0x0f, r24	; 15
     f0a:	77 9b       	sbis	0x0e, 7	; 14
     f0c:	fe cf       	rjmp	.-4      	; 0xf0a <rf_security_disable+0xe>
     f0e:	84 ec       	ldi	r24, 0xC4	; 196
     f10:	8f b9       	out	0x0f, r24	; 15
     f12:	77 9b       	sbis	0x0e, 7	; 14
     f14:	fe cf       	rjmp	.-4      	; 0xf12 <rf_security_disable+0x16>
     f16:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
     f18:	10 92 e6 04 	sts	0x04E6, r1
}
     f1c:	08 95       	ret

00000f1e <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
     f1e:	80 91 e4 04 	lds	r24, 0x04E4
     f22:	90 91 e5 04 	lds	r25, 0x04E5
     f26:	08 95       	ret

00000f28 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
     f28:	90 e0       	ldi	r25, 0x00	; 0
     f2a:	8f 71       	andi	r24, 0x1F	; 31
     f2c:	90 70       	andi	r25, 0x00	; 0
     f2e:	80 6e       	ori	r24, 0xE0	; 224
     f30:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
     f32:	c0 98       	cbi	0x18, 0	; 24
     f34:	25 e1       	ldi	r18, 0x15	; 21
     f36:	2f b9       	out	0x0f, r18	; 15
     f38:	77 9b       	sbis	0x0e, 7	; 14
     f3a:	fe cf       	rjmp	.-4      	; 0xf38 <rf_tx_power+0x10>
     f3c:	9f b9       	out	0x0f, r25	; 15
     f3e:	77 9b       	sbis	0x0e, 7	; 14
     f40:	fe cf       	rjmp	.-4      	; 0xf3e <rf_tx_power+0x16>
     f42:	8f b9       	out	0x0f, r24	; 15
     f44:	77 9b       	sbis	0x0e, 7	; 14
     f46:	fe cf       	rjmp	.-4      	; 0xf44 <rf_tx_power+0x1c>
     f48:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
     f4a:	08 95       	ret

00000f4c <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
     f4c:	0e 94 02 06 	call	0xc04	; 0xc04 <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
     f50:	08 95       	ret

00000f52 <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
     f52:	80 91 e7 04 	lds	r24, 0x04E7
     f56:	90 91 e8 04 	lds	r25, 0x04E8
     f5a:	98 60       	ori	r25, 0x08	; 8
     f5c:	90 93 e8 04 	sts	0x04E8, r25
     f60:	80 93 e7 04 	sts	0x04E7, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     f64:	c0 98       	cbi	0x18, 0	; 24
     f66:	81 e1       	ldi	r24, 0x11	; 17
     f68:	8f b9       	out	0x0f, r24	; 15
     f6a:	77 9b       	sbis	0x0e, 7	; 14
     f6c:	fe cf       	rjmp	.-4      	; 0xf6a <rf_addr_decode_enable+0x18>
     f6e:	80 91 e8 04 	lds	r24, 0x04E8
     f72:	8f b9       	out	0x0f, r24	; 15
     f74:	77 9b       	sbis	0x0e, 7	; 14
     f76:	fe cf       	rjmp	.-4      	; 0xf74 <rf_addr_decode_enable+0x22>
     f78:	80 91 e7 04 	lds	r24, 0x04E7
     f7c:	8f b9       	out	0x0f, r24	; 15
     f7e:	77 9b       	sbis	0x0e, 7	; 14
     f80:	fe cf       	rjmp	.-4      	; 0xf7e <rf_addr_decode_enable+0x2c>
     f82:	c0 9a       	sbi	0x18, 0	; 24
}
     f84:	08 95       	ret

00000f86 <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
     f86:	80 91 e7 04 	lds	r24, 0x04E7
     f8a:	90 91 e8 04 	lds	r25, 0x04E8
     f8e:	97 7f       	andi	r25, 0xF7	; 247
     f90:	90 93 e8 04 	sts	0x04E8, r25
     f94:	80 93 e7 04 	sts	0x04E7, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     f98:	c0 98       	cbi	0x18, 0	; 24
     f9a:	81 e1       	ldi	r24, 0x11	; 17
     f9c:	8f b9       	out	0x0f, r24	; 15
     f9e:	77 9b       	sbis	0x0e, 7	; 14
     fa0:	fe cf       	rjmp	.-4      	; 0xf9e <rf_addr_decode_disable+0x18>
     fa2:	80 91 e8 04 	lds	r24, 0x04E8
     fa6:	8f b9       	out	0x0f, r24	; 15
     fa8:	77 9b       	sbis	0x0e, 7	; 14
     faa:	fe cf       	rjmp	.-4      	; 0xfa8 <rf_addr_decode_disable+0x22>
     fac:	80 91 e7 04 	lds	r24, 0x04E7
     fb0:	8f b9       	out	0x0f, r24	; 15
     fb2:	77 9b       	sbis	0x0e, 7	; 14
     fb4:	fe cf       	rjmp	.-4      	; 0xfb2 <rf_addr_decode_disable+0x2c>
     fb6:	c0 9a       	sbi	0x18, 0	; 24
}
     fb8:	08 95       	ret

00000fba <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
     fba:	81 e0       	ldi	r24, 0x01	; 1
     fbc:	80 93 f4 04 	sts	0x04F4, r24
    mdmctrl0 |= 0x0010;
     fc0:	80 91 e7 04 	lds	r24, 0x04E7
     fc4:	90 91 e8 04 	lds	r25, 0x04E8
     fc8:	80 61       	ori	r24, 0x10	; 16
     fca:	90 93 e8 04 	sts	0x04E8, r25
     fce:	80 93 e7 04 	sts	0x04E7, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     fd2:	c0 98       	cbi	0x18, 0	; 24
     fd4:	81 e1       	ldi	r24, 0x11	; 17
     fd6:	8f b9       	out	0x0f, r24	; 15
     fd8:	77 9b       	sbis	0x0e, 7	; 14
     fda:	fe cf       	rjmp	.-4      	; 0xfd8 <rf_auto_ack_enable+0x1e>
     fdc:	80 91 e8 04 	lds	r24, 0x04E8
     fe0:	8f b9       	out	0x0f, r24	; 15
     fe2:	77 9b       	sbis	0x0e, 7	; 14
     fe4:	fe cf       	rjmp	.-4      	; 0xfe2 <rf_auto_ack_enable+0x28>
     fe6:	80 91 e7 04 	lds	r24, 0x04E7
     fea:	8f b9       	out	0x0f, r24	; 15
     fec:	77 9b       	sbis	0x0e, 7	; 14
     fee:	fe cf       	rjmp	.-4      	; 0xfec <rf_auto_ack_enable+0x32>
     ff0:	c0 9a       	sbi	0x18, 0	; 24
}
     ff2:	08 95       	ret

00000ff4 <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
     ff4:	10 92 f4 04 	sts	0x04F4, r1
    mdmctrl0 &= (~0x0010);
     ff8:	80 91 e7 04 	lds	r24, 0x04E7
     ffc:	90 91 e8 04 	lds	r25, 0x04E8
    1000:	8f 7e       	andi	r24, 0xEF	; 239
    1002:	90 93 e8 04 	sts	0x04E8, r25
    1006:	80 93 e7 04 	sts	0x04E7, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    100a:	c0 98       	cbi	0x18, 0	; 24
    100c:	81 e1       	ldi	r24, 0x11	; 17
    100e:	8f b9       	out	0x0f, r24	; 15
    1010:	77 9b       	sbis	0x0e, 7	; 14
    1012:	fe cf       	rjmp	.-4      	; 0x1010 <rf_auto_ack_disable+0x1c>
    1014:	80 91 e8 04 	lds	r24, 0x04E8
    1018:	8f b9       	out	0x0f, r24	; 15
    101a:	77 9b       	sbis	0x0e, 7	; 14
    101c:	fe cf       	rjmp	.-4      	; 0x101a <rf_auto_ack_disable+0x26>
    101e:	80 91 e7 04 	lds	r24, 0x04E7
    1022:	8f b9       	out	0x0f, r24	; 15
    1024:	77 9b       	sbis	0x0e, 7	; 14
    1026:	fe cf       	rjmp	.-4      	; 0x1024 <rf_auto_ack_disable+0x30>
    1028:	c0 9a       	sbi	0x18, 0	; 24
}
    102a:	08 95       	ret

0000102c <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    102c:	df 93       	push	r29
    102e:	cf 93       	push	r28
    1030:	00 d0       	rcall	.+0      	; 0x1032 <rf_addr_decode_set_my_mac+0x6>
    1032:	cd b7       	in	r28, 0x3d	; 61
    1034:	de b7       	in	r29, 0x3e	; 62
    1036:	9a 83       	std	Y+2, r25	; 0x02
    1038:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    103a:	90 93 f0 04 	sts	0x04F0, r25
    103e:	80 93 ef 04 	sts	0x04EF, r24
    nrk_spin_wait_us(500);
    1042:	84 ef       	ldi	r24, 0xF4	; 244
    1044:	91 e0       	ldi	r25, 0x01	; 1
    1046:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    104a:	c0 98       	cbi	0x18, 0	; 24
    104c:	8a ee       	ldi	r24, 0xEA	; 234
    104e:	8f b9       	out	0x0f, r24	; 15
    1050:	77 9b       	sbis	0x0e, 7	; 14
    1052:	fe cf       	rjmp	.-4      	; 0x1050 <rf_addr_decode_set_my_mac+0x24>
    1054:	80 e8       	ldi	r24, 0x80	; 128
    1056:	8f b9       	out	0x0f, r24	; 15
    1058:	77 9b       	sbis	0x0e, 7	; 14
    105a:	fe cf       	rjmp	.-4      	; 0x1058 <rf_addr_decode_set_my_mac+0x2c>
    105c:	fe 01       	movw	r30, r28
    105e:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    1060:	ce 01       	movw	r24, r28
    1062:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1064:	21 91       	ld	r18, Z+
    1066:	2f b9       	out	0x0f, r18	; 15
    1068:	77 9b       	sbis	0x0e, 7	; 14
    106a:	fe cf       	rjmp	.-4      	; 0x1068 <rf_addr_decode_set_my_mac+0x3c>
    106c:	e8 17       	cp	r30, r24
    106e:	f9 07       	cpc	r31, r25
    1070:	c9 f7       	brne	.-14     	; 0x1064 <rf_addr_decode_set_my_mac+0x38>
    1072:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1074:	84 ef       	ldi	r24, 0xF4	; 244
    1076:	91 e0       	ldi	r25, 0x01	; 1
    1078:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
}
    107c:	0f 90       	pop	r0
    107e:	0f 90       	pop	r0
    1080:	cf 91       	pop	r28
    1082:	df 91       	pop	r29
    1084:	08 95       	ret

00001086 <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    1086:	cf 93       	push	r28
    1088:	df 93       	push	r29
    108a:	ec 01       	movw	r28, r24
    108c:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    108e:	c0 98       	cbi	0x18, 0	; 24
    1090:	98 e0       	ldi	r25, 0x08	; 8
    1092:	9f b9       	out	0x0f, r25	; 15
    1094:	77 9b       	sbis	0x0e, 7	; 14
    1096:	fe cf       	rjmp	.-4      	; 0x1094 <rf_set_rx+0xe>
    1098:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    109a:	c0 98       	cbi	0x18, 0	; 24
    109c:	98 e0       	ldi	r25, 0x08	; 8
    109e:	9f b9       	out	0x0f, r25	; 15
    10a0:	77 9b       	sbis	0x0e, 7	; 14
    10a2:	fe cf       	rjmp	.-4      	; 0x10a0 <rf_set_rx+0x1a>
    10a4:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    10a6:	0e 94 02 06 	call	0xc04	; 0xc04 <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    10aa:	d0 93 ea 04 	sts	0x04EA, r29
    10ae:	c0 93 e9 04 	sts	0x04E9, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    10b2:	df 91       	pop	r29
    10b4:	cf 91       	pop	r28
    10b6:	08 95       	ret

000010b8 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    10b8:	df 92       	push	r13
    10ba:	ef 92       	push	r14
    10bc:	ff 92       	push	r15
    10be:	0f 93       	push	r16
    10c0:	1f 93       	push	r17
    10c2:	df 93       	push	r29
    10c4:	cf 93       	push	r28
    10c6:	00 d0       	rcall	.+0      	; 0x10c8 <rf_init+0x10>
    10c8:	cd b7       	in	r28, 0x3d	; 61
    10ca:	de b7       	in	r29, 0x3e	; 62
    10cc:	8c 01       	movw	r16, r24
    10ce:	d6 2e       	mov	r13, r22
    10d0:	5a 83       	std	Y+2, r21	; 0x02
    10d2:	49 83       	std	Y+1, r20	; 0x01
    10d4:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    10d6:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    10d8:	88 ee       	ldi	r24, 0xE8	; 232
    10da:	93 e0       	ldi	r25, 0x03	; 3
    10dc:	0e 94 5f 11 	call	0x22be	; 0x22be <halWait>
    SET_RESET_ACTIVE();
    10e0:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	0e 94 5f 11 	call	0x22be	; 0x22be <halWait>
    SET_RESET_INACTIVE();
    10ea:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    10ec:	84 e6       	ldi	r24, 0x64	; 100
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	0e 94 5f 11 	call	0x22be	; 0x22be <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    10f4:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    10f6:	c0 98       	cbi	0x18, 0	; 24
    10f8:	81 e0       	ldi	r24, 0x01	; 1
    10fa:	8f b9       	out	0x0f, r24	; 15
    10fc:	77 9b       	sbis	0x0e, 7	; 14
    10fe:	fe cf       	rjmp	.-4      	; 0x10fc <rf_init+0x44>
    1100:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    1102:	82 ee       	ldi	r24, 0xE2	; 226
    1104:	92 e0       	ldi	r25, 0x02	; 2
    1106:	90 93 e8 04 	sts	0x04E8, r25
    110a:	80 93 e7 04 	sts	0x04E7, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    110e:	c0 98       	cbi	0x18, 0	; 24
    1110:	81 e1       	ldi	r24, 0x11	; 17
    1112:	8f b9       	out	0x0f, r24	; 15
    1114:	77 9b       	sbis	0x0e, 7	; 14
    1116:	fe cf       	rjmp	.-4      	; 0x1114 <__stack+0x15>
    1118:	80 91 e8 04 	lds	r24, 0x04E8
    111c:	8f b9       	out	0x0f, r24	; 15
    111e:	77 9b       	sbis	0x0e, 7	; 14
    1120:	fe cf       	rjmp	.-4      	; 0x111e <__stack+0x1f>
    1122:	80 91 e7 04 	lds	r24, 0x04E7
    1126:	8f b9       	out	0x0f, r24	; 15
    1128:	77 9b       	sbis	0x0e, 7	; 14
    112a:	fe cf       	rjmp	.-4      	; 0x1128 <__stack+0x29>
    112c:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    112e:	c0 98       	cbi	0x18, 0	; 24
    1130:	82 e1       	ldi	r24, 0x12	; 18
    1132:	8f b9       	out	0x0f, r24	; 15
    1134:	77 9b       	sbis	0x0e, 7	; 14
    1136:	fe cf       	rjmp	.-4      	; 0x1134 <__stack+0x35>
    1138:	85 e0       	ldi	r24, 0x05	; 5
    113a:	8f b9       	out	0x0f, r24	; 15
    113c:	77 9b       	sbis	0x0e, 7	; 14
    113e:	fe cf       	rjmp	.-4      	; 0x113c <__stack+0x3d>
    1140:	1f b8       	out	0x0f, r1	; 15
    1142:	77 9b       	sbis	0x0e, 7	; 14
    1144:	fe cf       	rjmp	.-4      	; 0x1142 <__stack+0x43>
    1146:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    1148:	c0 98       	cbi	0x18, 0	; 24
    114a:	8c e1       	ldi	r24, 0x1C	; 28
    114c:	8f b9       	out	0x0f, r24	; 15
    114e:	77 9b       	sbis	0x0e, 7	; 14
    1150:	fe cf       	rjmp	.-4      	; 0x114e <__stack+0x4f>
    1152:	1f b8       	out	0x0f, r1	; 15
    1154:	77 9b       	sbis	0x0e, 7	; 14
    1156:	fe cf       	rjmp	.-4      	; 0x1154 <__stack+0x55>
    1158:	8f e7       	ldi	r24, 0x7F	; 127
    115a:	8f b9       	out	0x0f, r24	; 15
    115c:	77 9b       	sbis	0x0e, 7	; 14
    115e:	fe cf       	rjmp	.-4      	; 0x115c <__stack+0x5d>
    1160:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    1162:	c0 98       	cbi	0x18, 0	; 24
    1164:	89 e1       	ldi	r24, 0x19	; 25
    1166:	8f b9       	out	0x0f, r24	; 15
    1168:	77 9b       	sbis	0x0e, 7	; 14
    116a:	fe cf       	rjmp	.-4      	; 0x1168 <__stack+0x69>
    116c:	81 e0       	ldi	r24, 0x01	; 1
    116e:	8f b9       	out	0x0f, r24	; 15
    1170:	77 9b       	sbis	0x0e, 7	; 14
    1172:	fe cf       	rjmp	.-4      	; 0x1170 <__stack+0x71>
    1174:	84 ec       	ldi	r24, 0xC4	; 196
    1176:	8f b9       	out	0x0f, r24	; 15
    1178:	77 9b       	sbis	0x0e, 7	; 14
    117a:	fe cf       	rjmp	.-4      	; 0x1178 <__stack+0x79>
    117c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    117e:	c0 98       	cbi	0x18, 0	; 24
    1180:	87 e1       	ldi	r24, 0x17	; 23
    1182:	8f b9       	out	0x0f, r24	; 15
    1184:	77 9b       	sbis	0x0e, 7	; 14
    1186:	fe cf       	rjmp	.-4      	; 0x1184 <__stack+0x85>
    1188:	8a e1       	ldi	r24, 0x1A	; 26
    118a:	8f b9       	out	0x0f, r24	; 15
    118c:	77 9b       	sbis	0x0e, 7	; 14
    118e:	fe cf       	rjmp	.-4      	; 0x118c <__stack+0x8d>
    1190:	86 e5       	ldi	r24, 0x56	; 86
    1192:	8f b9       	out	0x0f, r24	; 15
    1194:	77 9b       	sbis	0x0e, 7	; 14
    1196:	fe cf       	rjmp	.-4      	; 0x1194 <__stack+0x95>
    1198:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    119a:	84 ef       	ldi	r24, 0xF4	; 244
    119c:	91 e0       	ldi	r25, 0x01	; 1
    119e:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    11a2:	c0 98       	cbi	0x18, 0	; 24
    11a4:	88 ee       	ldi	r24, 0xE8	; 232
    11a6:	8f b9       	out	0x0f, r24	; 15
    11a8:	77 9b       	sbis	0x0e, 7	; 14
    11aa:	fe cf       	rjmp	.-4      	; 0x11a8 <__stack+0xa9>
    11ac:	80 e8       	ldi	r24, 0x80	; 128
    11ae:	8f b9       	out	0x0f, r24	; 15
    11b0:	77 9b       	sbis	0x0e, 7	; 14
    11b2:	fe cf       	rjmp	.-4      	; 0x11b0 <__stack+0xb1>
    11b4:	fe 01       	movw	r30, r28
    11b6:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    11b8:	ce 01       	movw	r24, r28
    11ba:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    11bc:	21 91       	ld	r18, Z+
    11be:	2f b9       	out	0x0f, r18	; 15
    11c0:	77 9b       	sbis	0x0e, 7	; 14
    11c2:	fe cf       	rjmp	.-4      	; 0x11c0 <__stack+0xc1>
    11c4:	e8 17       	cp	r30, r24
    11c6:	f9 07       	cpc	r31, r25
    11c8:	c9 f7       	brne	.-14     	; 0x11bc <__stack+0xbd>
    11ca:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    11cc:	84 ef       	ldi	r24, 0xF4	; 244
    11ce:	91 e0       	ldi	r25, 0x01	; 1
    11d0:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    11d4:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    11d6:	8d 2d       	mov	r24, r13
    11d8:	0e 94 02 06 	call	0xc04	; 0xc04 <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    11dc:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    11de:	10 93 ea 04 	sts	0x04EA, r17
    11e2:	00 93 e9 04 	sts	0x04E9, r16
    rfSettings.panId = panId;
    11e6:	89 81       	ldd	r24, Y+1	; 0x01
    11e8:	9a 81       	ldd	r25, Y+2	; 0x02
    11ea:	90 93 ee 04 	sts	0x04EE, r25
    11ee:	80 93 ed 04 	sts	0x04ED, r24
    rfSettings.myAddr = myAddr;
    11f2:	f0 92 f0 04 	sts	0x04F0, r15
    11f6:	e0 92 ef 04 	sts	0x04EF, r14
    rfSettings.txSeqNumber = 0;
    11fa:	10 92 eb 04 	sts	0x04EB, r1
    rfSettings.receiveOn = FALSE;
    11fe:	10 92 f1 04 	sts	0x04F1, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    1202:	0e 94 1d 06 	call	0xc3a	; 0xc3a <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    1206:	10 92 f4 04 	sts	0x04F4, r1
    security_enable=0;
    120a:	10 92 e6 04 	sts	0x04E6, r1
    last_pkt_encrypted=0;
    120e:	10 92 f5 04 	sts	0x04F5, r1
} // rf_init()
    1212:	0f 90       	pop	r0
    1214:	0f 90       	pop	r0
    1216:	cf 91       	pop	r28
    1218:	df 91       	pop	r29
    121a:	1f 91       	pop	r17
    121c:	0f 91       	pop	r16
    121e:	ff 90       	pop	r15
    1220:	ef 90       	pop	r14
    1222:	df 90       	pop	r13
    1224:	08 95       	ret

00001226 <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1226:	81 e0       	ldi	r24, 0x01	; 1
    1228:	80 93 f1 04 	sts	0x04F1, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    122c:	c0 98       	cbi	0x18, 0	; 24
    122e:	83 e0       	ldi	r24, 0x03	; 3
    1230:	8f b9       	out	0x0f, r24	; 15
    1232:	77 9b       	sbis	0x0e, 7	; 14
    1234:	fe cf       	rjmp	.-4      	; 0x1232 <rf_rx_on+0xc>
    1236:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1238:	c0 98       	cbi	0x18, 0	; 24
    123a:	88 e0       	ldi	r24, 0x08	; 8
    123c:	8f b9       	out	0x0f, r24	; 15
    123e:	77 9b       	sbis	0x0e, 7	; 14
    1240:	fe cf       	rjmp	.-4      	; 0x123e <rf_rx_on+0x18>
    1242:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1244:	10 92 fa 04 	sts	0x04FA, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    1248:	08 95       	ret

0000124a <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    124a:	81 e0       	ldi	r24, 0x01	; 1
    124c:	80 93 f1 04 	sts	0x04F1, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1250:	c0 98       	cbi	0x18, 0	; 24
    1252:	83 e0       	ldi	r24, 0x03	; 3
    1254:	8f b9       	out	0x0f, r24	; 15
    1256:	77 9b       	sbis	0x0e, 7	; 14
    1258:	fe cf       	rjmp	.-4      	; 0x1256 <rf_polling_rx_on+0xc>
    125a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    125c:	c0 98       	cbi	0x18, 0	; 24
    125e:	88 e0       	ldi	r24, 0x08	; 8
    1260:	8f b9       	out	0x0f, r24	; 15
    1262:	77 9b       	sbis	0x0e, 7	; 14
    1264:	fe cf       	rjmp	.-4      	; 0x1262 <rf_polling_rx_on+0x18>
    1266:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1268:	10 92 fa 04 	sts	0x04FA, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    126c:	08 95       	ret

0000126e <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    126e:	10 92 f1 04 	sts	0x04F1, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    1272:	c0 98       	cbi	0x18, 0	; 24
    1274:	86 e0       	ldi	r24, 0x06	; 6
    1276:	8f b9       	out	0x0f, r24	; 15
    1278:	77 9b       	sbis	0x0e, 7	; 14
    127a:	fe cf       	rjmp	.-4      	; 0x1278 <rf_rx_off+0xa>
    127c:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    127e:	10 92 fa 04 	sts	0x04FA, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    1282:	08 95       	ret

00001284 <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    1284:	bf 92       	push	r11
    1286:	cf 92       	push	r12
    1288:	df 92       	push	r13
    128a:	ef 92       	push	r14
    128c:	ff 92       	push	r15
    128e:	0f 93       	push	r16
    1290:	1f 93       	push	r17
    1292:	df 93       	push	r29
    1294:	cf 93       	push	r28
    1296:	00 d0       	rcall	.+0      	; 0x1298 <rf_tx_tdma_packet+0x14>
    1298:	0f 92       	push	r0
    129a:	cd b7       	in	r28, 0x3d	; 61
    129c:	de b7       	in	r29, 0x3e	; 62
    129e:	8c 01       	movw	r16, r24
    12a0:	6b 01       	movw	r12, r22
    12a2:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    12a4:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    12a8:	c0 98       	cbi	0x18, 0	; 24
    12aa:	88 e0       	ldi	r24, 0x08	; 8
    12ac:	8f b9       	out	0x0f, r24	; 15
    12ae:	77 9b       	sbis	0x0e, 7	; 14
    12b0:	fe cf       	rjmp	.-4      	; 0x12ae <rf_tx_tdma_packet+0x2a>
    12b2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    12b4:	c0 98       	cbi	0x18, 0	; 24
    12b6:	88 e0       	ldi	r24, 0x08	; 8
    12b8:	8f b9       	out	0x0f, r24	; 15
    12ba:	77 9b       	sbis	0x0e, 7	; 14
    12bc:	fe cf       	rjmp	.-4      	; 0x12ba <rf_tx_tdma_packet+0x36>
    12be:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    12c0:	0e 99       	sbic	0x01, 6	; 1
    12c2:	fe cf       	rjmp	.-4      	; 0x12c0 <rf_tx_tdma_packet+0x3c>
    12c4:	84 99       	sbic	0x10, 4	; 16
    12c6:	fc cf       	rjmp	.-8      	; 0x12c0 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    12c8:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    12ca:	c0 98       	cbi	0x18, 0	; 24
    12cc:	89 e0       	ldi	r24, 0x09	; 9
    12ce:	8f b9       	out	0x0f, r24	; 15
    12d0:	77 9b       	sbis	0x0e, 7	; 14
    12d2:	fe cf       	rjmp	.-4      	; 0x12d0 <rf_tx_tdma_packet+0x4c>
    12d4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    12d6:	c0 98       	cbi	0x18, 0	; 24
    12d8:	89 e0       	ldi	r24, 0x09	; 9
    12da:	8f b9       	out	0x0f, r24	; 15
    12dc:	77 9b       	sbis	0x0e, 7	; 14
    12de:	fe cf       	rjmp	.-4      	; 0x12dc <rf_tx_tdma_packet+0x58>
    12e0:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    12e2:	d8 01       	movw	r26, r16
    12e4:	12 96       	adiw	r26, 0x02	; 2
    12e6:	5c 91       	ld	r21, X
    12e8:	12 97       	sbiw	r26, 0x02	; 2
    12ea:	25 2f       	mov	r18, r21
    12ec:	33 27       	eor	r19, r19
    12ee:	27 fd       	sbrc	r18, 7
    12f0:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    12f2:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    12f4:	40 e0       	ldi	r20, 0x00	; 0
    12f6:	0a c0       	rjmp	.+20     	; 0x130c <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    12f8:	d8 01       	movw	r26, r16
    12fa:	13 96       	adiw	r26, 0x03	; 3
    12fc:	ed 91       	ld	r30, X+
    12fe:	fc 91       	ld	r31, X
    1300:	14 97       	sbiw	r26, 0x04	; 4
    1302:	e8 0f       	add	r30, r24
    1304:	f9 1f       	adc	r31, r25
    1306:	80 81       	ld	r24, Z
    1308:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    130a:	4f 5f       	subi	r20, 0xFF	; 255
    130c:	84 2f       	mov	r24, r20
    130e:	90 e0       	ldi	r25, 0x00	; 0
    1310:	82 17       	cp	r24, r18
    1312:	93 07       	cpc	r25, r19
    1314:	8c f3       	brlt	.-30     	; 0x12f8 <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1316:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1318:	c0 98       	cbi	0x18, 0	; 24
    131a:	8e e3       	ldi	r24, 0x3E	; 62
    131c:	8f b9       	out	0x0f, r24	; 15
    131e:	77 9b       	sbis	0x0e, 7	; 14
    1320:	fe cf       	rjmp	.-4      	; 0x131e <rf_tx_tdma_packet+0x9a>
    1322:	5f b9       	out	0x0f, r21	; 15
    1324:	77 9b       	sbis	0x0e, 7	; 14
    1326:	fe cf       	rjmp	.-4      	; 0x1324 <rf_tx_tdma_packet+0xa0>
    1328:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    132a:	f8 01       	movw	r30, r16
    132c:	86 81       	ldd	r24, Z+6	; 0x06
    132e:	88 23       	and	r24, r24
    1330:	19 f0       	breq	.+6      	; 0x1338 <rf_tx_tdma_packet+0xb4>
    1332:	81 e6       	ldi	r24, 0x61	; 97
    1334:	98 e8       	ldi	r25, 0x88	; 136
    1336:	02 c0       	rjmp	.+4      	; 0x133c <rf_tx_tdma_packet+0xb8>
    1338:	81 e4       	ldi	r24, 0x41	; 65
    133a:	98 e8       	ldi	r25, 0x88	; 136
    133c:	9a 83       	std	Y+2, r25	; 0x02
    133e:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1340:	c0 98       	cbi	0x18, 0	; 24
    1342:	8e e3       	ldi	r24, 0x3E	; 62
    1344:	8f b9       	out	0x0f, r24	; 15
    1346:	77 9b       	sbis	0x0e, 7	; 14
    1348:	fe cf       	rjmp	.-4      	; 0x1346 <rf_tx_tdma_packet+0xc2>
    134a:	fe 01       	movw	r30, r28
    134c:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    134e:	ce 01       	movw	r24, r28
    1350:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1352:	21 91       	ld	r18, Z+
    1354:	2f b9       	out	0x0f, r18	; 15
    1356:	77 9b       	sbis	0x0e, 7	; 14
    1358:	fe cf       	rjmp	.-4      	; 0x1356 <rf_tx_tdma_packet+0xd2>
    135a:	e8 17       	cp	r30, r24
    135c:	f9 07       	cpc	r31, r25
    135e:	c9 f7       	brne	.-14     	; 0x1352 <rf_tx_tdma_packet+0xce>
    1360:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1362:	c0 98       	cbi	0x18, 0	; 24
    1364:	8e e3       	ldi	r24, 0x3E	; 62
    1366:	8f b9       	out	0x0f, r24	; 15
    1368:	77 9b       	sbis	0x0e, 7	; 14
    136a:	fe cf       	rjmp	.-4      	; 0x1368 <rf_tx_tdma_packet+0xe4>
    136c:	80 91 eb 04 	lds	r24, 0x04EB
    1370:	8f b9       	out	0x0f, r24	; 15
    1372:	77 9b       	sbis	0x0e, 7	; 14
    1374:	fe cf       	rjmp	.-4      	; 0x1372 <rf_tx_tdma_packet+0xee>
    1376:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1378:	c0 98       	cbi	0x18, 0	; 24
    137a:	8e e3       	ldi	r24, 0x3E	; 62
    137c:	8f b9       	out	0x0f, r24	; 15
    137e:	77 9b       	sbis	0x0e, 7	; 14
    1380:	fe cf       	rjmp	.-4      	; 0x137e <rf_tx_tdma_packet+0xfa>
    1382:	80 e0       	ldi	r24, 0x00	; 0
    1384:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1386:	fc 01       	movw	r30, r24
    1388:	e7 51       	subi	r30, 0x17	; 23
    138a:	fb 4f       	sbci	r31, 0xFB	; 251

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    138c:	24 81       	ldd	r18, Z+4	; 0x04
    138e:	2f b9       	out	0x0f, r18	; 15
    1390:	77 9b       	sbis	0x0e, 7	; 14
    1392:	fe cf       	rjmp	.-4      	; 0x1390 <rf_tx_tdma_packet+0x10c>
    1394:	01 96       	adiw	r24, 0x01	; 1
    1396:	82 30       	cpi	r24, 0x02	; 2
    1398:	91 05       	cpc	r25, r1
    139a:	a9 f7       	brne	.-22     	; 0x1386 <rf_tx_tdma_packet+0x102>
    139c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    139e:	c0 98       	cbi	0x18, 0	; 24
    13a0:	8e e3       	ldi	r24, 0x3E	; 62
    13a2:	8f b9       	out	0x0f, r24	; 15
    13a4:	77 9b       	sbis	0x0e, 7	; 14
    13a6:	fe cf       	rjmp	.-4      	; 0x13a4 <rf_tx_tdma_packet+0x120>
    13a8:	80 e0       	ldi	r24, 0x00	; 0
    13aa:	90 e0       	ldi	r25, 0x00	; 0
    13ac:	f8 01       	movw	r30, r16
    13ae:	e8 0f       	add	r30, r24
    13b0:	f9 1f       	adc	r31, r25
    13b2:	20 81       	ld	r18, Z
    13b4:	2f b9       	out	0x0f, r18	; 15
    13b6:	77 9b       	sbis	0x0e, 7	; 14
    13b8:	fe cf       	rjmp	.-4      	; 0x13b6 <rf_tx_tdma_packet+0x132>
    13ba:	01 96       	adiw	r24, 0x01	; 1
    13bc:	82 30       	cpi	r24, 0x02	; 2
    13be:	91 05       	cpc	r25, r1
    13c0:	a9 f7       	brne	.-22     	; 0x13ac <rf_tx_tdma_packet+0x128>
    13c2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    13c4:	c0 98       	cbi	0x18, 0	; 24
    13c6:	8e e3       	ldi	r24, 0x3E	; 62
    13c8:	8f b9       	out	0x0f, r24	; 15
    13ca:	77 9b       	sbis	0x0e, 7	; 14
    13cc:	fe cf       	rjmp	.-4      	; 0x13ca <rf_tx_tdma_packet+0x146>
    13ce:	80 e0       	ldi	r24, 0x00	; 0
    13d0:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    13d2:	fc 01       	movw	r30, r24
    13d4:	e7 51       	subi	r30, 0x17	; 23
    13d6:	fb 4f       	sbci	r31, 0xFB	; 251
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    13d8:	26 81       	ldd	r18, Z+6	; 0x06
    13da:	2f b9       	out	0x0f, r18	; 15
    13dc:	77 9b       	sbis	0x0e, 7	; 14
    13de:	fe cf       	rjmp	.-4      	; 0x13dc <rf_tx_tdma_packet+0x158>
    13e0:	01 96       	adiw	r24, 0x01	; 1
    13e2:	82 30       	cpi	r24, 0x02	; 2
    13e4:	91 05       	cpc	r25, r1
    13e6:	a9 f7       	brne	.-22     	; 0x13d2 <rf_tx_tdma_packet+0x14e>
    13e8:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    13ea:	c6 01       	movw	r24, r12
    13ec:	b7 01       	movw	r22, r14
    13ee:	0e 94 cc 23 	call	0x4798	; 0x4798 <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    13f2:	d8 01       	movw	r26, r16
    13f4:	15 96       	adiw	r26, 0x05	; 5
    13f6:	8c 91       	ld	r24, X
    13f8:	15 97       	sbiw	r26, 0x05	; 5
    13fa:	88 23       	and	r24, r24
    13fc:	a9 f1       	breq	.+106    	; 0x1468 <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    13fe:	80 91 f1 04 	lds	r24, 0x04F1
    1402:	88 23       	and	r24, r24
    1404:	31 f4       	brne	.+12     	; 0x1412 <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1406:	c0 98       	cbi	0x18, 0	; 24
    1408:	83 e0       	ldi	r24, 0x03	; 3
    140a:	8f b9       	out	0x0f, r24	; 15
    140c:	77 9b       	sbis	0x0e, 7	; 14
    140e:	fe cf       	rjmp	.-4      	; 0x140c <rf_tx_tdma_packet+0x188>
    1410:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1412:	c0 98       	cbi	0x18, 0	; 24
    1414:	1f b8       	out	0x0f, r1	; 15
    1416:	77 9b       	sbis	0x0e, 7	; 14
    1418:	fe cf       	rjmp	.-4      	; 0x1416 <rf_tx_tdma_packet+0x192>
    141a:	8f b1       	in	r24, 0x0f	; 15
    141c:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    141e:	81 ff       	sbrs	r24, 1
    1420:	f8 cf       	rjmp	.-16     	; 0x1412 <rf_tx_tdma_packet+0x18e>
    1422:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1424:	a5 e0       	ldi	r26, 0x05	; 5
    1426:	ea 2e       	mov	r14, r26
    1428:	c0 98       	cbi	0x18, 0	; 24
    142a:	ef b8       	out	0x0f, r14	; 15
    142c:	77 9b       	sbis	0x0e, 7	; 14
    142e:	fe cf       	rjmp	.-4      	; 0x142c <rf_tx_tdma_packet+0x1a8>
    1430:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1432:	c0 98       	cbi	0x18, 0	; 24
    1434:	1f b8       	out	0x0f, r1	; 15
    1436:	77 9b       	sbis	0x0e, 7	; 14
    1438:	fe cf       	rjmp	.-4      	; 0x1436 <rf_tx_tdma_packet+0x1b2>
    143a:	cf b0       	in	r12, 0x0f	; 15
    143c:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    143e:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    1440:	25 36       	cpi	r18, 0x65	; 101
    1442:	49 f4       	brne	.+18     	; 0x1456 <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    1444:	78 94       	sei
                nrk_sem_post(radio_sem);
    1446:	80 91 e4 04 	lds	r24, 0x04E4
    144a:	90 91 e5 04 	lds	r25, 0x04E5
    144e:	0e 94 9a 19 	call	0x3334	; 0x3334 <nrk_sem_post>
                return FALSE;
    1452:	80 e0       	ldi	r24, 0x00	; 0
    1454:	60 c0       	rjmp	.+192    	; 0x1516 <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    1456:	84 e6       	ldi	r24, 0x64	; 100
    1458:	90 e0       	ldi	r25, 0x00	; 0
    145a:	2b 83       	std	Y+3, r18	; 0x03
    145c:	0e 94 5f 11 	call	0x22be	; 0x22be <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1460:	2b 81       	ldd	r18, Y+3	; 0x03
    1462:	c3 fe       	sbrs	r12, 3
    1464:	e1 cf       	rjmp	.-62     	; 0x1428 <rf_tx_tdma_packet+0x1a4>
    1466:	06 c0       	rjmp	.+12     	; 0x1474 <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1468:	c0 98       	cbi	0x18, 0	; 24
    146a:	84 e0       	ldi	r24, 0x04	; 4
    146c:	8f b9       	out	0x0f, r24	; 15
    146e:	77 9b       	sbis	0x0e, 7	; 14
    1470:	fe cf       	rjmp	.-4      	; 0x146e <rf_tx_tdma_packet+0x1ea>
    1472:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1474:	c0 98       	cbi	0x18, 0	; 24
    1476:	8e e3       	ldi	r24, 0x3E	; 62
    1478:	8f b9       	out	0x0f, r24	; 15
    147a:	77 9b       	sbis	0x0e, 7	; 14
    147c:	fe cf       	rjmp	.-4      	; 0x147a <rf_tx_tdma_packet+0x1f6>
    147e:	40 e0       	ldi	r20, 0x00	; 0
    1480:	0c c0       	rjmp	.+24     	; 0x149a <rf_tx_tdma_packet+0x216>
    1482:	d8 01       	movw	r26, r16
    1484:	13 96       	adiw	r26, 0x03	; 3
    1486:	ed 91       	ld	r30, X+
    1488:	fc 91       	ld	r31, X
    148a:	14 97       	sbiw	r26, 0x04	; 4
    148c:	e8 0f       	add	r30, r24
    148e:	f9 1f       	adc	r31, r25
    1490:	80 81       	ld	r24, Z
    1492:	8f b9       	out	0x0f, r24	; 15
    1494:	77 9b       	sbis	0x0e, 7	; 14
    1496:	fe cf       	rjmp	.-4      	; 0x1494 <rf_tx_tdma_packet+0x210>
    1498:	4f 5f       	subi	r20, 0xFF	; 255
    149a:	84 2f       	mov	r24, r20
    149c:	90 e0       	ldi	r25, 0x00	; 0
    149e:	f8 01       	movw	r30, r16
    14a0:	22 81       	ldd	r18, Z+2	; 0x02
    14a2:	33 27       	eor	r19, r19
    14a4:	27 fd       	sbrc	r18, 7
    14a6:	30 95       	com	r19
    14a8:	82 17       	cp	r24, r18
    14aa:	93 07       	cpc	r25, r19
    14ac:	54 f3       	brlt	.-44     	; 0x1482 <rf_tx_tdma_packet+0x1fe>
    14ae:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    14b0:	c0 98       	cbi	0x18, 0	; 24
    14b2:	8e e3       	ldi	r24, 0x3E	; 62
    14b4:	8f b9       	out	0x0f, r24	; 15
    14b6:	77 9b       	sbis	0x0e, 7	; 14
    14b8:	fe cf       	rjmp	.-4      	; 0x14b6 <rf_tx_tdma_packet+0x232>
    14ba:	bf b8       	out	0x0f, r11	; 15
    14bc:	77 9b       	sbis	0x0e, 7	; 14
    14be:	fe cf       	rjmp	.-4      	; 0x14bc <rf_tx_tdma_packet+0x238>
    14c0:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    14c2:	84 9b       	sbis	0x10, 4	; 16
    14c4:	fe cf       	rjmp	.-4      	; 0x14c2 <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    14c6:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    14c8:	84 99       	sbic	0x10, 4	; 16
    14ca:	fe cf       	rjmp	.-4      	; 0x14c8 <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    14cc:	c0 98       	cbi	0x18, 0	; 24
    14ce:	88 e0       	ldi	r24, 0x08	; 8
    14d0:	8f b9       	out	0x0f, r24	; 15
    14d2:	77 9b       	sbis	0x0e, 7	; 14
    14d4:	fe cf       	rjmp	.-4      	; 0x14d2 <rf_tx_tdma_packet+0x24e>
    14d6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    14d8:	c0 98       	cbi	0x18, 0	; 24
    14da:	88 e0       	ldi	r24, 0x08	; 8
    14dc:	8f b9       	out	0x0f, r24	; 15
    14de:	77 9b       	sbis	0x0e, 7	; 14
    14e0:	fe cf       	rjmp	.-4      	; 0x14de <rf_tx_tdma_packet+0x25a>
    14e2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    14e4:	c0 98       	cbi	0x18, 0	; 24
    14e6:	89 e0       	ldi	r24, 0x09	; 9
    14e8:	8f b9       	out	0x0f, r24	; 15
    14ea:	77 9b       	sbis	0x0e, 7	; 14
    14ec:	fe cf       	rjmp	.-4      	; 0x14ea <rf_tx_tdma_packet+0x266>
    14ee:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    14f0:	c0 98       	cbi	0x18, 0	; 24
    14f2:	89 e0       	ldi	r24, 0x09	; 9
    14f4:	8f b9       	out	0x0f, r24	; 15
    14f6:	77 9b       	sbis	0x0e, 7	; 14
    14f8:	fe cf       	rjmp	.-4      	; 0x14f6 <rf_tx_tdma_packet+0x272>
    14fa:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    14fc:	c0 98       	cbi	0x18, 0	; 24
    14fe:	86 e0       	ldi	r24, 0x06	; 6
    1500:	8f b9       	out	0x0f, r24	; 15
    1502:	77 9b       	sbis	0x0e, 7	; 14
    1504:	fe cf       	rjmp	.-4      	; 0x1502 <rf_tx_tdma_packet+0x27e>
    1506:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1508:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    150a:	80 91 eb 04 	lds	r24, 0x04EB
    150e:	8f 5f       	subi	r24, 0xFF	; 255
    1510:	80 93 eb 04 	sts	0x04EB, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    1514:	81 e0       	ldi	r24, 0x01	; 1

}
    1516:	0f 90       	pop	r0
    1518:	0f 90       	pop	r0
    151a:	0f 90       	pop	r0
    151c:	cf 91       	pop	r28
    151e:	df 91       	pop	r29
    1520:	1f 91       	pop	r17
    1522:	0f 91       	pop	r16
    1524:	ff 90       	pop	r15
    1526:	ef 90       	pop	r14
    1528:	df 90       	pop	r13
    152a:	cf 90       	pop	r12
    152c:	bf 90       	pop	r11
    152e:	08 95       	ret

00001530 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1530:	ff 92       	push	r15
    1532:	0f 93       	push	r16
    1534:	1f 93       	push	r17
    1536:	df 93       	push	r29
    1538:	cf 93       	push	r28
    153a:	00 d0       	rcall	.+0      	; 0x153c <rf_tx_packet+0xc>
    153c:	cd b7       	in	r28, 0x3d	; 61
    153e:	de b7       	in	r29, 0x3e	; 62
    1540:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    1542:	80 91 e6 04 	lds	r24, 0x04E6
    1546:	88 23       	and	r24, r24
    1548:	31 f0       	breq	.+12     	; 0x1556 <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    154a:	c0 98       	cbi	0x18, 0	; 24
    154c:	8d e0       	ldi	r24, 0x0D	; 13
    154e:	8f b9       	out	0x0f, r24	; 15
    1550:	77 9b       	sbis	0x0e, 7	; 14
    1552:	fe cf       	rjmp	.-4      	; 0x1550 <rf_tx_packet+0x20>
    1554:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1556:	32 81       	ldd	r19, Z+2	; 0x02
    1558:	43 2f       	mov	r20, r19
    155a:	55 27       	eor	r21, r21
    155c:	47 fd       	sbrc	r20, 7
    155e:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    1560:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    1562:	60 e0       	ldi	r22, 0x00	; 0
    1564:	07 c0       	rjmp	.+14     	; 0x1574 <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1566:	a3 81       	ldd	r26, Z+3	; 0x03
    1568:	b4 81       	ldd	r27, Z+4	; 0x04
    156a:	a8 0f       	add	r26, r24
    156c:	b9 1f       	adc	r27, r25
    156e:	8c 91       	ld	r24, X
    1570:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1572:	6f 5f       	subi	r22, 0xFF	; 255
    1574:	86 2f       	mov	r24, r22
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	84 17       	cp	r24, r20
    157a:	95 07       	cpc	r25, r21
    157c:	a4 f3       	brlt	.-24     	; 0x1566 <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    157e:	83 2f       	mov	r24, r19
    1580:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    1582:	90 91 e6 04 	lds	r25, 0x04E6
    1586:	91 11       	cpse	r25, r1
    1588:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    158a:	c0 98       	cbi	0x18, 0	; 24
    158c:	98 e0       	ldi	r25, 0x08	; 8
    158e:	9f b9       	out	0x0f, r25	; 15
    1590:	77 9b       	sbis	0x0e, 7	; 14
    1592:	fe cf       	rjmp	.-4      	; 0x1590 <rf_tx_packet+0x60>
    1594:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1596:	c0 98       	cbi	0x18, 0	; 24
    1598:	98 e0       	ldi	r25, 0x08	; 8
    159a:	9f b9       	out	0x0f, r25	; 15
    159c:	77 9b       	sbis	0x0e, 7	; 14
    159e:	fe cf       	rjmp	.-4      	; 0x159c <rf_tx_packet+0x6c>
    15a0:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    15a2:	0e 99       	sbic	0x01, 6	; 1
    15a4:	fe cf       	rjmp	.-4      	; 0x15a2 <rf_tx_packet+0x72>
    15a6:	84 99       	sbic	0x10, 4	; 16
    15a8:	fc cf       	rjmp	.-8      	; 0x15a2 <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    15aa:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    15ac:	c0 98       	cbi	0x18, 0	; 24
    15ae:	99 e0       	ldi	r25, 0x09	; 9
    15b0:	9f b9       	out	0x0f, r25	; 15
    15b2:	77 9b       	sbis	0x0e, 7	; 14
    15b4:	fe cf       	rjmp	.-4      	; 0x15b2 <rf_tx_packet+0x82>
    15b6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    15b8:	c0 98       	cbi	0x18, 0	; 24
    15ba:	99 e0       	ldi	r25, 0x09	; 9
    15bc:	9f b9       	out	0x0f, r25	; 15
    15be:	77 9b       	sbis	0x0e, 7	; 14
    15c0:	fe cf       	rjmp	.-4      	; 0x15be <rf_tx_packet+0x8e>
    15c2:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    15c4:	c0 98       	cbi	0x18, 0	; 24
    15c6:	9e e3       	ldi	r25, 0x3E	; 62
    15c8:	9f b9       	out	0x0f, r25	; 15
    15ca:	77 9b       	sbis	0x0e, 7	; 14
    15cc:	fe cf       	rjmp	.-4      	; 0x15ca <rf_tx_packet+0x9a>
    15ce:	8f b9       	out	0x0f, r24	; 15
    15d0:	77 9b       	sbis	0x0e, 7	; 14
    15d2:	fe cf       	rjmp	.-4      	; 0x15d0 <rf_tx_packet+0xa0>
    15d4:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    15d6:	81 e4       	ldi	r24, 0x41	; 65
    15d8:	98 e8       	ldi	r25, 0x88	; 136
    15da:	9a 83       	std	Y+2, r25	; 0x02
    15dc:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    15de:	80 91 f4 04 	lds	r24, 0x04F4
    15e2:	88 23       	and	r24, r24
    15e4:	21 f0       	breq	.+8      	; 0x15ee <rf_tx_packet+0xbe>
    15e6:	81 e6       	ldi	r24, 0x61	; 97
    15e8:	98 e8       	ldi	r25, 0x88	; 136
    15ea:	9a 83       	std	Y+2, r25	; 0x02
    15ec:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    15ee:	80 91 e6 04 	lds	r24, 0x04E6
    15f2:	88 23       	and	r24, r24
    15f4:	29 f0       	breq	.+10     	; 0x1600 <rf_tx_packet+0xd0>
    15f6:	89 81       	ldd	r24, Y+1	; 0x01
    15f8:	9a 81       	ldd	r25, Y+2	; 0x02
    15fa:	88 60       	ori	r24, 0x08	; 8
    15fc:	9a 83       	std	Y+2, r25	; 0x02
    15fe:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1600:	c0 98       	cbi	0x18, 0	; 24
    1602:	8e e3       	ldi	r24, 0x3E	; 62
    1604:	8f b9       	out	0x0f, r24	; 15
    1606:	77 9b       	sbis	0x0e, 7	; 14
    1608:	fe cf       	rjmp	.-4      	; 0x1606 <rf_tx_packet+0xd6>
    160a:	de 01       	movw	r26, r28
    160c:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    160e:	ce 01       	movw	r24, r28
    1610:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1612:	3d 91       	ld	r19, X+
    1614:	3f b9       	out	0x0f, r19	; 15
    1616:	77 9b       	sbis	0x0e, 7	; 14
    1618:	fe cf       	rjmp	.-4      	; 0x1616 <rf_tx_packet+0xe6>
    161a:	a8 17       	cp	r26, r24
    161c:	b9 07       	cpc	r27, r25
    161e:	c9 f7       	brne	.-14     	; 0x1612 <rf_tx_packet+0xe2>
    1620:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1622:	c0 98       	cbi	0x18, 0	; 24
    1624:	8e e3       	ldi	r24, 0x3E	; 62
    1626:	8f b9       	out	0x0f, r24	; 15
    1628:	77 9b       	sbis	0x0e, 7	; 14
    162a:	fe cf       	rjmp	.-4      	; 0x1628 <rf_tx_packet+0xf8>
    162c:	80 91 eb 04 	lds	r24, 0x04EB
    1630:	8f b9       	out	0x0f, r24	; 15
    1632:	77 9b       	sbis	0x0e, 7	; 14
    1634:	fe cf       	rjmp	.-4      	; 0x1632 <rf_tx_packet+0x102>
    1636:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1638:	c0 98       	cbi	0x18, 0	; 24
    163a:	8e e3       	ldi	r24, 0x3E	; 62
    163c:	8f b9       	out	0x0f, r24	; 15
    163e:	77 9b       	sbis	0x0e, 7	; 14
    1640:	fe cf       	rjmp	.-4      	; 0x163e <rf_tx_packet+0x10e>
    1642:	80 e0       	ldi	r24, 0x00	; 0
    1644:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1646:	dc 01       	movw	r26, r24
    1648:	a7 51       	subi	r26, 0x17	; 23
    164a:	bb 4f       	sbci	r27, 0xFB	; 251
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    164c:	14 96       	adiw	r26, 0x04	; 4
    164e:	3c 91       	ld	r19, X
    1650:	14 97       	sbiw	r26, 0x04	; 4
    1652:	3f b9       	out	0x0f, r19	; 15
    1654:	77 9b       	sbis	0x0e, 7	; 14
    1656:	fe cf       	rjmp	.-4      	; 0x1654 <rf_tx_packet+0x124>
    1658:	01 96       	adiw	r24, 0x01	; 1
    165a:	82 30       	cpi	r24, 0x02	; 2
    165c:	91 05       	cpc	r25, r1
    165e:	99 f7       	brne	.-26     	; 0x1646 <rf_tx_packet+0x116>
    1660:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1662:	c0 98       	cbi	0x18, 0	; 24
    1664:	8e e3       	ldi	r24, 0x3E	; 62
    1666:	8f b9       	out	0x0f, r24	; 15
    1668:	77 9b       	sbis	0x0e, 7	; 14
    166a:	fe cf       	rjmp	.-4      	; 0x1668 <rf_tx_packet+0x138>
    166c:	80 e0       	ldi	r24, 0x00	; 0
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	df 01       	movw	r26, r30
    1672:	a8 0f       	add	r26, r24
    1674:	b9 1f       	adc	r27, r25
    1676:	3c 91       	ld	r19, X
    1678:	3f b9       	out	0x0f, r19	; 15
    167a:	77 9b       	sbis	0x0e, 7	; 14
    167c:	fe cf       	rjmp	.-4      	; 0x167a <rf_tx_packet+0x14a>
    167e:	01 96       	adiw	r24, 0x01	; 1
    1680:	82 30       	cpi	r24, 0x02	; 2
    1682:	91 05       	cpc	r25, r1
    1684:	a9 f7       	brne	.-22     	; 0x1670 <rf_tx_packet+0x140>
    1686:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1688:	c0 98       	cbi	0x18, 0	; 24
    168a:	8e e3       	ldi	r24, 0x3E	; 62
    168c:	8f b9       	out	0x0f, r24	; 15
    168e:	77 9b       	sbis	0x0e, 7	; 14
    1690:	fe cf       	rjmp	.-4      	; 0x168e <rf_tx_packet+0x15e>
    1692:	80 e0       	ldi	r24, 0x00	; 0
    1694:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1696:	dc 01       	movw	r26, r24
    1698:	a7 51       	subi	r26, 0x17	; 23
    169a:	bb 4f       	sbci	r27, 0xFB	; 251
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    169c:	16 96       	adiw	r26, 0x06	; 6
    169e:	3c 91       	ld	r19, X
    16a0:	16 97       	sbiw	r26, 0x06	; 6
    16a2:	3f b9       	out	0x0f, r19	; 15
    16a4:	77 9b       	sbis	0x0e, 7	; 14
    16a6:	fe cf       	rjmp	.-4      	; 0x16a4 <rf_tx_packet+0x174>
    16a8:	01 96       	adiw	r24, 0x01	; 1
    16aa:	82 30       	cpi	r24, 0x02	; 2
    16ac:	91 05       	cpc	r25, r1
    16ae:	99 f7       	brne	.-26     	; 0x1696 <rf_tx_packet+0x166>
    16b0:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    16b2:	80 91 e6 04 	lds	r24, 0x04E6
    16b6:	88 23       	and	r24, r24
    16b8:	81 f0       	breq	.+32     	; 0x16da <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    16ba:	c0 98       	cbi	0x18, 0	; 24
    16bc:	8e e3       	ldi	r24, 0x3E	; 62
    16be:	8f b9       	out	0x0f, r24	; 15
    16c0:	77 9b       	sbis	0x0e, 7	; 14
    16c2:	fe cf       	rjmp	.-4      	; 0x16c0 <rf_tx_packet+0x190>
    16c4:	a6 ef       	ldi	r26, 0xF6	; 246
    16c6:	b4 e0       	ldi	r27, 0x04	; 4
    16c8:	8d 91       	ld	r24, X+
    16ca:	8f b9       	out	0x0f, r24	; 15
    16cc:	77 9b       	sbis	0x0e, 7	; 14
    16ce:	fe cf       	rjmp	.-4      	; 0x16cc <rf_tx_packet+0x19c>
    16d0:	84 e0       	ldi	r24, 0x04	; 4
    16d2:	aa 3f       	cpi	r26, 0xFA	; 250
    16d4:	b8 07       	cpc	r27, r24
    16d6:	c1 f7       	brne	.-16     	; 0x16c8 <rf_tx_packet+0x198>
    16d8:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    16da:	c0 98       	cbi	0x18, 0	; 24
    16dc:	8e e3       	ldi	r24, 0x3E	; 62
    16de:	8f b9       	out	0x0f, r24	; 15
    16e0:	77 9b       	sbis	0x0e, 7	; 14
    16e2:	fe cf       	rjmp	.-4      	; 0x16e0 <rf_tx_packet+0x1b0>
    16e4:	30 e0       	ldi	r19, 0x00	; 0
    16e6:	09 c0       	rjmp	.+18     	; 0x16fa <rf_tx_packet+0x1ca>
    16e8:	a3 81       	ldd	r26, Z+3	; 0x03
    16ea:	b4 81       	ldd	r27, Z+4	; 0x04
    16ec:	a8 0f       	add	r26, r24
    16ee:	b9 1f       	adc	r27, r25
    16f0:	8c 91       	ld	r24, X
    16f2:	8f b9       	out	0x0f, r24	; 15
    16f4:	77 9b       	sbis	0x0e, 7	; 14
    16f6:	fe cf       	rjmp	.-4      	; 0x16f4 <rf_tx_packet+0x1c4>
    16f8:	3f 5f       	subi	r19, 0xFF	; 255
    16fa:	83 2f       	mov	r24, r19
    16fc:	90 e0       	ldi	r25, 0x00	; 0
    16fe:	42 81       	ldd	r20, Z+2	; 0x02
    1700:	55 27       	eor	r21, r21
    1702:	47 fd       	sbrc	r20, 7
    1704:	50 95       	com	r21
    1706:	84 17       	cp	r24, r20
    1708:	95 07       	cpc	r25, r21
    170a:	74 f3       	brlt	.-36     	; 0x16e8 <rf_tx_packet+0x1b8>
    170c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    170e:	c0 98       	cbi	0x18, 0	; 24
    1710:	8e e3       	ldi	r24, 0x3E	; 62
    1712:	8f b9       	out	0x0f, r24	; 15
    1714:	77 9b       	sbis	0x0e, 7	; 14
    1716:	fe cf       	rjmp	.-4      	; 0x1714 <rf_tx_packet+0x1e4>
    1718:	2f b9       	out	0x0f, r18	; 15
    171a:	77 9b       	sbis	0x0e, 7	; 14
    171c:	fe cf       	rjmp	.-4      	; 0x171a <rf_tx_packet+0x1ea>
    171e:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1720:	85 81       	ldd	r24, Z+5	; 0x05
    1722:	88 23       	and	r24, r24
    1724:	91 f1       	breq	.+100    	; 0x178a <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1726:	80 91 f1 04 	lds	r24, 0x04F1
    172a:	88 23       	and	r24, r24
    172c:	31 f4       	brne	.+12     	; 0x173a <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    172e:	c0 98       	cbi	0x18, 0	; 24
    1730:	83 e0       	ldi	r24, 0x03	; 3
    1732:	8f b9       	out	0x0f, r24	; 15
    1734:	77 9b       	sbis	0x0e, 7	; 14
    1736:	fe cf       	rjmp	.-4      	; 0x1734 <rf_tx_packet+0x204>
    1738:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    173a:	c0 98       	cbi	0x18, 0	; 24
    173c:	1f b8       	out	0x0f, r1	; 15
    173e:	77 9b       	sbis	0x0e, 7	; 14
    1740:	fe cf       	rjmp	.-4      	; 0x173e <rf_tx_packet+0x20e>
    1742:	8f b1       	in	r24, 0x0f	; 15
    1744:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1746:	81 ff       	sbrs	r24, 1
    1748:	f8 cf       	rjmp	.-16     	; 0x173a <rf_tx_packet+0x20a>
    174a:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    174c:	05 e0       	ldi	r16, 0x05	; 5
    174e:	c0 98       	cbi	0x18, 0	; 24
    1750:	0f b9       	out	0x0f, r16	; 15
    1752:	77 9b       	sbis	0x0e, 7	; 14
    1754:	fe cf       	rjmp	.-4      	; 0x1752 <rf_tx_packet+0x222>
    1756:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1758:	c0 98       	cbi	0x18, 0	; 24
    175a:	1f b8       	out	0x0f, r1	; 15
    175c:	77 9b       	sbis	0x0e, 7	; 14
    175e:	fe cf       	rjmp	.-4      	; 0x175c <rf_tx_packet+0x22c>
    1760:	ff b0       	in	r15, 0x0f	; 15
    1762:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1764:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1766:	15 36       	cpi	r17, 0x65	; 101
    1768:	49 f4       	brne	.+18     	; 0x177c <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    176a:	78 94       	sei
                nrk_sem_post(radio_sem);
    176c:	80 91 e4 04 	lds	r24, 0x04E4
    1770:	90 91 e5 04 	lds	r25, 0x04E5
    1774:	0e 94 9a 19 	call	0x3334	; 0x3334 <nrk_sem_post>
                return FALSE;
    1778:	80 e0       	ldi	r24, 0x00	; 0
    177a:	43 c0       	rjmp	.+134    	; 0x1802 <rf_tx_packet+0x2d2>
            }
            halWait (100);
    177c:	84 e6       	ldi	r24, 0x64	; 100
    177e:	90 e0       	ldi	r25, 0x00	; 0
    1780:	0e 94 5f 11 	call	0x22be	; 0x22be <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1784:	f3 fe       	sbrs	r15, 3
    1786:	e3 cf       	rjmp	.-58     	; 0x174e <rf_tx_packet+0x21e>
    1788:	06 c0       	rjmp	.+12     	; 0x1796 <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    178a:	c0 98       	cbi	0x18, 0	; 24
    178c:	84 e0       	ldi	r24, 0x04	; 4
    178e:	8f b9       	out	0x0f, r24	; 15
    1790:	77 9b       	sbis	0x0e, 7	; 14
    1792:	fe cf       	rjmp	.-4      	; 0x1790 <rf_tx_packet+0x260>
    1794:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1796:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1798:	84 9b       	sbis	0x10, 4	; 16
    179a:	fe cf       	rjmp	.-4      	; 0x1798 <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    179c:	84 99       	sbic	0x10, 4	; 16
    179e:	fe cf       	rjmp	.-4      	; 0x179c <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    17a0:	80 91 f4 04 	lds	r24, 0x04F4
    17a4:	88 23       	and	r24, r24
    17a6:	f9 f0       	breq	.+62     	; 0x17e6 <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    17a8:	84 ea       	ldi	r24, 0xA4	; 164
    17aa:	92 e0       	ldi	r25, 0x02	; 2
    17ac:	0e 94 5f 11 	call	0x22be	; 0x22be <halWait>

        if(FIFO_IS_1)
    17b0:	b7 9b       	sbis	0x16, 7	; 22
    17b2:	0b c0       	rjmp	.+22     	; 0x17ca <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    17b4:	c0 98       	cbi	0x18, 0	; 24
    17b6:	8f e7       	ldi	r24, 0x7F	; 127
    17b8:	8f b9       	out	0x0f, r24	; 15
    17ba:	77 9b       	sbis	0x0e, 7	; 14
    17bc:	fe cf       	rjmp	.-4      	; 0x17ba <rf_tx_packet+0x28a>
    17be:	1f b8       	out	0x0f, r1	; 15
    17c0:	77 9b       	sbis	0x0e, 7	; 14
    17c2:	fe cf       	rjmp	.-4      	; 0x17c0 <rf_tx_packet+0x290>
    17c4:	8f b1       	in	r24, 0x0f	; 15
    17c6:	c0 9a       	sbi	0x18, 0	; 24
    17c8:	0e c0       	rjmp	.+28     	; 0x17e6 <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    17ca:	c0 98       	cbi	0x18, 0	; 24
    17cc:	88 e0       	ldi	r24, 0x08	; 8
    17ce:	8f b9       	out	0x0f, r24	; 15
    17d0:	77 9b       	sbis	0x0e, 7	; 14
    17d2:	fe cf       	rjmp	.-4      	; 0x17d0 <rf_tx_packet+0x2a0>
    17d4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    17d6:	c0 98       	cbi	0x18, 0	; 24
    17d8:	88 e0       	ldi	r24, 0x08	; 8
    17da:	8f b9       	out	0x0f, r24	; 15
    17dc:	77 9b       	sbis	0x0e, 7	; 14
    17de:	fe cf       	rjmp	.-4      	; 0x17dc <rf_tx_packet+0x2ac>
    17e0:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    17e2:	80 e0       	ldi	r24, 0x00	; 0
    17e4:	01 c0       	rjmp	.+2      	; 0x17e8 <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    17e6:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    17e8:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    17ea:	c0 98       	cbi	0x18, 0	; 24
    17ec:	96 e0       	ldi	r25, 0x06	; 6
    17ee:	9f b9       	out	0x0f, r25	; 15
    17f0:	77 9b       	sbis	0x0e, 7	; 14
    17f2:	fe cf       	rjmp	.-4      	; 0x17f0 <rf_tx_packet+0x2c0>
    17f4:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    17f6:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    17f8:	90 91 eb 04 	lds	r25, 0x04EB
    17fc:	9f 5f       	subi	r25, 0xFF	; 255
    17fe:	90 93 eb 04 	sts	0x04EB, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1802:	0f 90       	pop	r0
    1804:	0f 90       	pop	r0
    1806:	cf 91       	pop	r28
    1808:	df 91       	pop	r29
    180a:	1f 91       	pop	r17
    180c:	0f 91       	pop	r16
    180e:	ff 90       	pop	r15
    1810:	08 95       	ret

00001812 <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1812:	81 e0       	ldi	r24, 0x01	; 1
    1814:	84 9b       	sbis	0x10, 4	; 16
    1816:	80 e0       	ldi	r24, 0x00	; 0
}
    1818:	08 95       	ret

0000181a <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    181a:	81 e0       	ldi	r24, 0x01	; 1
    181c:	0e 9b       	sbis	0x01, 6	; 1
    181e:	80 e0       	ldi	r24, 0x00	; 0
}
    1820:	08 95       	ret

00001822 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1822:	81 e0       	ldi	r24, 0x01	; 1
    1824:	84 9b       	sbis	0x10, 4	; 16
    1826:	80 e0       	ldi	r24, 0x00	; 0
}
    1828:	08 95       	ret

0000182a <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    182a:	df 93       	push	r29
    182c:	cf 93       	push	r28
    182e:	00 d0       	rcall	.+0      	; 0x1830 <rf_polling_rx_packet+0x6>
    1830:	00 d0       	rcall	.+0      	; 0x1832 <rf_polling_rx_packet+0x8>
    1832:	cd b7       	in	r28, 0x3d	; 61
    1834:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1836:	0e 9b       	sbis	0x01, 6	; 1
    1838:	c7 c1       	rjmp	.+910    	; 0x1bc8 <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    183a:	10 92 f5 04 	sts	0x04F5, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    183e:	0e 9b       	sbis	0x01, 6	; 1
    1840:	1a c0       	rjmp	.+52     	; 0x1876 <rf_polling_rx_packet+0x4c>
    1842:	b7 99       	sbic	0x16, 7	; 22
    1844:	18 c0       	rjmp	.+48     	; 0x1876 <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1846:	c0 98       	cbi	0x18, 0	; 24
    1848:	8f e7       	ldi	r24, 0x7F	; 127
    184a:	8f b9       	out	0x0f, r24	; 15
    184c:	77 9b       	sbis	0x0e, 7	; 14
    184e:	fe cf       	rjmp	.-4      	; 0x184c <rf_polling_rx_packet+0x22>
    1850:	1f b8       	out	0x0f, r1	; 15
    1852:	77 9b       	sbis	0x0e, 7	; 14
    1854:	fe cf       	rjmp	.-4      	; 0x1852 <rf_polling_rx_packet+0x28>
    1856:	8f b1       	in	r24, 0x0f	; 15
    1858:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    185a:	c0 98       	cbi	0x18, 0	; 24
    185c:	88 e0       	ldi	r24, 0x08	; 8
    185e:	8f b9       	out	0x0f, r24	; 15
    1860:	77 9b       	sbis	0x0e, 7	; 14
    1862:	fe cf       	rjmp	.-4      	; 0x1860 <rf_polling_rx_packet+0x36>
    1864:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1866:	c0 98       	cbi	0x18, 0	; 24
    1868:	88 e0       	ldi	r24, 0x08	; 8
    186a:	8f b9       	out	0x0f, r24	; 15
    186c:	77 9b       	sbis	0x0e, 7	; 14
    186e:	fe cf       	rjmp	.-4      	; 0x186c <rf_polling_rx_packet+0x42>
    1870:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1872:	8f ef       	ldi	r24, 0xFF	; 255
    1874:	aa c1       	rjmp	.+852    	; 0x1bca <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1876:	c0 98       	cbi	0x18, 0	; 24
    1878:	8f e7       	ldi	r24, 0x7F	; 127
    187a:	8f b9       	out	0x0f, r24	; 15
    187c:	77 9b       	sbis	0x0e, 7	; 14
    187e:	fe cf       	rjmp	.-4      	; 0x187c <rf_polling_rx_packet+0x52>
    1880:	1f b8       	out	0x0f, r1	; 15
    1882:	77 9b       	sbis	0x0e, 7	; 14
    1884:	fe cf       	rjmp	.-4      	; 0x1882 <rf_polling_rx_packet+0x58>
    1886:	4f b1       	in	r20, 0x0f	; 15
    1888:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    188a:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    188c:	c1 f4       	brne	.+48     	; 0x18be <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    188e:	c0 98       	cbi	0x18, 0	; 24
    1890:	8f e7       	ldi	r24, 0x7F	; 127
    1892:	8f b9       	out	0x0f, r24	; 15
    1894:	77 9b       	sbis	0x0e, 7	; 14
    1896:	fe cf       	rjmp	.-4      	; 0x1894 <rf_polling_rx_packet+0x6a>
    1898:	1f b8       	out	0x0f, r1	; 15
    189a:	77 9b       	sbis	0x0e, 7	; 14
    189c:	fe cf       	rjmp	.-4      	; 0x189a <rf_polling_rx_packet+0x70>
    189e:	8f b1       	in	r24, 0x0f	; 15
    18a0:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18a2:	c0 98       	cbi	0x18, 0	; 24
    18a4:	88 e0       	ldi	r24, 0x08	; 8
    18a6:	8f b9       	out	0x0f, r24	; 15
    18a8:	77 9b       	sbis	0x0e, 7	; 14
    18aa:	fe cf       	rjmp	.-4      	; 0x18a8 <rf_polling_rx_packet+0x7e>
    18ac:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18ae:	c0 98       	cbi	0x18, 0	; 24
    18b0:	88 e0       	ldi	r24, 0x08	; 8
    18b2:	8f b9       	out	0x0f, r24	; 15
    18b4:	77 9b       	sbis	0x0e, 7	; 14
    18b6:	fe cf       	rjmp	.-4      	; 0x18b4 <rf_polling_rx_packet+0x8a>
    18b8:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    18ba:	8e ef       	ldi	r24, 0xFE	; 254
    18bc:	86 c1       	rjmp	.+780    	; 0x1bca <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    18be:	4c 30       	cpi	r20, 0x0C	; 12
    18c0:	84 f0       	brlt	.+32     	; 0x18e2 <rf_polling_rx_packet+0xb8>
    18c2:	e0 91 e9 04 	lds	r30, 0x04E9
    18c6:	f0 91 ea 04 	lds	r31, 0x04EA
    18ca:	84 2f       	mov	r24, r20
    18cc:	99 27       	eor	r25, r25
    18ce:	87 fd       	sbrc	r24, 7
    18d0:	90 95       	com	r25
    18d2:	0b 97       	sbiw	r24, 0x0b	; 11
    18d4:	24 81       	ldd	r18, Z+4	; 0x04
    18d6:	33 27       	eor	r19, r19
    18d8:	27 fd       	sbrc	r18, 7
    18da:	30 95       	com	r19
    18dc:	28 17       	cp	r18, r24
    18de:	39 07       	cpc	r19, r25
    18e0:	7c f5       	brge	.+94     	; 0x1940 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    18e2:	c0 98       	cbi	0x18, 0	; 24
    18e4:	8f e7       	ldi	r24, 0x7F	; 127
    18e6:	8f b9       	out	0x0f, r24	; 15
    18e8:	77 9b       	sbis	0x0e, 7	; 14
    18ea:	fe cf       	rjmp	.-4      	; 0x18e8 <rf_polling_rx_packet+0xbe>
    18ec:	50 e0       	ldi	r21, 0x00	; 0
    18ee:	84 2f       	mov	r24, r20
    18f0:	99 27       	eor	r25, r25
    18f2:	87 fd       	sbrc	r24, 7
    18f4:	90 95       	com	r25
    18f6:	04 c0       	rjmp	.+8      	; 0x1900 <rf_polling_rx_packet+0xd6>
    18f8:	1f b8       	out	0x0f, r1	; 15
    18fa:	77 9b       	sbis	0x0e, 7	; 14
    18fc:	fe cf       	rjmp	.-4      	; 0x18fa <rf_polling_rx_packet+0xd0>
    18fe:	5f 5f       	subi	r21, 0xFF	; 255
    1900:	25 2f       	mov	r18, r21
    1902:	30 e0       	ldi	r19, 0x00	; 0
    1904:	28 17       	cp	r18, r24
    1906:	39 07       	cpc	r19, r25
    1908:	14 f4       	brge	.+4      	; 0x190e <rf_polling_rx_packet+0xe4>
    190a:	b7 99       	sbic	0x16, 7	; 22
    190c:	f5 cf       	rjmp	.-22     	; 0x18f8 <rf_polling_rx_packet+0xce>
    190e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1910:	c0 98       	cbi	0x18, 0	; 24
    1912:	8f e7       	ldi	r24, 0x7F	; 127
    1914:	8f b9       	out	0x0f, r24	; 15
    1916:	77 9b       	sbis	0x0e, 7	; 14
    1918:	fe cf       	rjmp	.-4      	; 0x1916 <rf_polling_rx_packet+0xec>
    191a:	1f b8       	out	0x0f, r1	; 15
    191c:	77 9b       	sbis	0x0e, 7	; 14
    191e:	fe cf       	rjmp	.-4      	; 0x191c <rf_polling_rx_packet+0xf2>
    1920:	8f b1       	in	r24, 0x0f	; 15
    1922:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1924:	c0 98       	cbi	0x18, 0	; 24
    1926:	88 e0       	ldi	r24, 0x08	; 8
    1928:	8f b9       	out	0x0f, r24	; 15
    192a:	77 9b       	sbis	0x0e, 7	; 14
    192c:	fe cf       	rjmp	.-4      	; 0x192a <rf_polling_rx_packet+0x100>
    192e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1930:	c0 98       	cbi	0x18, 0	; 24
    1932:	88 e0       	ldi	r24, 0x08	; 8
    1934:	8f b9       	out	0x0f, r24	; 15
    1936:	77 9b       	sbis	0x0e, 7	; 14
    1938:	fe cf       	rjmp	.-4      	; 0x1936 <rf_polling_rx_packet+0x10c>
    193a:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    193c:	8d ef       	ldi	r24, 0xFD	; 253
    193e:	45 c1       	rjmp	.+650    	; 0x1bca <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1940:	e0 91 e9 04 	lds	r30, 0x04E9
    1944:	f0 91 ea 04 	lds	r31, 0x04EA
    1948:	4c 50       	subi	r20, 0x0C	; 12
    194a:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    194c:	c0 98       	cbi	0x18, 0	; 24
    194e:	8f e7       	ldi	r24, 0x7F	; 127
    1950:	8f b9       	out	0x0f, r24	; 15
    1952:	77 9b       	sbis	0x0e, 7	; 14
    1954:	fe cf       	rjmp	.-4      	; 0x1952 <rf_polling_rx_packet+0x128>
    1956:	fe 01       	movw	r30, r28
    1958:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    195a:	ce 01       	movw	r24, r28
    195c:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    195e:	1f b8       	out	0x0f, r1	; 15
    1960:	77 9b       	sbis	0x0e, 7	; 14
    1962:	fe cf       	rjmp	.-4      	; 0x1960 <rf_polling_rx_packet+0x136>
    1964:	2f b1       	in	r18, 0x0f	; 15
    1966:	21 93       	st	Z+, r18
    1968:	e8 17       	cp	r30, r24
    196a:	f9 07       	cpc	r31, r25
    196c:	c1 f7       	brne	.-16     	; 0x195e <rf_polling_rx_packet+0x134>
    196e:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1970:	e0 91 e9 04 	lds	r30, 0x04E9
    1974:	f0 91 ea 04 	lds	r31, 0x04EA
    1978:	99 81       	ldd	r25, Y+1	; 0x01
    197a:	81 e0       	ldi	r24, 0x01	; 1
    197c:	95 ff       	sbrs	r25, 5
    197e:	80 e0       	ldi	r24, 0x00	; 0
    1980:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1982:	c0 98       	cbi	0x18, 0	; 24
    1984:	8f e7       	ldi	r24, 0x7F	; 127
    1986:	8f b9       	out	0x0f, r24	; 15
    1988:	77 9b       	sbis	0x0e, 7	; 14
    198a:	fe cf       	rjmp	.-4      	; 0x1988 <rf_polling_rx_packet+0x15e>
    198c:	1f b8       	out	0x0f, r1	; 15
    198e:	77 9b       	sbis	0x0e, 7	; 14
    1990:	fe cf       	rjmp	.-4      	; 0x198e <rf_polling_rx_packet+0x164>
    1992:	e0 91 e9 04 	lds	r30, 0x04E9
    1996:	f0 91 ea 04 	lds	r31, 0x04EA
    199a:	8f b1       	in	r24, 0x0f	; 15
    199c:	80 83       	st	Z, r24
    199e:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    19a0:	c0 98       	cbi	0x18, 0	; 24
    19a2:	8f e7       	ldi	r24, 0x7F	; 127
    19a4:	8f b9       	out	0x0f, r24	; 15
    19a6:	77 9b       	sbis	0x0e, 7	; 14
    19a8:	fe cf       	rjmp	.-4      	; 0x19a6 <rf_polling_rx_packet+0x17c>
    19aa:	84 e0       	ldi	r24, 0x04	; 4
    19ac:	05 c0       	rjmp	.+10     	; 0x19b8 <rf_polling_rx_packet+0x18e>
    19ae:	1f b8       	out	0x0f, r1	; 15
    19b0:	77 9b       	sbis	0x0e, 7	; 14
    19b2:	fe cf       	rjmp	.-4      	; 0x19b0 <rf_polling_rx_packet+0x186>
    19b4:	81 50       	subi	r24, 0x01	; 1
    19b6:	11 f0       	breq	.+4      	; 0x19bc <rf_polling_rx_packet+0x192>
    19b8:	b7 99       	sbic	0x16, 7	; 22
    19ba:	f9 cf       	rjmp	.-14     	; 0x19ae <rf_polling_rx_packet+0x184>
    19bc:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    19be:	c0 98       	cbi	0x18, 0	; 24
    19c0:	8f e7       	ldi	r24, 0x7F	; 127
    19c2:	8f b9       	out	0x0f, r24	; 15
    19c4:	77 9b       	sbis	0x0e, 7	; 14
    19c6:	fe cf       	rjmp	.-4      	; 0x19c4 <rf_polling_rx_packet+0x19a>
    19c8:	80 e0       	ldi	r24, 0x00	; 0
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	1f b8       	out	0x0f, r1	; 15
    19ce:	77 9b       	sbis	0x0e, 7	; 14
    19d0:	fe cf       	rjmp	.-4      	; 0x19ce <rf_polling_rx_packet+0x1a4>
    19d2:	e0 91 e9 04 	lds	r30, 0x04E9
    19d6:	f0 91 ea 04 	lds	r31, 0x04EA
    19da:	2f b1       	in	r18, 0x0f	; 15
    19dc:	e8 0f       	add	r30, r24
    19de:	f9 1f       	adc	r31, r25
    19e0:	21 83       	std	Z+1, r18	; 0x01
    19e2:	01 96       	adiw	r24, 0x01	; 1
    19e4:	82 30       	cpi	r24, 0x02	; 2
    19e6:	91 05       	cpc	r25, r1
    19e8:	89 f7       	brne	.-30     	; 0x19cc <rf_polling_rx_packet+0x1a2>
    19ea:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    19ec:	89 81       	ldd	r24, Y+1	; 0x01
    19ee:	83 ff       	sbrs	r24, 3
    19f0:	4d c0       	rjmp	.+154    	; 0x1a8c <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    19f2:	c0 98       	cbi	0x18, 0	; 24
    19f4:	8f e7       	ldi	r24, 0x7F	; 127
    19f6:	8f b9       	out	0x0f, r24	; 15
    19f8:	77 9b       	sbis	0x0e, 7	; 14
    19fa:	fe cf       	rjmp	.-4      	; 0x19f8 <rf_polling_rx_packet+0x1ce>
    19fc:	e0 ee       	ldi	r30, 0xE0	; 224
    19fe:	f4 e0       	ldi	r31, 0x04	; 4
    1a00:	1f b8       	out	0x0f, r1	; 15
    1a02:	77 9b       	sbis	0x0e, 7	; 14
    1a04:	fe cf       	rjmp	.-4      	; 0x1a02 <rf_polling_rx_packet+0x1d8>
    1a06:	8f b1       	in	r24, 0x0f	; 15
    1a08:	81 93       	st	Z+, r24
    1a0a:	84 e0       	ldi	r24, 0x04	; 4
    1a0c:	e4 3e       	cpi	r30, 0xE4	; 228
    1a0e:	f8 07       	cpc	r31, r24
    1a10:	b9 f7       	brne	.-18     	; 0x1a00 <rf_polling_rx_packet+0x1d6>
    1a12:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1a14:	c0 98       	cbi	0x18, 0	; 24
    1a16:	89 e9       	ldi	r24, 0x99	; 153
    1a18:	8f b9       	out	0x0f, r24	; 15
    1a1a:	77 9b       	sbis	0x0e, 7	; 14
    1a1c:	fe cf       	rjmp	.-4      	; 0x1a1a <rf_polling_rx_packet+0x1f0>
    1a1e:	80 e8       	ldi	r24, 0x80	; 128
    1a20:	8f b9       	out	0x0f, r24	; 15
    1a22:	77 9b       	sbis	0x0e, 7	; 14
    1a24:	fe cf       	rjmp	.-4      	; 0x1a22 <rf_polling_rx_packet+0x1f8>
    1a26:	82 e0       	ldi	r24, 0x02	; 2
    1a28:	81 50       	subi	r24, 0x01	; 1
    1a2a:	e8 2f       	mov	r30, r24
    1a2c:	f0 e0       	ldi	r31, 0x00	; 0
    1a2e:	e0 52       	subi	r30, 0x20	; 32
    1a30:	fb 4f       	sbci	r31, 0xFB	; 251
    1a32:	90 81       	ld	r25, Z
    1a34:	9f b9       	out	0x0f, r25	; 15
    1a36:	77 9b       	sbis	0x0e, 7	; 14
    1a38:	fe cf       	rjmp	.-4      	; 0x1a36 <rf_polling_rx_packet+0x20c>
    1a3a:	88 23       	and	r24, r24
    1a3c:	a9 f7       	brne	.-22     	; 0x1a28 <rf_polling_rx_packet+0x1fe>
    1a3e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1a40:	c0 98       	cbi	0x18, 0	; 24
    1a42:	8b e9       	ldi	r24, 0x9B	; 155
    1a44:	8f b9       	out	0x0f, r24	; 15
    1a46:	77 9b       	sbis	0x0e, 7	; 14
    1a48:	fe cf       	rjmp	.-4      	; 0x1a46 <rf_polling_rx_packet+0x21c>
    1a4a:	80 e8       	ldi	r24, 0x80	; 128
    1a4c:	8f b9       	out	0x0f, r24	; 15
    1a4e:	77 9b       	sbis	0x0e, 7	; 14
    1a50:	fe cf       	rjmp	.-4      	; 0x1a4e <rf_polling_rx_packet+0x224>
    1a52:	82 e0       	ldi	r24, 0x02	; 2
    1a54:	81 50       	subi	r24, 0x01	; 1
    1a56:	e8 2f       	mov	r30, r24
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	ee 51       	subi	r30, 0x1E	; 30
    1a5c:	fb 4f       	sbci	r31, 0xFB	; 251
    1a5e:	90 81       	ld	r25, Z
    1a60:	9f b9       	out	0x0f, r25	; 15
    1a62:	77 9b       	sbis	0x0e, 7	; 14
    1a64:	fe cf       	rjmp	.-4      	; 0x1a62 <rf_polling_rx_packet+0x238>
    1a66:	88 23       	and	r24, r24
    1a68:	a9 f7       	brne	.-22     	; 0x1a54 <rf_polling_rx_packet+0x22a>
    1a6a:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1a6c:	c0 98       	cbi	0x18, 0	; 24
    1a6e:	8c e0       	ldi	r24, 0x0C	; 12
    1a70:	8f b9       	out	0x0f, r24	; 15
    1a72:	77 9b       	sbis	0x0e, 7	; 14
    1a74:	fe cf       	rjmp	.-4      	; 0x1a72 <rf_polling_rx_packet+0x248>
    1a76:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1a78:	81 e0       	ldi	r24, 0x01	; 1
    1a7a:	80 93 f5 04 	sts	0x04F5, r24
                rfSettings.pRxInfo->length -= 4;
    1a7e:	e0 91 e9 04 	lds	r30, 0x04E9
    1a82:	f0 91 ea 04 	lds	r31, 0x04EA
    1a86:	83 81       	ldd	r24, Z+3	; 0x03
    1a88:	84 50       	subi	r24, 0x04	; 4
    1a8a:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1a8c:	c0 98       	cbi	0x18, 0	; 24
    1a8e:	8f e7       	ldi	r24, 0x7F	; 127
    1a90:	8f b9       	out	0x0f, r24	; 15
    1a92:	77 9b       	sbis	0x0e, 7	; 14
    1a94:	fe cf       	rjmp	.-4      	; 0x1a92 <rf_polling_rx_packet+0x268>
    1a96:	40 e0       	ldi	r20, 0x00	; 0
    1a98:	0f c0       	rjmp	.+30     	; 0x1ab8 <rf_polling_rx_packet+0x28e>
    1a9a:	1f b8       	out	0x0f, r1	; 15
    1a9c:	77 9b       	sbis	0x0e, 7	; 14
    1a9e:	fe cf       	rjmp	.-4      	; 0x1a9c <rf_polling_rx_packet+0x272>
    1aa0:	e0 91 e9 04 	lds	r30, 0x04E9
    1aa4:	f0 91 ea 04 	lds	r31, 0x04EA
    1aa8:	8f b1       	in	r24, 0x0f	; 15
    1aaa:	05 80       	ldd	r0, Z+5	; 0x05
    1aac:	f6 81       	ldd	r31, Z+6	; 0x06
    1aae:	e0 2d       	mov	r30, r0
    1ab0:	e4 0f       	add	r30, r20
    1ab2:	f1 1d       	adc	r31, r1
    1ab4:	80 83       	st	Z, r24
    1ab6:	4f 5f       	subi	r20, 0xFF	; 255
    1ab8:	e0 91 e9 04 	lds	r30, 0x04E9
    1abc:	f0 91 ea 04 	lds	r31, 0x04EA
    1ac0:	24 2f       	mov	r18, r20
    1ac2:	30 e0       	ldi	r19, 0x00	; 0
    1ac4:	83 81       	ldd	r24, Z+3	; 0x03
    1ac6:	99 27       	eor	r25, r25
    1ac8:	87 fd       	sbrc	r24, 7
    1aca:	90 95       	com	r25
    1acc:	28 17       	cp	r18, r24
    1ace:	39 07       	cpc	r19, r25
    1ad0:	24 f3       	brlt	.-56     	; 0x1a9a <rf_polling_rx_packet+0x270>
    1ad2:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1ad4:	c0 98       	cbi	0x18, 0	; 24
    1ad6:	8f e7       	ldi	r24, 0x7F	; 127
    1ad8:	8f b9       	out	0x0f, r24	; 15
    1ada:	77 9b       	sbis	0x0e, 7	; 14
    1adc:	fe cf       	rjmp	.-4      	; 0x1ada <rf_polling_rx_packet+0x2b0>
    1ade:	1f b8       	out	0x0f, r1	; 15
    1ae0:	77 9b       	sbis	0x0e, 7	; 14
    1ae2:	fe cf       	rjmp	.-4      	; 0x1ae0 <rf_polling_rx_packet+0x2b6>
    1ae4:	6f b1       	in	r22, 0x0f	; 15
    1ae6:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1ae8:	c0 98       	cbi	0x18, 0	; 24
    1aea:	8f e7       	ldi	r24, 0x7F	; 127
    1aec:	8f b9       	out	0x0f, r24	; 15
    1aee:	77 9b       	sbis	0x0e, 7	; 14
    1af0:	fe cf       	rjmp	.-4      	; 0x1aee <rf_polling_rx_packet+0x2c4>
    1af2:	fe 01       	movw	r30, r28
    1af4:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1af6:	ce 01       	movw	r24, r28
    1af8:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1afa:	1f b8       	out	0x0f, r1	; 15
    1afc:	77 9b       	sbis	0x0e, 7	; 14
    1afe:	fe cf       	rjmp	.-4      	; 0x1afc <rf_polling_rx_packet+0x2d2>
    1b00:	2f b1       	in	r18, 0x0f	; 15
    1b02:	21 93       	st	Z+, r18
    1b04:	e8 17       	cp	r30, r24
    1b06:	f9 07       	cpc	r31, r25
    1b08:	c1 f7       	brne	.-16     	; 0x1afa <rf_polling_rx_packet+0x2d0>
    1b0a:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1b0c:	e0 91 e9 04 	lds	r30, 0x04E9
    1b10:	f0 91 ea 04 	lds	r31, 0x04EA
    1b14:	8b 81       	ldd	r24, Y+3	; 0x03
    1b16:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1b18:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    1b1a:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1b1c:	0c c0       	rjmp	.+24     	; 0x1b36 <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1b1e:	e0 91 e9 04 	lds	r30, 0x04E9
    1b22:	f0 91 ea 04 	lds	r31, 0x04EA
    1b26:	05 80       	ldd	r0, Z+5	; 0x05
    1b28:	f6 81       	ldd	r31, Z+6	; 0x06
    1b2a:	e0 2d       	mov	r30, r0
    1b2c:	e8 0f       	add	r30, r24
    1b2e:	f9 1f       	adc	r31, r25
    1b30:	80 81       	ld	r24, Z
    1b32:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1b34:	5f 5f       	subi	r21, 0xFF	; 255
    1b36:	e0 91 e9 04 	lds	r30, 0x04E9
    1b3a:	f0 91 ea 04 	lds	r31, 0x04EA
    1b3e:	85 2f       	mov	r24, r21
    1b40:	90 e0       	ldi	r25, 0x00	; 0
    1b42:	23 81       	ldd	r18, Z+3	; 0x03
    1b44:	33 27       	eor	r19, r19
    1b46:	27 fd       	sbrc	r18, 7
    1b48:	30 95       	com	r19
    1b4a:	82 17       	cp	r24, r18
    1b4c:	93 07       	cpc	r25, r19
    1b4e:	3c f3       	brlt	.-50     	; 0x1b1e <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    1b50:	46 17       	cp	r20, r22
    1b52:	c1 f0       	breq	.+48     	; 0x1b84 <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1b54:	c0 98       	cbi	0x18, 0	; 24
    1b56:	8f e7       	ldi	r24, 0x7F	; 127
    1b58:	8f b9       	out	0x0f, r24	; 15
    1b5a:	77 9b       	sbis	0x0e, 7	; 14
    1b5c:	fe cf       	rjmp	.-4      	; 0x1b5a <rf_polling_rx_packet+0x330>
    1b5e:	1f b8       	out	0x0f, r1	; 15
    1b60:	77 9b       	sbis	0x0e, 7	; 14
    1b62:	fe cf       	rjmp	.-4      	; 0x1b60 <rf_polling_rx_packet+0x336>
    1b64:	8f b1       	in	r24, 0x0f	; 15
    1b66:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b68:	c0 98       	cbi	0x18, 0	; 24
    1b6a:	88 e0       	ldi	r24, 0x08	; 8
    1b6c:	8f b9       	out	0x0f, r24	; 15
    1b6e:	77 9b       	sbis	0x0e, 7	; 14
    1b70:	fe cf       	rjmp	.-4      	; 0x1b6e <rf_polling_rx_packet+0x344>
    1b72:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b74:	c0 98       	cbi	0x18, 0	; 24
    1b76:	88 e0       	ldi	r24, 0x08	; 8
    1b78:	8f b9       	out	0x0f, r24	; 15
    1b7a:	77 9b       	sbis	0x0e, 7	; 14
    1b7c:	fe cf       	rjmp	.-4      	; 0x1b7a <rf_polling_rx_packet+0x350>
    1b7e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    1b80:	8c ef       	ldi	r24, 0xFC	; 252
    1b82:	23 c0       	rjmp	.+70     	; 0x1bca <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    1b84:	8c 81       	ldd	r24, Y+4	; 0x04
    1b86:	87 ff       	sbrs	r24, 7
    1b88:	07 c0       	rjmp	.+14     	; 0x1b98 <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    1b8a:	80 91 fa 04 	lds	r24, 0x04FA
    1b8e:	8f 5f       	subi	r24, 0xFF	; 255
    1b90:	80 93 fa 04 	sts	0x04FA, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    1b94:	81 e0       	ldi	r24, 0x01	; 1
    1b96:	19 c0       	rjmp	.+50     	; 0x1bca <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1b98:	c0 98       	cbi	0x18, 0	; 24
    1b9a:	8f e7       	ldi	r24, 0x7F	; 127
    1b9c:	8f b9       	out	0x0f, r24	; 15
    1b9e:	77 9b       	sbis	0x0e, 7	; 14
    1ba0:	fe cf       	rjmp	.-4      	; 0x1b9e <rf_polling_rx_packet+0x374>
    1ba2:	1f b8       	out	0x0f, r1	; 15
    1ba4:	77 9b       	sbis	0x0e, 7	; 14
    1ba6:	fe cf       	rjmp	.-4      	; 0x1ba4 <rf_polling_rx_packet+0x37a>
    1ba8:	8f b1       	in	r24, 0x0f	; 15
    1baa:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bac:	c0 98       	cbi	0x18, 0	; 24
    1bae:	88 e0       	ldi	r24, 0x08	; 8
    1bb0:	8f b9       	out	0x0f, r24	; 15
    1bb2:	77 9b       	sbis	0x0e, 7	; 14
    1bb4:	fe cf       	rjmp	.-4      	; 0x1bb2 <rf_polling_rx_packet+0x388>
    1bb6:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bb8:	c0 98       	cbi	0x18, 0	; 24
    1bba:	88 e0       	ldi	r24, 0x08	; 8
    1bbc:	8f b9       	out	0x0f, r24	; 15
    1bbe:	77 9b       	sbis	0x0e, 7	; 14
    1bc0:	fe cf       	rjmp	.-4      	; 0x1bbe <rf_polling_rx_packet+0x394>
    1bc2:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    1bc4:	8b ef       	ldi	r24, 0xFB	; 251
    1bc6:	01 c0       	rjmp	.+2      	; 0x1bca <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    1bc8:	80 e0       	ldi	r24, 0x00	; 0
}
    1bca:	0f 90       	pop	r0
    1bcc:	0f 90       	pop	r0
    1bce:	0f 90       	pop	r0
    1bd0:	0f 90       	pop	r0
    1bd2:	cf 91       	pop	r28
    1bd4:	df 91       	pop	r29
    1bd6:	08 95       	ret

00001bd8 <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    1bd8:	80 91 fa 04 	lds	r24, 0x04FA
    1bdc:	88 23       	and	r24, r24
    1bde:	29 f0       	breq	.+10     	; 0x1bea <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    1be0:	80 91 fa 04 	lds	r24, 0x04FA
        rx_ready=0;
    1be4:	10 92 fa 04 	sts	0x04FA, r1
        return tmp;
    1be8:	08 95       	ret
    }
    return 0;
    1bea:	80 e0       	ldi	r24, 0x00	; 0
}
    1bec:	08 95       	ret

00001bee <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bee:	c0 98       	cbi	0x18, 0	; 24
    1bf0:	88 e0       	ldi	r24, 0x08	; 8
    1bf2:	8f b9       	out	0x0f, r24	; 15
    1bf4:	77 9b       	sbis	0x0e, 7	; 14
    1bf6:	fe cf       	rjmp	.-4      	; 0x1bf4 <rf_flush_rx_fifo+0x6>
    1bf8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bfa:	c0 98       	cbi	0x18, 0	; 24
    1bfc:	88 e0       	ldi	r24, 0x08	; 8
    1bfe:	8f b9       	out	0x0f, r24	; 15
    1c00:	77 9b       	sbis	0x0e, 7	; 14
    1c02:	fe cf       	rjmp	.-4      	; 0x1c00 <rf_flush_rx_fifo+0x12>
    1c04:	c0 9a       	sbi	0x18, 0	; 24
}
    1c06:	08 95       	ret

00001c08 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1c08:	99 27       	eor	r25, r25
    1c0a:	87 fd       	sbrc	r24, 7
    1c0c:	90 95       	com	r25
    1c0e:	98 2f       	mov	r25, r24
    1c10:	88 27       	eor	r24, r24
    1c12:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    1c14:	c0 98       	cbi	0x18, 0	; 24
    1c16:	23 e1       	ldi	r18, 0x13	; 19
    1c18:	2f b9       	out	0x0f, r18	; 15
    1c1a:	77 9b       	sbis	0x0e, 7	; 14
    1c1c:	fe cf       	rjmp	.-4      	; 0x1c1a <rf_set_cca_thresh+0x12>
    1c1e:	9f b9       	out	0x0f, r25	; 15
    1c20:	77 9b       	sbis	0x0e, 7	; 14
    1c22:	fe cf       	rjmp	.-4      	; 0x1c20 <rf_set_cca_thresh+0x18>
    1c24:	8f b9       	out	0x0f, r24	; 15
    1c26:	77 9b       	sbis	0x0e, 7	; 14
    1c28:	fe cf       	rjmp	.-4      	; 0x1c26 <rf_set_cca_thresh+0x1e>
    1c2a:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1c2c:	08 95       	ret

00001c2e <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1c2e:	c0 98       	cbi	0x18, 0	; 24
    1c30:	86 e0       	ldi	r24, 0x06	; 6
    1c32:	8f b9       	out	0x0f, r24	; 15
    1c34:	77 9b       	sbis	0x0e, 7	; 14
    1c36:	fe cf       	rjmp	.-4      	; 0x1c34 <rf_test_mode+0x6>
    1c38:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    1c3a:	c0 98       	cbi	0x18, 0	; 24
    1c3c:	82 e1       	ldi	r24, 0x12	; 18
    1c3e:	8f b9       	out	0x0f, r24	; 15
    1c40:	77 9b       	sbis	0x0e, 7	; 14
    1c42:	fe cf       	rjmp	.-4      	; 0x1c40 <rf_test_mode+0x12>
    1c44:	85 e0       	ldi	r24, 0x05	; 5
    1c46:	8f b9       	out	0x0f, r24	; 15
    1c48:	77 9b       	sbis	0x0e, 7	; 14
    1c4a:	fe cf       	rjmp	.-4      	; 0x1c48 <rf_test_mode+0x1a>
    1c4c:	88 e0       	ldi	r24, 0x08	; 8
    1c4e:	8f b9       	out	0x0f, r24	; 15
    1c50:	77 9b       	sbis	0x0e, 7	; 14
    1c52:	fe cf       	rjmp	.-4      	; 0x1c50 <rf_test_mode+0x22>
    1c54:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    1c56:	c0 98       	cbi	0x18, 0	; 24
    1c58:	8e e2       	ldi	r24, 0x2E	; 46
    1c5a:	8f b9       	out	0x0f, r24	; 15
    1c5c:	77 9b       	sbis	0x0e, 7	; 14
    1c5e:	fe cf       	rjmp	.-4      	; 0x1c5c <rf_test_mode+0x2e>
    1c60:	88 e1       	ldi	r24, 0x18	; 24
    1c62:	8f b9       	out	0x0f, r24	; 15
    1c64:	77 9b       	sbis	0x0e, 7	; 14
    1c66:	fe cf       	rjmp	.-4      	; 0x1c64 <rf_test_mode+0x36>
    1c68:	1f b8       	out	0x0f, r1	; 15
    1c6a:	77 9b       	sbis	0x0e, 7	; 14
    1c6c:	fe cf       	rjmp	.-4      	; 0x1c6a <rf_test_mode+0x3c>
    1c6e:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1c70:	0e 94 f7 0d 	call	0x1bee	; 0x1bee <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1c74:	08 95       	ret

00001c76 <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1c76:	c0 98       	cbi	0x18, 0	; 24
    1c78:	86 e0       	ldi	r24, 0x06	; 6
    1c7a:	8f b9       	out	0x0f, r24	; 15
    1c7c:	77 9b       	sbis	0x0e, 7	; 14
    1c7e:	fe cf       	rjmp	.-4      	; 0x1c7c <rf_data_mode+0x6>
    1c80:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    1c82:	c0 98       	cbi	0x18, 0	; 24
    1c84:	82 e1       	ldi	r24, 0x12	; 18
    1c86:	8f b9       	out	0x0f, r24	; 15
    1c88:	77 9b       	sbis	0x0e, 7	; 14
    1c8a:	fe cf       	rjmp	.-4      	; 0x1c88 <rf_data_mode+0x12>
    1c8c:	85 e0       	ldi	r24, 0x05	; 5
    1c8e:	8f b9       	out	0x0f, r24	; 15
    1c90:	77 9b       	sbis	0x0e, 7	; 14
    1c92:	fe cf       	rjmp	.-4      	; 0x1c90 <rf_data_mode+0x1a>
    1c94:	1f b8       	out	0x0f, r1	; 15
    1c96:	77 9b       	sbis	0x0e, 7	; 14
    1c98:	fe cf       	rjmp	.-4      	; 0x1c96 <rf_data_mode+0x20>
    1c9a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    1c9c:	c0 98       	cbi	0x18, 0	; 24
    1c9e:	8e e2       	ldi	r24, 0x2E	; 46
    1ca0:	8f b9       	out	0x0f, r24	; 15
    1ca2:	77 9b       	sbis	0x0e, 7	; 14
    1ca4:	fe cf       	rjmp	.-4      	; 0x1ca2 <rf_data_mode+0x2c>
    1ca6:	1f b8       	out	0x0f, r1	; 15
    1ca8:	77 9b       	sbis	0x0e, 7	; 14
    1caa:	fe cf       	rjmp	.-4      	; 0x1ca8 <rf_data_mode+0x32>
    1cac:	1f b8       	out	0x0f, r1	; 15
    1cae:	77 9b       	sbis	0x0e, 7	; 14
    1cb0:	fe cf       	rjmp	.-4      	; 0x1cae <rf_data_mode+0x38>
    1cb2:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1cb4:	0e 94 f7 0d 	call	0x1bee	; 0x1bee <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1cb8:	08 95       	ret

00001cba <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    1cba:	c0 98       	cbi	0x18, 0	; 24
    1cbc:	86 e0       	ldi	r24, 0x06	; 6
    1cbe:	8f b9       	out	0x0f, r24	; 15
    1cc0:	77 9b       	sbis	0x0e, 7	; 14
    1cc2:	fe cf       	rjmp	.-4      	; 0x1cc0 <rf_rx_set_serial+0x6>
    1cc4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    1cc6:	c0 98       	cbi	0x18, 0	; 24
    1cc8:	82 e1       	ldi	r24, 0x12	; 18
    1cca:	8f b9       	out	0x0f, r24	; 15
    1ccc:	77 9b       	sbis	0x0e, 7	; 14
    1cce:	fe cf       	rjmp	.-4      	; 0x1ccc <rf_rx_set_serial+0x12>
    1cd0:	85 e0       	ldi	r24, 0x05	; 5
    1cd2:	8f b9       	out	0x0f, r24	; 15
    1cd4:	77 9b       	sbis	0x0e, 7	; 14
    1cd6:	fe cf       	rjmp	.-4      	; 0x1cd4 <rf_rx_set_serial+0x1a>
    1cd8:	81 e0       	ldi	r24, 0x01	; 1
    1cda:	8f b9       	out	0x0f, r24	; 15
    1cdc:	77 9b       	sbis	0x0e, 7	; 14
    1cde:	fe cf       	rjmp	.-4      	; 0x1cdc <rf_rx_set_serial+0x22>
    1ce0:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1ce2:	0e 94 f7 0d 	call	0x1bee	; 0x1bee <rf_flush_rx_fifo>
}
    1ce6:	08 95       	ret

00001ce8 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    1ce8:	c0 98       	cbi	0x18, 0	; 24
    1cea:	82 e1       	ldi	r24, 0x12	; 18
    1cec:	8f b9       	out	0x0f, r24	; 15
    1cee:	77 9b       	sbis	0x0e, 7	; 14
    1cf0:	fe cf       	rjmp	.-4      	; 0x1cee <rf_tx_set_serial+0x6>
    1cf2:	85 e0       	ldi	r24, 0x05	; 5
    1cf4:	8f b9       	out	0x0f, r24	; 15
    1cf6:	77 9b       	sbis	0x0e, 7	; 14
    1cf8:	fe cf       	rjmp	.-4      	; 0x1cf6 <rf_tx_set_serial+0xe>
    1cfa:	84 e0       	ldi	r24, 0x04	; 4
    1cfc:	8f b9       	out	0x0f, r24	; 15
    1cfe:	77 9b       	sbis	0x0e, 7	; 14
    1d00:	fe cf       	rjmp	.-4      	; 0x1cfe <rf_tx_set_serial+0x16>
    1d02:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1d04:	0e 94 f7 0d 	call	0x1bee	; 0x1bee <rf_flush_rx_fifo>
}
    1d08:	08 95       	ret

00001d0a <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    1d0a:	90 e0       	ldi	r25, 0x00	; 0
    1d0c:	8f 70       	andi	r24, 0x0F	; 15
    1d0e:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    1d10:	20 91 e7 04 	lds	r18, 0x04E7
    1d14:	30 91 e8 04 	lds	r19, 0x04E8
    1d18:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    1d1a:	82 2b       	or	r24, r18
    1d1c:	93 2b       	or	r25, r19
    1d1e:	90 93 e8 04 	sts	0x04E8, r25
    1d22:	80 93 e7 04 	sts	0x04E7, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1d26:	c0 98       	cbi	0x18, 0	; 24
    1d28:	81 e1       	ldi	r24, 0x11	; 17
    1d2a:	8f b9       	out	0x0f, r24	; 15
    1d2c:	77 9b       	sbis	0x0e, 7	; 14
    1d2e:	fe cf       	rjmp	.-4      	; 0x1d2c <rf_set_preamble_length+0x22>
    1d30:	80 91 e8 04 	lds	r24, 0x04E8
    1d34:	8f b9       	out	0x0f, r24	; 15
    1d36:	77 9b       	sbis	0x0e, 7	; 14
    1d38:	fe cf       	rjmp	.-4      	; 0x1d36 <rf_set_preamble_length+0x2c>
    1d3a:	80 91 e7 04 	lds	r24, 0x04E7
    1d3e:	8f b9       	out	0x0f, r24	; 15
    1d40:	77 9b       	sbis	0x0e, 7	; 14
    1d42:	fe cf       	rjmp	.-4      	; 0x1d40 <rf_set_preamble_length+0x36>
    1d44:	c0 9a       	sbi	0x18, 0	; 24
}
    1d46:	08 95       	ret

00001d48 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    1d48:	90 e0       	ldi	r25, 0x00	; 0
    1d4a:	26 e0       	ldi	r18, 0x06	; 6
    1d4c:	88 0f       	add	r24, r24
    1d4e:	99 1f       	adc	r25, r25
    1d50:	2a 95       	dec	r18
    1d52:	e1 f7       	brne	.-8      	; 0x1d4c <rf_set_cca_mode+0x4>
    1d54:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    1d56:	20 91 e7 04 	lds	r18, 0x04E7
    1d5a:	30 91 e8 04 	lds	r19, 0x04E8
    1d5e:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    1d60:	82 2b       	or	r24, r18
    1d62:	93 2b       	or	r25, r19
    1d64:	90 93 e8 04 	sts	0x04E8, r25
    1d68:	80 93 e7 04 	sts	0x04E7, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1d6c:	c0 98       	cbi	0x18, 0	; 24
    1d6e:	81 e1       	ldi	r24, 0x11	; 17
    1d70:	8f b9       	out	0x0f, r24	; 15
    1d72:	77 9b       	sbis	0x0e, 7	; 14
    1d74:	fe cf       	rjmp	.-4      	; 0x1d72 <rf_set_cca_mode+0x2a>
    1d76:	80 91 e8 04 	lds	r24, 0x04E8
    1d7a:	8f b9       	out	0x0f, r24	; 15
    1d7c:	77 9b       	sbis	0x0e, 7	; 14
    1d7e:	fe cf       	rjmp	.-4      	; 0x1d7c <rf_set_cca_mode+0x34>
    1d80:	80 91 e7 04 	lds	r24, 0x04E7
    1d84:	8f b9       	out	0x0f, r24	; 15
    1d86:	77 9b       	sbis	0x0e, 7	; 14
    1d88:	fe cf       	rjmp	.-4      	; 0x1d86 <rf_set_cca_mode+0x3e>
    1d8a:	c0 9a       	sbi	0x18, 0	; 24
}
    1d8c:	08 95       	ret

00001d8e <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    1d8e:	c0 98       	cbi	0x18, 0	; 24
    1d90:	84 e0       	ldi	r24, 0x04	; 4
    1d92:	8f b9       	out	0x0f, r24	; 15
    1d94:	77 9b       	sbis	0x0e, 7	; 14
    1d96:	fe cf       	rjmp	.-4      	; 0x1d94 <rf_carrier_on+0x6>
    1d98:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1d9a:	08 95       	ret

00001d9c <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    1d9c:	c0 98       	cbi	0x18, 0	; 24
    1d9e:	86 e0       	ldi	r24, 0x06	; 6
    1da0:	8f b9       	out	0x0f, r24	; 15
    1da2:	77 9b       	sbis	0x0e, 7	; 14
    1da4:	fe cf       	rjmp	.-4      	; 0x1da2 <rf_carrier_off+0x6>
    1da6:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1da8:	08 95       	ret

00001daa <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    1daa:	5f 9b       	sbis	0x0b, 7	; 11
    1dac:	fe cf       	rjmp	.-4      	; 0x1daa <getc0>
    1dae:	5f 98       	cbi	0x0b, 7	; 11
    1db0:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    1db2:	08 95       	ret

00001db4 <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    1db4:	5d 9b       	sbis	0x0b, 5	; 11
    1db6:	fe cf       	rjmp	.-4      	; 0x1db4 <putc0>
    1db8:	5d 98       	cbi	0x0b, 5	; 11
    1dba:	8c b9       	out	0x0c, r24	; 12
}
    1dbc:	08 95       	ret

00001dbe <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    1dbe:	8f ef       	ldi	r24, 0xFF	; 255
    1dc0:	08 95       	ret

00001dc2 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    1dc2:	88 23       	and	r24, r24
    1dc4:	11 f4       	brne	.+4      	; 0x1dca <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    1dc6:	8b b1       	in	r24, 0x0b	; 11
    1dc8:	04 c0       	rjmp	.+8      	; 0x1dd2 <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    1dca:	81 30       	cpi	r24, 0x01	; 1
    1dcc:	31 f4       	brne	.+12     	; 0x1dda <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    1dce:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    1dd2:	88 1f       	adc	r24, r24
    1dd4:	88 27       	eor	r24, r24
    1dd6:	88 1f       	adc	r24, r24
    1dd8:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    1dda:	80 e0       	ldi	r24, 0x00	; 0
}
    1ddc:	08 95       	ret

00001dde <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    1dde:	cf 93       	push	r28
    1de0:	df 93       	push	r29
    1de2:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    1de4:	07 c0       	rjmp	.+14     	; 0x1df4 <nrk_kprintf+0x16>
        putchar(c);
    1de6:	60 91 f6 05 	lds	r22, 0x05F6
    1dea:	70 91 f7 05 	lds	r23, 0x05F7
    1dee:	90 e0       	ldi	r25, 0x00	; 0
    1df0:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    1df4:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    1df6:	21 96       	adiw	r28, 0x01	; 1
    1df8:	84 91       	lpm	r24, Z+
    1dfa:	88 23       	and	r24, r24
    1dfc:	a1 f7       	brne	.-24     	; 0x1de6 <nrk_kprintf+0x8>
        putchar(c);
}
    1dfe:	df 91       	pop	r29
    1e00:	cf 91       	pop	r28
    1e02:	08 95       	ret

00001e04 <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1e04:	8f 3f       	cpi	r24, 0xFF	; 255
    1e06:	09 f4       	brne	.+2      	; 0x1e0a <nrk_gpio_set+0x6>
    1e08:	3f c0       	rjmp	.+126    	; 0x1e88 <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    1e0a:	98 2f       	mov	r25, r24
    1e0c:	96 95       	lsr	r25
    1e0e:	96 95       	lsr	r25
    1e10:	96 95       	lsr	r25
    1e12:	21 e0       	ldi	r18, 0x01	; 1
    1e14:	30 e0       	ldi	r19, 0x00	; 0
    1e16:	02 c0       	rjmp	.+4      	; 0x1e1c <nrk_gpio_set+0x18>
    1e18:	22 0f       	add	r18, r18
    1e1a:	33 1f       	adc	r19, r19
    1e1c:	9a 95       	dec	r25
    1e1e:	e2 f7       	brpl	.-8      	; 0x1e18 <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1e20:	90 e0       	ldi	r25, 0x00	; 0
    1e22:	87 70       	andi	r24, 0x07	; 7
    1e24:	90 70       	andi	r25, 0x00	; 0
    1e26:	82 30       	cpi	r24, 0x02	; 2
    1e28:	91 05       	cpc	r25, r1
    1e2a:	d9 f0       	breq	.+54     	; 0x1e62 <nrk_gpio_set+0x5e>
    1e2c:	83 30       	cpi	r24, 0x03	; 3
    1e2e:	91 05       	cpc	r25, r1
    1e30:	34 f4       	brge	.+12     	; 0x1e3e <nrk_gpio_set+0x3a>
    1e32:	00 97       	sbiw	r24, 0x00	; 0
    1e34:	71 f0       	breq	.+28     	; 0x1e52 <nrk_gpio_set+0x4e>
    1e36:	81 30       	cpi	r24, 0x01	; 1
    1e38:	91 05       	cpc	r25, r1
    1e3a:	41 f5       	brne	.+80     	; 0x1e8c <nrk_gpio_set+0x88>
    1e3c:	0e c0       	rjmp	.+28     	; 0x1e5a <nrk_gpio_set+0x56>
    1e3e:	84 30       	cpi	r24, 0x04	; 4
    1e40:	91 05       	cpc	r25, r1
    1e42:	c1 f0       	breq	.+48     	; 0x1e74 <nrk_gpio_set+0x70>
    1e44:	84 30       	cpi	r24, 0x04	; 4
    1e46:	91 05       	cpc	r25, r1
    1e48:	8c f0       	brlt	.+34     	; 0x1e6c <nrk_gpio_set+0x68>
    1e4a:	85 30       	cpi	r24, 0x05	; 5
    1e4c:	91 05       	cpc	r25, r1
    1e4e:	f1 f4       	brne	.+60     	; 0x1e8c <nrk_gpio_set+0x88>
    1e50:	15 c0       	rjmp	.+42     	; 0x1e7c <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    1e52:	8b b3       	in	r24, 0x1b	; 27
    1e54:	82 2b       	or	r24, r18
    1e56:	8b bb       	out	0x1b, r24	; 27
    1e58:	07 c0       	rjmp	.+14     	; 0x1e68 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    1e5a:	88 b3       	in	r24, 0x18	; 24
    1e5c:	82 2b       	or	r24, r18
    1e5e:	88 bb       	out	0x18, r24	; 24
    1e60:	03 c0       	rjmp	.+6      	; 0x1e68 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    1e62:	85 b3       	in	r24, 0x15	; 21
    1e64:	82 2b       	or	r24, r18
    1e66:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    1e68:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    1e6a:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    1e6c:	82 b3       	in	r24, 0x12	; 18
    1e6e:	82 2b       	or	r24, r18
    1e70:	82 bb       	out	0x12, r24	; 18
    1e72:	fa cf       	rjmp	.-12     	; 0x1e68 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    1e74:	83 b1       	in	r24, 0x03	; 3
    1e76:	82 2b       	or	r24, r18
    1e78:	83 b9       	out	0x03, r24	; 3
    1e7a:	f6 cf       	rjmp	.-20     	; 0x1e68 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    1e7c:	80 91 62 00 	lds	r24, 0x0062
    1e80:	82 2b       	or	r24, r18
    1e82:	80 93 62 00 	sts	0x0062, r24
    1e86:	f0 cf       	rjmp	.-32     	; 0x1e68 <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1e88:	8f ef       	ldi	r24, 0xFF	; 255
    1e8a:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    1e8c:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    1e8e:	08 95       	ret

00001e90 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1e90:	8f 3f       	cpi	r24, 0xFF	; 255
    1e92:	09 f4       	brne	.+2      	; 0x1e96 <nrk_gpio_clr+0x6>
    1e94:	40 c0       	rjmp	.+128    	; 0x1f16 <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    1e96:	98 2f       	mov	r25, r24
    1e98:	96 95       	lsr	r25
    1e9a:	96 95       	lsr	r25
    1e9c:	96 95       	lsr	r25
    1e9e:	21 e0       	ldi	r18, 0x01	; 1
    1ea0:	30 e0       	ldi	r19, 0x00	; 0
    1ea2:	02 c0       	rjmp	.+4      	; 0x1ea8 <nrk_gpio_clr+0x18>
    1ea4:	22 0f       	add	r18, r18
    1ea6:	33 1f       	adc	r19, r19
    1ea8:	9a 95       	dec	r25
    1eaa:	e2 f7       	brpl	.-8      	; 0x1ea4 <nrk_gpio_clr+0x14>
    1eac:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1eae:	90 e0       	ldi	r25, 0x00	; 0
    1eb0:	87 70       	andi	r24, 0x07	; 7
    1eb2:	90 70       	andi	r25, 0x00	; 0
    1eb4:	82 30       	cpi	r24, 0x02	; 2
    1eb6:	91 05       	cpc	r25, r1
    1eb8:	d9 f0       	breq	.+54     	; 0x1ef0 <nrk_gpio_clr+0x60>
    1eba:	83 30       	cpi	r24, 0x03	; 3
    1ebc:	91 05       	cpc	r25, r1
    1ebe:	34 f4       	brge	.+12     	; 0x1ecc <nrk_gpio_clr+0x3c>
    1ec0:	00 97       	sbiw	r24, 0x00	; 0
    1ec2:	71 f0       	breq	.+28     	; 0x1ee0 <nrk_gpio_clr+0x50>
    1ec4:	81 30       	cpi	r24, 0x01	; 1
    1ec6:	91 05       	cpc	r25, r1
    1ec8:	41 f5       	brne	.+80     	; 0x1f1a <nrk_gpio_clr+0x8a>
    1eca:	0e c0       	rjmp	.+28     	; 0x1ee8 <nrk_gpio_clr+0x58>
    1ecc:	84 30       	cpi	r24, 0x04	; 4
    1ece:	91 05       	cpc	r25, r1
    1ed0:	c1 f0       	breq	.+48     	; 0x1f02 <nrk_gpio_clr+0x72>
    1ed2:	84 30       	cpi	r24, 0x04	; 4
    1ed4:	91 05       	cpc	r25, r1
    1ed6:	8c f0       	brlt	.+34     	; 0x1efa <nrk_gpio_clr+0x6a>
    1ed8:	85 30       	cpi	r24, 0x05	; 5
    1eda:	91 05       	cpc	r25, r1
    1edc:	f1 f4       	brne	.+60     	; 0x1f1a <nrk_gpio_clr+0x8a>
    1ede:	15 c0       	rjmp	.+42     	; 0x1f0a <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    1ee0:	8b b3       	in	r24, 0x1b	; 27
    1ee2:	82 23       	and	r24, r18
    1ee4:	8b bb       	out	0x1b, r24	; 27
    1ee6:	07 c0       	rjmp	.+14     	; 0x1ef6 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    1ee8:	88 b3       	in	r24, 0x18	; 24
    1eea:	82 23       	and	r24, r18
    1eec:	88 bb       	out	0x18, r24	; 24
    1eee:	03 c0       	rjmp	.+6      	; 0x1ef6 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    1ef0:	85 b3       	in	r24, 0x15	; 21
    1ef2:	82 23       	and	r24, r18
    1ef4:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    1ef6:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    1ef8:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    1efa:	82 b3       	in	r24, 0x12	; 18
    1efc:	82 23       	and	r24, r18
    1efe:	82 bb       	out	0x12, r24	; 18
    1f00:	fa cf       	rjmp	.-12     	; 0x1ef6 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    1f02:	83 b1       	in	r24, 0x03	; 3
    1f04:	82 23       	and	r24, r18
    1f06:	83 b9       	out	0x03, r24	; 3
    1f08:	f6 cf       	rjmp	.-20     	; 0x1ef6 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    1f0a:	80 91 62 00 	lds	r24, 0x0062
    1f0e:	82 23       	and	r24, r18
    1f10:	80 93 62 00 	sts	0x0062, r24
    1f14:	f0 cf       	rjmp	.-32     	; 0x1ef6 <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f16:	8f ef       	ldi	r24, 0xFF	; 255
    1f18:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    1f1a:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    1f1c:	08 95       	ret

00001f1e <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f1e:	8f 3f       	cpi	r24, 0xFF	; 255
    1f20:	89 f1       	breq	.+98     	; 0x1f84 <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    1f22:	28 2f       	mov	r18, r24
    1f24:	30 e0       	ldi	r19, 0x00	; 0
    1f26:	27 70       	andi	r18, 0x07	; 7
    1f28:	30 70       	andi	r19, 0x00	; 0
    1f2a:	22 30       	cpi	r18, 0x02	; 2
    1f2c:	31 05       	cpc	r19, r1
    1f2e:	c1 f0       	breq	.+48     	; 0x1f60 <nrk_gpio_get+0x42>
    1f30:	23 30       	cpi	r18, 0x03	; 3
    1f32:	31 05       	cpc	r19, r1
    1f34:	3c f4       	brge	.+14     	; 0x1f44 <nrk_gpio_get+0x26>
    1f36:	21 15       	cp	r18, r1
    1f38:	31 05       	cpc	r19, r1
    1f3a:	71 f0       	breq	.+28     	; 0x1f58 <nrk_gpio_get+0x3a>
    1f3c:	21 30       	cpi	r18, 0x01	; 1
    1f3e:	31 05       	cpc	r19, r1
    1f40:	09 f5       	brne	.+66     	; 0x1f84 <nrk_gpio_get+0x66>
    1f42:	0c c0       	rjmp	.+24     	; 0x1f5c <nrk_gpio_get+0x3e>
    1f44:	24 30       	cpi	r18, 0x04	; 4
    1f46:	31 05       	cpc	r19, r1
    1f48:	79 f0       	breq	.+30     	; 0x1f68 <nrk_gpio_get+0x4a>
    1f4a:	24 30       	cpi	r18, 0x04	; 4
    1f4c:	31 05       	cpc	r19, r1
    1f4e:	54 f0       	brlt	.+20     	; 0x1f64 <nrk_gpio_get+0x46>
    1f50:	25 30       	cpi	r18, 0x05	; 5
    1f52:	31 05       	cpc	r19, r1
    1f54:	b9 f4       	brne	.+46     	; 0x1f84 <nrk_gpio_get+0x66>
    1f56:	0a c0       	rjmp	.+20     	; 0x1f6c <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    1f58:	29 b3       	in	r18, 0x19	; 25
    1f5a:	09 c0       	rjmp	.+18     	; 0x1f6e <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    1f5c:	26 b3       	in	r18, 0x16	; 22
    1f5e:	07 c0       	rjmp	.+14     	; 0x1f6e <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    1f60:	23 b3       	in	r18, 0x13	; 19
    1f62:	05 c0       	rjmp	.+10     	; 0x1f6e <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    1f64:	20 b3       	in	r18, 0x10	; 16
    1f66:	03 c0       	rjmp	.+6      	; 0x1f6e <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    1f68:	21 b1       	in	r18, 0x01	; 1
    1f6a:	01 c0       	rjmp	.+2      	; 0x1f6e <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    1f6c:	20 b1       	in	r18, 0x00	; 0
    1f6e:	30 e0       	ldi	r19, 0x00	; 0
    1f70:	86 95       	lsr	r24
    1f72:	86 95       	lsr	r24
    1f74:	86 95       	lsr	r24
    1f76:	02 c0       	rjmp	.+4      	; 0x1f7c <nrk_gpio_get+0x5e>
    1f78:	35 95       	asr	r19
    1f7a:	27 95       	ror	r18
    1f7c:	8a 95       	dec	r24
    1f7e:	e2 f7       	brpl	.-8      	; 0x1f78 <nrk_gpio_get+0x5a>
    1f80:	21 70       	andi	r18, 0x01	; 1
    1f82:	01 c0       	rjmp	.+2      	; 0x1f86 <nrk_gpio_get+0x68>
        default:
            return -1;
    1f84:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    1f86:	82 2f       	mov	r24, r18
    1f88:	08 95       	ret

00001f8a <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    1f8a:	88 23       	and	r24, r24
    1f8c:	19 f0       	breq	.+6      	; 0x1f94 <nrk_gpio_pullups+0xa>
    1f8e:	80 b5       	in	r24, 0x20	; 32
    1f90:	8b 7f       	andi	r24, 0xFB	; 251
    1f92:	02 c0       	rjmp	.+4      	; 0x1f98 <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    1f94:	80 b5       	in	r24, 0x20	; 32
    1f96:	84 60       	ori	r24, 0x04	; 4
    1f98:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    1f9a:	81 e0       	ldi	r24, 0x01	; 1
    1f9c:	08 95       	ret

00001f9e <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f9e:	8f 3f       	cpi	r24, 0xFF	; 255
    1fa0:	09 f4       	brne	.+2      	; 0x1fa4 <nrk_gpio_toggle+0x6>
    1fa2:	3f c0       	rjmp	.+126    	; 0x2022 <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    1fa4:	98 2f       	mov	r25, r24
    1fa6:	96 95       	lsr	r25
    1fa8:	96 95       	lsr	r25
    1faa:	96 95       	lsr	r25
    1fac:	21 e0       	ldi	r18, 0x01	; 1
    1fae:	30 e0       	ldi	r19, 0x00	; 0
    1fb0:	02 c0       	rjmp	.+4      	; 0x1fb6 <nrk_gpio_toggle+0x18>
    1fb2:	22 0f       	add	r18, r18
    1fb4:	33 1f       	adc	r19, r19
    1fb6:	9a 95       	dec	r25
    1fb8:	e2 f7       	brpl	.-8      	; 0x1fb2 <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1fba:	90 e0       	ldi	r25, 0x00	; 0
    1fbc:	87 70       	andi	r24, 0x07	; 7
    1fbe:	90 70       	andi	r25, 0x00	; 0
    1fc0:	82 30       	cpi	r24, 0x02	; 2
    1fc2:	91 05       	cpc	r25, r1
    1fc4:	d9 f0       	breq	.+54     	; 0x1ffc <nrk_gpio_toggle+0x5e>
    1fc6:	83 30       	cpi	r24, 0x03	; 3
    1fc8:	91 05       	cpc	r25, r1
    1fca:	34 f4       	brge	.+12     	; 0x1fd8 <nrk_gpio_toggle+0x3a>
    1fcc:	00 97       	sbiw	r24, 0x00	; 0
    1fce:	71 f0       	breq	.+28     	; 0x1fec <nrk_gpio_toggle+0x4e>
    1fd0:	81 30       	cpi	r24, 0x01	; 1
    1fd2:	91 05       	cpc	r25, r1
    1fd4:	41 f5       	brne	.+80     	; 0x2026 <nrk_gpio_toggle+0x88>
    1fd6:	0e c0       	rjmp	.+28     	; 0x1ff4 <nrk_gpio_toggle+0x56>
    1fd8:	84 30       	cpi	r24, 0x04	; 4
    1fda:	91 05       	cpc	r25, r1
    1fdc:	c1 f0       	breq	.+48     	; 0x200e <nrk_gpio_toggle+0x70>
    1fde:	84 30       	cpi	r24, 0x04	; 4
    1fe0:	91 05       	cpc	r25, r1
    1fe2:	8c f0       	brlt	.+34     	; 0x2006 <nrk_gpio_toggle+0x68>
    1fe4:	85 30       	cpi	r24, 0x05	; 5
    1fe6:	91 05       	cpc	r25, r1
    1fe8:	f1 f4       	brne	.+60     	; 0x2026 <nrk_gpio_toggle+0x88>
    1fea:	15 c0       	rjmp	.+42     	; 0x2016 <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    1fec:	8b b3       	in	r24, 0x1b	; 27
    1fee:	82 27       	eor	r24, r18
    1ff0:	8b bb       	out	0x1b, r24	; 27
    1ff2:	07 c0       	rjmp	.+14     	; 0x2002 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    1ff4:	88 b3       	in	r24, 0x18	; 24
    1ff6:	82 27       	eor	r24, r18
    1ff8:	88 bb       	out	0x18, r24	; 24
    1ffa:	03 c0       	rjmp	.+6      	; 0x2002 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    1ffc:	85 b3       	in	r24, 0x15	; 21
    1ffe:	82 27       	eor	r24, r18
    2000:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2002:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    2004:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    2006:	82 b3       	in	r24, 0x12	; 18
    2008:	82 27       	eor	r24, r18
    200a:	82 bb       	out	0x12, r24	; 18
    200c:	fa cf       	rjmp	.-12     	; 0x2002 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    200e:	83 b1       	in	r24, 0x03	; 3
    2010:	82 27       	eor	r24, r18
    2012:	83 b9       	out	0x03, r24	; 3
    2014:	f6 cf       	rjmp	.-20     	; 0x2002 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    2016:	80 91 62 00 	lds	r24, 0x0062
    201a:	82 27       	eor	r24, r18
    201c:	80 93 62 00 	sts	0x0062, r24
    2020:	f0 cf       	rjmp	.-32     	; 0x2002 <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2022:	8f ef       	ldi	r24, 0xFF	; 255
    2024:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    2026:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2028:	08 95       	ret

0000202a <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    202a:	8f 3f       	cpi	r24, 0xFF	; 255
    202c:	09 f4       	brne	.+2      	; 0x2030 <nrk_gpio_direction+0x6>
    202e:	8c c0       	rjmp	.+280    	; 0x2148 <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2030:	98 2f       	mov	r25, r24
    2032:	96 95       	lsr	r25
    2034:	96 95       	lsr	r25
    2036:	96 95       	lsr	r25
    2038:	21 e0       	ldi	r18, 0x01	; 1
    203a:	30 e0       	ldi	r19, 0x00	; 0
    203c:	02 c0       	rjmp	.+4      	; 0x2042 <nrk_gpio_direction+0x18>
    203e:	22 0f       	add	r18, r18
    2040:	33 1f       	adc	r19, r19
    2042:	9a 95       	dec	r25
    2044:	e2 f7       	brpl	.-8      	; 0x203e <nrk_gpio_direction+0x14>
    2046:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    2048:	66 23       	and	r22, r22
    204a:	09 f0       	breq	.+2      	; 0x204e <nrk_gpio_direction+0x24>
    204c:	4a c0       	rjmp	.+148    	; 0x20e2 <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    204e:	32 2f       	mov	r19, r18
    2050:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    2052:	87 70       	andi	r24, 0x07	; 7
    2054:	90 70       	andi	r25, 0x00	; 0
    2056:	82 30       	cpi	r24, 0x02	; 2
    2058:	91 05       	cpc	r25, r1
    205a:	19 f1       	breq	.+70     	; 0x20a2 <nrk_gpio_direction+0x78>
    205c:	83 30       	cpi	r24, 0x03	; 3
    205e:	91 05       	cpc	r25, r1
    2060:	3c f4       	brge	.+14     	; 0x2070 <nrk_gpio_direction+0x46>
    2062:	00 97       	sbiw	r24, 0x00	; 0
    2064:	81 f0       	breq	.+32     	; 0x2086 <nrk_gpio_direction+0x5c>
    2066:	81 30       	cpi	r24, 0x01	; 1
    2068:	91 05       	cpc	r25, r1
    206a:	09 f0       	breq	.+2      	; 0x206e <nrk_gpio_direction+0x44>
    206c:	6d c0       	rjmp	.+218    	; 0x2148 <nrk_gpio_direction+0x11e>
    206e:	12 c0       	rjmp	.+36     	; 0x2094 <nrk_gpio_direction+0x6a>
    2070:	84 30       	cpi	r24, 0x04	; 4
    2072:	91 05       	cpc	r25, r1
    2074:	21 f1       	breq	.+72     	; 0x20be <nrk_gpio_direction+0x94>
    2076:	84 30       	cpi	r24, 0x04	; 4
    2078:	91 05       	cpc	r25, r1
    207a:	d4 f0       	brlt	.+52     	; 0x20b0 <nrk_gpio_direction+0x86>
    207c:	85 30       	cpi	r24, 0x05	; 5
    207e:	91 05       	cpc	r25, r1
    2080:	09 f0       	breq	.+2      	; 0x2084 <nrk_gpio_direction+0x5a>
    2082:	62 c0       	rjmp	.+196    	; 0x2148 <nrk_gpio_direction+0x11e>
    2084:	23 c0       	rjmp	.+70     	; 0x20cc <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    2086:	8a b3       	in	r24, 0x1a	; 26
    2088:	83 23       	and	r24, r19
    208a:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    208c:	8b b3       	in	r24, 0x1b	; 27
    208e:	82 2b       	or	r24, r18
    2090:	8b bb       	out	0x1b, r24	; 27
    2092:	58 c0       	rjmp	.+176    	; 0x2144 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    2094:	87 b3       	in	r24, 0x17	; 23
    2096:	83 23       	and	r24, r19
    2098:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    209a:	88 b3       	in	r24, 0x18	; 24
    209c:	82 2b       	or	r24, r18
    209e:	88 bb       	out	0x18, r24	; 24
    20a0:	51 c0       	rjmp	.+162    	; 0x2144 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    20a2:	84 b3       	in	r24, 0x14	; 20
    20a4:	83 23       	and	r24, r19
    20a6:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    20a8:	85 b3       	in	r24, 0x15	; 21
    20aa:	82 2b       	or	r24, r18
    20ac:	85 bb       	out	0x15, r24	; 21
    20ae:	4a c0       	rjmp	.+148    	; 0x2144 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    20b0:	81 b3       	in	r24, 0x11	; 17
    20b2:	83 23       	and	r24, r19
    20b4:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    20b6:	82 b3       	in	r24, 0x12	; 18
    20b8:	82 2b       	or	r24, r18
    20ba:	82 bb       	out	0x12, r24	; 18
    20bc:	43 c0       	rjmp	.+134    	; 0x2144 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    20be:	82 b1       	in	r24, 0x02	; 2
    20c0:	83 23       	and	r24, r19
    20c2:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    20c4:	83 b1       	in	r24, 0x03	; 3
    20c6:	82 2b       	or	r24, r18
    20c8:	83 b9       	out	0x03, r24	; 3
    20ca:	3c c0       	rjmp	.+120    	; 0x2144 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    20cc:	80 91 61 00 	lds	r24, 0x0061
    20d0:	83 23       	and	r24, r19
    20d2:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    20d6:	80 91 62 00 	lds	r24, 0x0062
    20da:	82 2b       	or	r24, r18
    20dc:	80 93 62 00 	sts	0x0062, r24
    20e0:	31 c0       	rjmp	.+98     	; 0x2144 <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    20e2:	87 70       	andi	r24, 0x07	; 7
    20e4:	90 70       	andi	r25, 0x00	; 0
    20e6:	82 30       	cpi	r24, 0x02	; 2
    20e8:	91 05       	cpc	r25, r1
    20ea:	d9 f0       	breq	.+54     	; 0x2122 <nrk_gpio_direction+0xf8>
    20ec:	83 30       	cpi	r24, 0x03	; 3
    20ee:	91 05       	cpc	r25, r1
    20f0:	34 f4       	brge	.+12     	; 0x20fe <nrk_gpio_direction+0xd4>
    20f2:	00 97       	sbiw	r24, 0x00	; 0
    20f4:	71 f0       	breq	.+28     	; 0x2112 <nrk_gpio_direction+0xe8>
    20f6:	81 30       	cpi	r24, 0x01	; 1
    20f8:	91 05       	cpc	r25, r1
    20fa:	41 f5       	brne	.+80     	; 0x214c <nrk_gpio_direction+0x122>
    20fc:	0e c0       	rjmp	.+28     	; 0x211a <nrk_gpio_direction+0xf0>
    20fe:	84 30       	cpi	r24, 0x04	; 4
    2100:	91 05       	cpc	r25, r1
    2102:	b9 f0       	breq	.+46     	; 0x2132 <nrk_gpio_direction+0x108>
    2104:	84 30       	cpi	r24, 0x04	; 4
    2106:	91 05       	cpc	r25, r1
    2108:	84 f0       	brlt	.+32     	; 0x212a <nrk_gpio_direction+0x100>
    210a:	85 30       	cpi	r24, 0x05	; 5
    210c:	91 05       	cpc	r25, r1
    210e:	f1 f4       	brne	.+60     	; 0x214c <nrk_gpio_direction+0x122>
    2110:	14 c0       	rjmp	.+40     	; 0x213a <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    2112:	8a b3       	in	r24, 0x1a	; 26
    2114:	82 2b       	or	r24, r18
    2116:	8a bb       	out	0x1a, r24	; 26
    2118:	15 c0       	rjmp	.+42     	; 0x2144 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    211a:	87 b3       	in	r24, 0x17	; 23
    211c:	82 2b       	or	r24, r18
    211e:	87 bb       	out	0x17, r24	; 23
    2120:	11 c0       	rjmp	.+34     	; 0x2144 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    2122:	84 b3       	in	r24, 0x14	; 20
    2124:	82 2b       	or	r24, r18
    2126:	84 bb       	out	0x14, r24	; 20
    2128:	0d c0       	rjmp	.+26     	; 0x2144 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    212a:	81 b3       	in	r24, 0x11	; 17
    212c:	82 2b       	or	r24, r18
    212e:	81 bb       	out	0x11, r24	; 17
    2130:	09 c0       	rjmp	.+18     	; 0x2144 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    2132:	82 b1       	in	r24, 0x02	; 2
    2134:	82 2b       	or	r24, r18
    2136:	82 b9       	out	0x02, r24	; 2
    2138:	05 c0       	rjmp	.+10     	; 0x2144 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    213a:	80 91 61 00 	lds	r24, 0x0061
    213e:	82 2b       	or	r24, r18
    2140:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    2144:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    2146:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    2148:	8f ef       	ldi	r24, 0xFF	; 255
    214a:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    214c:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    214e:	08 95       	ret

00002150 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    2150:	8f ef       	ldi	r24, 0xFF	; 255
    2152:	08 95       	ret

00002154 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    2154:	00 97       	sbiw	r24, 0x00	; 0
    2156:	11 f4       	brne	.+4      	; 0x215c <nrk_led_toggle+0x8>
    2158:	80 e0       	ldi	r24, 0x00	; 0
    215a:	09 c0       	rjmp	.+18     	; 0x216e <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    215c:	81 30       	cpi	r24, 0x01	; 1
    215e:	91 05       	cpc	r25, r1
    2160:	11 f4       	brne	.+4      	; 0x2166 <nrk_led_toggle+0x12>
    2162:	88 e0       	ldi	r24, 0x08	; 8
    2164:	04 c0       	rjmp	.+8      	; 0x216e <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    2166:	82 30       	cpi	r24, 0x02	; 2
    2168:	91 05       	cpc	r25, r1
    216a:	29 f4       	brne	.+10     	; 0x2176 <nrk_led_toggle+0x22>
    216c:	80 e1       	ldi	r24, 0x10	; 16
    216e:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <nrk_gpio_toggle>
    else            return -1;

    return 1;
    2172:	81 e0       	ldi	r24, 0x01	; 1
    2174:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    2176:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2178:	08 95       	ret

0000217a <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    217a:	00 97       	sbiw	r24, 0x00	; 0
    217c:	11 f4       	brne	.+4      	; 0x2182 <nrk_led_clr+0x8>
    217e:	80 e0       	ldi	r24, 0x00	; 0
    2180:	09 c0       	rjmp	.+18     	; 0x2194 <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    2182:	81 30       	cpi	r24, 0x01	; 1
    2184:	91 05       	cpc	r25, r1
    2186:	11 f4       	brne	.+4      	; 0x218c <nrk_led_clr+0x12>
    2188:	88 e0       	ldi	r24, 0x08	; 8
    218a:	04 c0       	rjmp	.+8      	; 0x2194 <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    218c:	82 30       	cpi	r24, 0x02	; 2
    218e:	91 05       	cpc	r25, r1
    2190:	29 f4       	brne	.+10     	; 0x219c <nrk_led_clr+0x22>
    2192:	80 e1       	ldi	r24, 0x10	; 16
    2194:	0e 94 02 0f 	call	0x1e04	; 0x1e04 <nrk_gpio_set>
    else            return -1;

    return 1;
    2198:	81 e0       	ldi	r24, 0x01	; 1
    219a:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    219c:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    219e:	08 95       	ret

000021a0 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    21a0:	80 b5       	in	r24, 0x20	; 32
    21a2:	84 60       	ori	r24, 0x04	; 4
    21a4:	80 bd       	out	0x20, r24	; 32
    21a6:	87 e0       	ldi	r24, 0x07	; 7
    21a8:	87 bb       	out	0x17, r24	; 23
    21aa:	88 bb       	out	0x18, r24	; 24
    21ac:	8f ef       	ldi	r24, 0xFF	; 255
    21ae:	84 bb       	out	0x14, r24	; 20
    21b0:	15 ba       	out	0x15, r1	; 21
    21b2:	82 e0       	ldi	r24, 0x02	; 2
    21b4:	82 b9       	out	0x02, r24	; 2
    21b6:	87 e6       	ldi	r24, 0x67	; 103
    21b8:	8a bb       	out	0x1a, r24	; 26
    21ba:	80 e4       	ldi	r24, 0x40	; 64
    21bc:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    21be:	80 e5       	ldi	r24, 0x50	; 80
    21c0:	8d b9       	out	0x0d, r24	; 13
    21c2:	81 e0       	ldi	r24, 0x01	; 1
    21c4:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    21c6:	80 e0       	ldi	r24, 0x00	; 0
    21c8:	90 e0       	ldi	r25, 0x00	; 0
    21ca:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
    nrk_led_clr(1);
    21ce:	81 e0       	ldi	r24, 0x01	; 1
    21d0:	90 e0       	ldi	r25, 0x00	; 0
    21d2:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
    nrk_led_clr(2);
    21d6:	82 e0       	ldi	r24, 0x02	; 2
    21d8:	90 e0       	ldi	r25, 0x00	; 0
    21da:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
    nrk_led_clr(3);
    21de:	83 e0       	ldi	r24, 0x03	; 3
    21e0:	90 e0       	ldi	r25, 0x00	; 0
    21e2:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
}
    21e6:	08 95       	ret

000021e8 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    21e8:	00 97       	sbiw	r24, 0x00	; 0
    21ea:	11 f4       	brne	.+4      	; 0x21f0 <nrk_led_set+0x8>
    21ec:	80 e0       	ldi	r24, 0x00	; 0
    21ee:	09 c0       	rjmp	.+18     	; 0x2202 <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    21f0:	81 30       	cpi	r24, 0x01	; 1
    21f2:	91 05       	cpc	r25, r1
    21f4:	11 f4       	brne	.+4      	; 0x21fa <nrk_led_set+0x12>
    21f6:	88 e0       	ldi	r24, 0x08	; 8
    21f8:	04 c0       	rjmp	.+8      	; 0x2202 <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    21fa:	82 30       	cpi	r24, 0x02	; 2
    21fc:	91 05       	cpc	r25, r1
    21fe:	29 f4       	brne	.+10     	; 0x220a <nrk_led_set+0x22>
    2200:	80 e1       	ldi	r24, 0x10	; 16
    2202:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <nrk_gpio_clr>
    else            return -1;

    return 1;
    2206:	81 e0       	ldi	r24, 0x01	; 1
    2208:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    220a:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    220c:	08 95       	ret

0000220e <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    220e:	90 91 9b 00 	lds	r25, 0x009B
    2212:	95 ff       	sbrs	r25, 5
    2214:	fc cf       	rjmp	.-8      	; 0x220e <putc1>
    2216:	90 91 9b 00 	lds	r25, 0x009B
    221a:	9f 7d       	andi	r25, 0xDF	; 223
    221c:	90 93 9b 00 	sts	0x009B, r25
    2220:	80 93 9c 00 	sts	0x009C, r24
}
    2224:	08 95       	ret

00002226 <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2226:	90 93 90 00 	sts	0x0090, r25
    222a:	89 b9       	out	0x09, r24	; 9
    222c:	86 e0       	ldi	r24, 0x06	; 6
    222e:	80 93 95 00 	sts	0x0095, r24
    2232:	52 98       	cbi	0x0a, 2	; 10
    2234:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    2236:	8a b1       	in	r24, 0x0a	; 10
    2238:	88 61       	ori	r24, 0x18	; 24
    223a:	8a b9       	out	0x0a, r24	; 10
}
    223c:	08 95       	ret

0000223e <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    223e:	0f 93       	push	r16
    2240:	1f 93       	push	r17
    2242:	cf 93       	push	r28
    2244:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    2246:	0e 94 13 11 	call	0x2226	; 0x2226 <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    224a:	ca ed       	ldi	r28, 0xDA	; 218
    224c:	de e0       	ldi	r29, 0x0E	; 14
    224e:	05 ed       	ldi	r16, 0xD5	; 213
    2250:	1e e0       	ldi	r17, 0x0E	; 14
    2252:	ce 01       	movw	r24, r28
    2254:	b8 01       	movw	r22, r16
    2256:	0e 94 85 40 	call	0x810a	; 0x810a <fdevopen>
    225a:	90 93 f7 05 	sts	0x05F7, r25
    225e:	80 93 f6 05 	sts	0x05F6, r24
    stdin = fdevopen( putc0, getc0);
    2262:	ce 01       	movw	r24, r28
    2264:	b8 01       	movw	r22, r16
    2266:	0e 94 85 40 	call	0x810a	; 0x810a <fdevopen>
    226a:	90 93 f5 05 	sts	0x05F5, r25
    226e:	80 93 f4 05 	sts	0x05F4, r24
    ENABLE_UART0_RX_INT();
#endif



}
    2272:	df 91       	pop	r29
    2274:	cf 91       	pop	r28
    2276:	1f 91       	pop	r17
    2278:	0f 91       	pop	r16
    227a:	08 95       	ret

0000227c <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    227c:	90 93 98 00 	sts	0x0098, r25
    2280:	80 93 99 00 	sts	0x0099, r24
    2284:	86 e0       	ldi	r24, 0x06	; 6
    2286:	80 93 9d 00 	sts	0x009D, r24
    228a:	ea e9       	ldi	r30, 0x9A	; 154
    228c:	f0 e0       	ldi	r31, 0x00	; 0
    228e:	80 81       	ld	r24, Z
    2290:	8b 7f       	andi	r24, 0xFB	; 251
    2292:	80 83       	st	Z, r24
    2294:	ab e9       	ldi	r26, 0x9B	; 155
    2296:	b0 e0       	ldi	r27, 0x00	; 0
    2298:	8c 91       	ld	r24, X
    229a:	82 60       	ori	r24, 0x02	; 2
    229c:	8c 93       	st	X, r24
    ENABLE_UART1();
    229e:	80 81       	ld	r24, Z
    22a0:	88 61       	ori	r24, 0x18	; 24
    22a2:	80 83       	st	Z, r24
}
    22a4:	08 95       	ret

000022a6 <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    22a6:	80 91 9b 00 	lds	r24, 0x009B
    22aa:	87 ff       	sbrs	r24, 7
    22ac:	fc cf       	rjmp	.-8      	; 0x22a6 <getc1>
    22ae:	80 91 9b 00 	lds	r24, 0x009B
    22b2:	8f 77       	andi	r24, 0x7F	; 127
    22b4:	80 93 9b 00 	sts	0x009B, r24
    22b8:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    22bc:	08 95       	ret

000022be <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    22c6:	01 97       	sbiw	r24, 0x01	; 1
    22c8:	d1 f7       	brne	.-12     	; 0x22be <halWait>

} // halWait
    22ca:	08 95       	ret

000022cc <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    22cc:	0e 94 1c 42 	call	0x8438	; 0x8438 <__eerd_byte_m128>
}
    22d0:	08 95       	ret

000022d2 <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    22d2:	0e 94 24 42 	call	0x8448	; 0x8448 <__eewr_byte_m128>
    return 0;
}
    22d6:	80 e0       	ldi	r24, 0x00	; 0
    22d8:	08 95       	ret

000022da <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    22da:	ef 92       	push	r14
    22dc:	ff 92       	push	r15
    22de:	0f 93       	push	r16
    22e0:	1f 93       	push	r17
    22e2:	cf 93       	push	r28
    22e4:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    22e6:	e8 2e       	mov	r14, r24
    22e8:	e7 01       	movw	r28, r14
    22ea:	7e 01       	movw	r14, r28
    22ec:	f9 2e       	mov	r15, r25
    22ee:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    22f0:	80 e0       	ldi	r24, 0x00	; 0
    22f2:	90 e0       	ldi	r25, 0x00	; 0
    22f4:	0e 94 1c 42 	call	0x8438	; 0x8438 <__eerd_byte_m128>
    22f8:	08 2f       	mov	r16, r24
    22fa:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    22fc:	81 e0       	ldi	r24, 0x01	; 1
    22fe:	90 e0       	ldi	r25, 0x00	; 0
    2300:	0e 94 1c 42 	call	0x8438	; 0x8438 <__eerd_byte_m128>
    2304:	e8 2e       	mov	r14, r24
    2306:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2308:	82 e0       	ldi	r24, 0x02	; 2
    230a:	90 e0       	ldi	r25, 0x00	; 0
    230c:	0e 94 1c 42 	call	0x8438	; 0x8438 <__eerd_byte_m128>
    2310:	f8 2e       	mov	r15, r24
    2312:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2314:	83 e0       	ldi	r24, 0x03	; 3
    2316:	90 e0       	ldi	r25, 0x00	; 0
    2318:	0e 94 1c 42 	call	0x8438	; 0x8438 <__eerd_byte_m128>
    231c:	18 2f       	mov	r17, r24
    231e:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2320:	84 e0       	ldi	r24, 0x04	; 4
    2322:	90 e0       	ldi	r25, 0x00	; 0
    2324:	0e 94 1c 42 	call	0x8438	; 0x8438 <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    2328:	fe 0c       	add	r15, r14
    ct+=buf[2];
    232a:	f0 0e       	add	r15, r16
    ct+=buf[3];
    232c:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    232e:	8f 15       	cp	r24, r15
    2330:	11 f4       	brne	.+4      	; 0x2336 <read_eeprom_mac_address+0x5c>
    2332:	81 e0       	ldi	r24, 0x01	; 1
    2334:	01 c0       	rjmp	.+2      	; 0x2338 <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    2336:	8f ef       	ldi	r24, 0xFF	; 255
}
    2338:	df 91       	pop	r29
    233a:	cf 91       	pop	r28
    233c:	1f 91       	pop	r17
    233e:	0f 91       	pop	r16
    2340:	ff 90       	pop	r15
    2342:	ef 90       	pop	r14
    2344:	08 95       	ret

00002346 <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    2346:	cf 93       	push	r28
    2348:	df 93       	push	r29
    234a:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    234c:	85 e0       	ldi	r24, 0x05	; 5
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	0e 94 1c 42 	call	0x8438	; 0x8438 <__eerd_byte_m128>
    2354:	88 83       	st	Y, r24
    return NRK_OK;
}
    2356:	81 e0       	ldi	r24, 0x01	; 1
    2358:	df 91       	pop	r29
    235a:	cf 91       	pop	r28
    235c:	08 95       	ret

0000235e <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    235e:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2360:	86 e0       	ldi	r24, 0x06	; 6
    2362:	90 e0       	ldi	r25, 0x00	; 0
    2364:	60 81       	ld	r22, Z
    2366:	0e 94 24 42 	call	0x8448	; 0x8448 <__eewr_byte_m128>
    return NRK_OK;
}
    236a:	81 e0       	ldi	r24, 0x01	; 1
    236c:	08 95       	ret

0000236e <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    236e:	cf 93       	push	r28
    2370:	df 93       	push	r29
    2372:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2374:	86 e0       	ldi	r24, 0x06	; 6
    2376:	90 e0       	ldi	r25, 0x00	; 0
    2378:	0e 94 1c 42 	call	0x8438	; 0x8438 <__eerd_byte_m128>
    237c:	88 83       	st	Y, r24
    return NRK_OK;
}
    237e:	81 e0       	ldi	r24, 0x01	; 1
    2380:	df 91       	pop	r29
    2382:	cf 91       	pop	r28
    2384:	08 95       	ret

00002386 <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2386:	0f 93       	push	r16
    2388:	1f 93       	push	r17
    238a:	cf 93       	push	r28
    238c:	df 93       	push	r29
    238e:	08 2f       	mov	r16, r24
    2390:	19 2f       	mov	r17, r25
    2392:	c8 e0       	ldi	r28, 0x08	; 8
    2394:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2396:	ce 01       	movw	r24, r28
    2398:	0e 94 1c 42 	call	0x8438	; 0x8438 <__eerd_byte_m128>
    239c:	f8 01       	movw	r30, r16
    239e:	81 93       	st	Z+, r24
    23a0:	8f 01       	movw	r16, r30
    23a2:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    23a4:	c8 31       	cpi	r28, 0x18	; 24
    23a6:	d1 05       	cpc	r29, r1
    23a8:	b1 f7       	brne	.-20     	; 0x2396 <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    23aa:	81 e0       	ldi	r24, 0x01	; 1
    23ac:	df 91       	pop	r29
    23ae:	cf 91       	pop	r28
    23b0:	1f 91       	pop	r17
    23b2:	0f 91       	pop	r16
    23b4:	08 95       	ret

000023b6 <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    23b6:	0f 93       	push	r16
    23b8:	1f 93       	push	r17
    23ba:	cf 93       	push	r28
    23bc:	df 93       	push	r29
    23be:	08 2f       	mov	r16, r24
    23c0:	19 2f       	mov	r17, r25
    23c2:	c8 e0       	ldi	r28, 0x08	; 8
    23c4:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    23c6:	f8 01       	movw	r30, r16
    23c8:	61 91       	ld	r22, Z+
    23ca:	8f 01       	movw	r16, r30
    23cc:	ce 01       	movw	r24, r28
    23ce:	0e 94 24 42 	call	0x8448	; 0x8448 <__eewr_byte_m128>
    23d2:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    23d4:	c8 31       	cpi	r28, 0x18	; 24
    23d6:	d1 05       	cpc	r29, r1
    23d8:	b1 f7       	brne	.-20     	; 0x23c6 <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    23da:	81 e0       	ldi	r24, 0x01	; 1
    23dc:	df 91       	pop	r29
    23de:	cf 91       	pop	r28
    23e0:	1f 91       	pop	r17
    23e2:	0f 91       	pop	r16
    23e4:	08 95       	ret

000023e6 <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    23e6:	cf 93       	push	r28
    23e8:	df 93       	push	r29
    23ea:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    23ec:	87 e0       	ldi	r24, 0x07	; 7
    23ee:	90 e0       	ldi	r25, 0x00	; 0
    23f0:	0e 94 1c 42 	call	0x8438	; 0x8438 <__eerd_byte_m128>
    23f4:	88 83       	st	Y, r24
    return NRK_OK;
}
    23f6:	81 e0       	ldi	r24, 0x01	; 1
    23f8:	df 91       	pop	r29
    23fa:	cf 91       	pop	r28
    23fc:	08 95       	ret

000023fe <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    23fe:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2400:	87 e0       	ldi	r24, 0x07	; 7
    2402:	90 e0       	ldi	r25, 0x00	; 0
    2404:	60 81       	ld	r22, Z
    2406:	0e 94 24 42 	call	0x8448	; 0x8448 <__eewr_byte_m128>
    return NRK_OK;
}
    240a:	81 e0       	ldi	r24, 0x01	; 1
    240c:	08 95       	ret

0000240e <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    240e:	f8 94       	cli
};
    2410:	08 95       	ret

00002412 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2412:	78 94       	sei
};
    2414:	08 95       	ret

00002416 <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2416:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
    241a:	ff cf       	rjmp	.-2      	; 0x241a <nrk_halt+0x4>

0000241c <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    241c:	0f 93       	push	r16
    241e:	1f 93       	push	r17
    2420:	df 93       	push	r29
    2422:	cf 93       	push	r28
    2424:	cd b7       	in	r28, 0x3d	; 61
    2426:	de b7       	in	r29, 0x3e	; 62
    2428:	a3 97       	sbiw	r28, 0x23	; 35
    242a:	0f b6       	in	r0, 0x3f	; 63
    242c:	f8 94       	cli
    242e:	de bf       	out	0x3e, r29	; 62
    2430:	0f be       	out	0x3f, r0	; 63
    2432:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2434:	0e 94 56 17 	call	0x2eac	; 0x2eac <nrk_signal_create>
    2438:	80 93 b5 05 	sts	0x05B5, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    243c:	8f 3f       	cpi	r24, 0xFF	; 255
    243e:	21 f4       	brne	.+8      	; 0x2448 <nrk_init+0x2c>
    2440:	8e e0       	ldi	r24, 0x0E	; 14
    2442:	60 e0       	ldi	r22, 0x00	; 0
    2444:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2448:	0e 94 22 25 	call	0x4a44	; 0x4a44 <_nrk_startup_error>
   //if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
#ifndef IGNORE_EXT_RST_ERROR
   if((i&0x2)!=0) nrk_kernel_error_add(NRK_EXT_RST_ERROR,0);
    244c:	08 2f       	mov	r16, r24
    244e:	81 ff       	sbrs	r24, 1
    2450:	04 c0       	rjmp	.+8      	; 0x245a <nrk_init+0x3e>
    2452:	84 e1       	ldi	r24, 0x14	; 20
    2454:	60 e0       	ldi	r22, 0x00	; 0
    2456:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
#endif
#ifndef IGNORE_BROWN_OUT_ERROR
   if((i&0x4)!=0) nrk_kernel_error_add(NRK_BOD_ERROR,0);
    245a:	02 ff       	sbrs	r16, 2
    245c:	04 c0       	rjmp	.+8      	; 0x2466 <nrk_init+0x4a>
    245e:	83 e1       	ldi	r24, 0x13	; 19
    2460:	60 e0       	ldi	r22, 0x00	; 0
    2462:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2466:	10 92 b8 05 	sts	0x05B8, r1
    nrk_cur_task_TCB = NULL;
    246a:	10 92 c6 05 	sts	0x05C6, r1
    246e:	10 92 c5 05 	sts	0x05C5, r1
    
    nrk_high_ready_TCB = NULL;
    2472:	10 92 b7 05 	sts	0x05B7, r1
    2476:	10 92 b6 05 	sts	0x05B6, r1
    nrk_high_ready_prio = 0; 
    247a:	10 92 c7 05 	sts	0x05C7, r1
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    247e:	10 92 c4 05 	sts	0x05C4, r1
    2482:	e4 ea       	ldi	r30, 0xA4	; 164
    2484:	f5 e0       	ldi	r31, 0x05	; 5

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2486:	8f ef       	ldi	r24, 0xFF	; 255
    2488:	80 83       	st	Z, r24
    nrk_sem_list[i].value=-1;
    248a:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].resource_ceiling=-1;
    248c:	81 83       	std	Z+1, r24	; 0x01
    248e:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    2490:	95 e0       	ldi	r25, 0x05	; 5
    2492:	e3 3b       	cpi	r30, 0xB3	; 179
    2494:	f9 07       	cpc	r31, r25
    2496:	c1 f7       	brne	.-16     	; 0x2488 <nrk_init+0x6c>
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2498:	93 e6       	ldi	r25, 0x63	; 99
    249a:	90 93 07 05 	sts	0x0507, r25
        nrk_task_TCB[i].task_ID = -1; 
    249e:	80 93 05 05 	sts	0x0505, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    24a2:	90 93 28 05 	sts	0x0528, r25
        nrk_task_TCB[i].task_ID = -1; 
    24a6:	80 93 26 05 	sts	0x0526, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    24aa:	90 93 49 05 	sts	0x0549, r25
        nrk_task_TCB[i].task_ID = -1; 
    24ae:	80 93 47 05 	sts	0x0547, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    24b2:	90 93 6a 05 	sts	0x056A, r25
        nrk_task_TCB[i].task_ID = -1; 
    24b6:	80 93 68 05 	sts	0x0568, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    24ba:	90 93 8b 05 	sts	0x058B, r25
        nrk_task_TCB[i].task_ID = -1; 
    24be:	80 93 89 05 	sts	0x0589, r24
    24c2:	eb ec       	ldi	r30, 0xCB	; 203
    24c4:	f5 e0       	ldi	r31, 0x05	; 5
    24c6:	20 e0       	ldi	r18, 0x00	; 0
    24c8:	30 e0       	ldi	r19, 0x00	; 0
    24ca:	01 c0       	rjmp	.+2      	; 0x24ce <nrk_init+0xb2>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    24cc:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    24ce:	a9 01       	movw	r20, r18
    24d0:	4f 5f       	subi	r20, 0xFF	; 255
    24d2:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    24d4:	ca 01       	movw	r24, r20
    24d6:	88 0f       	add	r24, r24
    24d8:	99 1f       	adc	r25, r25
    24da:	88 0f       	add	r24, r24
    24dc:	99 1f       	adc	r25, r25
    24de:	84 0f       	add	r24, r20
    24e0:	95 1f       	adc	r25, r21
    24e2:	88 53       	subi	r24, 0x38	; 56
    24e4:	9a 4f       	sbci	r25, 0xFA	; 250
    24e6:	91 83       	std	Z+1, r25	; 0x01
    24e8:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    24ea:	c9 01       	movw	r24, r18
    24ec:	88 0f       	add	r24, r24
    24ee:	99 1f       	adc	r25, r25
    24f0:	88 0f       	add	r24, r24
    24f2:	99 1f       	adc	r25, r25
    24f4:	82 0f       	add	r24, r18
    24f6:	93 1f       	adc	r25, r19
    24f8:	88 53       	subi	r24, 0x38	; 56
    24fa:	9a 4f       	sbci	r25, 0xFA	; 250
    24fc:	94 83       	std	Z+4, r25	; 0x04
    24fe:	83 83       	std	Z+3, r24	; 0x03
    2500:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2502:	45 30       	cpi	r20, 0x05	; 5
    2504:	51 05       	cpc	r21, r1
    2506:	11 f7       	brne	.-60     	; 0x24cc <nrk_init+0xb0>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2508:	10 92 ca 05 	sts	0x05CA, r1
    250c:	10 92 c9 05 	sts	0x05C9, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2510:	10 92 e5 05 	sts	0x05E5, r1
    2514:	10 92 e4 05 	sts	0x05E4, r1
	_head_node = NULL;
    2518:	10 92 bb 05 	sts	0x05BB, r1
    251c:	10 92 ba 05 	sts	0x05BA, r1
	_free_node = &_nrk_readyQ[0];
    2520:	88 ec       	ldi	r24, 0xC8	; 200
    2522:	95 e0       	ldi	r25, 0x05	; 5
    2524:	90 93 fc 04 	sts	0x04FC, r25
    2528:	80 93 fb 04 	sts	0x04FB, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    252c:	8e 01       	movw	r16, r28
    252e:	0f 5f       	subi	r16, 0xFF	; 255
    2530:	1f 4f       	sbci	r17, 0xFF	; 255
    2532:	c8 01       	movw	r24, r16
    2534:	63 e5       	ldi	r22, 0x53	; 83
    2536:	71 e2       	ldi	r23, 0x21	; 33
    2538:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    253c:	c8 01       	movw	r24, r16
    253e:	60 e6       	ldi	r22, 0x60	; 96
    2540:	74 e0       	ldi	r23, 0x04	; 4
    2542:	40 e8       	ldi	r20, 0x80	; 128
    2544:	50 e0       	ldi	r21, 0x00	; 0
    2546:	0e 94 e2 25 	call	0x4bc4	; 0x4bc4 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    254a:	85 e5       	ldi	r24, 0x55	; 85
    254c:	80 93 60 04 	sts	0x0460, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2550:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2552:	1c 86       	std	Y+12, r1	; 0x0c
    2554:	1d 86       	std	Y+13, r1	; 0x0d
    2556:	1e 86       	std	Y+14, r1	; 0x0e
    2558:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    255a:	18 8a       	std	Y+16, r1	; 0x10
    255c:	19 8a       	std	Y+17, r1	; 0x11
    255e:	1a 8a       	std	Y+18, r1	; 0x12
    2560:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2562:	1c 8a       	std	Y+20, r1	; 0x14
    2564:	1d 8a       	std	Y+21, r1	; 0x15
    2566:	1e 8a       	std	Y+22, r1	; 0x16
    2568:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    256a:	18 8e       	std	Y+24, r1	; 0x18
    256c:	19 8e       	std	Y+25, r1	; 0x19
    256e:	1a 8e       	std	Y+26, r1	; 0x1a
    2570:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2572:	1c 8e       	std	Y+28, r1	; 0x1c
    2574:	1d 8e       	std	Y+29, r1	; 0x1d
    2576:	1e 8e       	std	Y+30, r1	; 0x1e
    2578:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    257a:	18 a2       	std	Y+32, r1	; 0x20
    257c:	19 a2       	std	Y+33, r1	; 0x21
    257e:	1a a2       	std	Y+34, r1	; 0x22
    2580:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2582:	81 e0       	ldi	r24, 0x01	; 1
    2584:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2586:	92 e0       	ldi	r25, 0x02	; 2
    2588:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    258a:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    258c:	c8 01       	movw	r24, r16
    258e:	0e 94 3b 1c 	call	0x3876	; 0x3876 <nrk_activate_task>
	
}
    2592:	a3 96       	adiw	r28, 0x23	; 35
    2594:	0f b6       	in	r0, 0x3f	; 63
    2596:	f8 94       	cli
    2598:	de bf       	out	0x3e, r29	; 62
    259a:	0f be       	out	0x3f, r0	; 63
    259c:	cd bf       	out	0x3d, r28	; 61
    259e:	cf 91       	pop	r28
    25a0:	df 91       	pop	r29
    25a2:	1f 91       	pop	r17
    25a4:	0f 91       	pop	r16
    25a6:	08 95       	ret

000025a8 <nrk_start>:




void nrk_start (void)
{
    25a8:	cf 92       	push	r12
    25aa:	df 92       	push	r13
    25ac:	ff 92       	push	r15
    25ae:	0f 93       	push	r16
    25b0:	1f 93       	push	r17
    25b2:	df 93       	push	r29
    25b4:	cf 93       	push	r28
    25b6:	00 d0       	rcall	.+0      	; 0x25b8 <nrk_start+0x10>
    25b8:	cd b7       	in	r28, 0x3d	; 61
    25ba:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    25bc:	b5 e0       	ldi	r27, 0x05	; 5
    25be:	cb 2e       	mov	r12, r27
    25c0:	b5 e0       	ldi	r27, 0x05	; 5
    25c2:	db 2e       	mov	r13, r27
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    25c4:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    25c6:	f6 01       	movw	r30, r12
    25c8:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    25ca:	ff 2d       	mov	r31, r15
    25cc:	ff 3f       	cpi	r31, 0xFF	; 255
    25ce:	b1 f0       	breq	.+44     	; 0x25fc <nrk_start+0x54>
    25d0:	05 e0       	ldi	r16, 0x05	; 5
    25d2:	15 e0       	ldi	r17, 0x05	; 5
    25d4:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    25d6:	92 17       	cp	r25, r18
    25d8:	61 f0       	breq	.+24     	; 0x25f2 <nrk_start+0x4a>
    25da:	f8 01       	movw	r30, r16
    25dc:	80 81       	ld	r24, Z
    25de:	f8 16       	cp	r15, r24
    25e0:	41 f4       	brne	.+16     	; 0x25f2 <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    25e2:	85 e0       	ldi	r24, 0x05	; 5
    25e4:	6f 2d       	mov	r22, r15
    25e6:	29 83       	std	Y+1, r18	; 0x01
    25e8:	9a 83       	std	Y+2, r25	; 0x02
    25ea:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
    25ee:	9a 81       	ldd	r25, Y+2	; 0x02
    25f0:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    25f2:	2f 5f       	subi	r18, 0xFF	; 255
    25f4:	0f 5d       	subi	r16, 0xDF	; 223
    25f6:	1f 4f       	sbci	r17, 0xFF	; 255
    25f8:	25 30       	cpi	r18, 0x05	; 5
    25fa:	69 f7       	brne	.-38     	; 0x25d6 <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    25fc:	9f 5f       	subi	r25, 0xFF	; 255
    25fe:	21 e2       	ldi	r18, 0x21	; 33
    2600:	30 e0       	ldi	r19, 0x00	; 0
    2602:	c2 0e       	add	r12, r18
    2604:	d3 1e       	adc	r13, r19
    2606:	95 30       	cpi	r25, 0x05	; 5
    2608:	f1 f6       	brne	.-68     	; 0x25c6 <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    260a:	0e 94 1e 1b 	call	0x363c	; 0x363c <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    260e:	99 27       	eor	r25, r25
    2610:	87 fd       	sbrc	r24, 7
    2612:	90 95       	com	r25
    2614:	fc 01       	movw	r30, r24
    2616:	a5 e0       	ldi	r26, 0x05	; 5
    2618:	ee 0f       	add	r30, r30
    261a:	ff 1f       	adc	r31, r31
    261c:	aa 95       	dec	r26
    261e:	e1 f7       	brne	.-8      	; 0x2618 <nrk_start+0x70>
    2620:	e8 0f       	add	r30, r24
    2622:	f9 1f       	adc	r31, r25
    2624:	e3 50       	subi	r30, 0x03	; 3
    2626:	fb 4f       	sbci	r31, 0xFB	; 251
    2628:	82 85       	ldd	r24, Z+10	; 0x0a
    262a:	80 93 c7 05 	sts	0x05C7, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    262e:	f0 93 c6 05 	sts	0x05C6, r31
    2632:	e0 93 c5 05 	sts	0x05C5, r30
    2636:	f0 93 b7 05 	sts	0x05B7, r31
    263a:	e0 93 b6 05 	sts	0x05B6, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    263e:	80 93 b8 05 	sts	0x05B8, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2642:	0e 94 17 26 	call	0x4c2e	; 0x4c2e <nrk_target_start>
    nrk_stack_pointer_init(); 
    2646:	0e 94 08 26 	call	0x4c10	; 0x4c10 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    264a:	0e 94 64 31 	call	0x62c8	; 0x62c8 <nrk_start_high_ready_task>
    264e:	ff cf       	rjmp	.-2      	; 0x264e <nrk_start+0xa6>

00002650 <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2650:	ef 92       	push	r14
    2652:	ff 92       	push	r15
    2654:	0f 93       	push	r16
    2656:	1f 93       	push	r17
    2658:	cf 93       	push	r28
    265a:	df 93       	push	r29
    265c:	ec 01       	movw	r28, r24
    265e:	7b 01       	movw	r14, r22
    2660:	8a 01       	movw	r16, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2662:	89 85       	ldd	r24, Y+9	; 0x09
    2664:	82 30       	cpi	r24, 0x02	; 2
    2666:	21 f0       	breq	.+8      	; 0x2670 <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    2668:	80 91 b3 05 	lds	r24, 0x05B3
    266c:	88 83       	st	Y, r24
    266e:	01 c0       	rjmp	.+2      	; 0x2672 <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2670:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2672:	80 91 b3 05 	lds	r24, 0x05B3
    2676:	85 30       	cpi	r24, 0x05	; 5
    2678:	20 f0       	brcs	.+8      	; 0x2682 <nrk_TCB_init+0x32>
    267a:	87 e0       	ldi	r24, 0x07	; 7
    267c:	60 e0       	ldi	r22, 0x00	; 0
    267e:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2682:	89 85       	ldd	r24, Y+9	; 0x09
    2684:	82 30       	cpi	r24, 0x02	; 2
    2686:	29 f0       	breq	.+10     	; 0x2692 <nrk_TCB_init+0x42>
    2688:	80 91 b3 05 	lds	r24, 0x05B3
    268c:	8f 5f       	subi	r24, 0xFF	; 255
    268e:	80 93 b3 05 	sts	0x05B3, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2692:	80 91 b3 05 	lds	r24, 0x05B3
    2696:	88 23       	and	r24, r24
    2698:	19 f4       	brne	.+6      	; 0x26a0 <nrk_TCB_init+0x50>
    269a:	81 e0       	ldi	r24, 0x01	; 1
    269c:	80 93 b3 05 	sts	0x05B3, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    26a0:	88 81       	ld	r24, Y
    26a2:	99 27       	eor	r25, r25
    26a4:	87 fd       	sbrc	r24, 7
    26a6:	90 95       	com	r25
    26a8:	fc 01       	movw	r30, r24
    26aa:	a5 e0       	ldi	r26, 0x05	; 5
    26ac:	ee 0f       	add	r30, r30
    26ae:	ff 1f       	adc	r31, r31
    26b0:	aa 95       	dec	r26
    26b2:	e1 f7       	brne	.-8      	; 0x26ac <nrk_TCB_init+0x5c>
    26b4:	e8 0f       	add	r30, r24
    26b6:	f9 1f       	adc	r31, r25
    26b8:	e3 50       	subi	r30, 0x03	; 3
    26ba:	fb 4f       	sbci	r31, 0xFB	; 251
    26bc:	f1 82       	std	Z+1, r15	; 0x01
    26be:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    26c0:	88 85       	ldd	r24, Y+8	; 0x08
    26c2:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    26c4:	88 81       	ld	r24, Y
    26c6:	99 27       	eor	r25, r25
    26c8:	87 fd       	sbrc	r24, 7
    26ca:	90 95       	com	r25
    26cc:	fc 01       	movw	r30, r24
    26ce:	75 e0       	ldi	r23, 0x05	; 5
    26d0:	ee 0f       	add	r30, r30
    26d2:	ff 1f       	adc	r31, r31
    26d4:	7a 95       	dec	r23
    26d6:	e1 f7       	brne	.-8      	; 0x26d0 <nrk_TCB_init+0x80>
    26d8:	e8 0f       	add	r30, r24
    26da:	f9 1f       	adc	r31, r25
    26dc:	e3 50       	subi	r30, 0x03	; 3
    26de:	fb 4f       	sbci	r31, 0xFB	; 251
    26e0:	83 e0       	ldi	r24, 0x03	; 3
    26e2:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    26e4:	28 81       	ld	r18, Y
    26e6:	82 2f       	mov	r24, r18
    26e8:	99 27       	eor	r25, r25
    26ea:	87 fd       	sbrc	r24, 7
    26ec:	90 95       	com	r25
    26ee:	fc 01       	movw	r30, r24
    26f0:	65 e0       	ldi	r22, 0x05	; 5
    26f2:	ee 0f       	add	r30, r30
    26f4:	ff 1f       	adc	r31, r31
    26f6:	6a 95       	dec	r22
    26f8:	e1 f7       	brne	.-8      	; 0x26f2 <nrk_TCB_init+0xa2>
    26fa:	e8 0f       	add	r30, r24
    26fc:	f9 1f       	adc	r31, r25
    26fe:	e3 50       	subi	r30, 0x03	; 3
    2700:	fb 4f       	sbci	r31, 0xFB	; 251
    2702:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2704:	88 81       	ld	r24, Y
    2706:	99 27       	eor	r25, r25
    2708:	87 fd       	sbrc	r24, 7
    270a:	90 95       	com	r25
    270c:	7c 01       	movw	r14, r24
    270e:	55 e0       	ldi	r21, 0x05	; 5
    2710:	ee 0c       	add	r14, r14
    2712:	ff 1c       	adc	r15, r15
    2714:	5a 95       	dec	r21
    2716:	e1 f7       	brne	.-8      	; 0x2710 <nrk_TCB_init+0xc0>
    2718:	e8 0e       	add	r14, r24
    271a:	f9 1e       	adc	r15, r25
    271c:	8d ef       	ldi	r24, 0xFD	; 253
    271e:	94 e0       	ldi	r25, 0x04	; 4
    2720:	e8 0e       	add	r14, r24
    2722:	f9 1e       	adc	r15, r25
    2724:	f7 01       	movw	r30, r14
    2726:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2728:	ce 01       	movw	r24, r28
    272a:	0b 96       	adiw	r24, 0x0b	; 11
    272c:	0e 94 04 20 	call	0x4008	; 0x4008 <_nrk_time_to_ticks>
    2730:	f7 01       	movw	r30, r14
    2732:	94 8f       	std	Z+28, r25	; 0x1c
    2734:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2736:	8b 85       	ldd	r24, Y+11	; 0x0b
    2738:	9c 85       	ldd	r25, Y+12	; 0x0c
    273a:	ad 85       	ldd	r26, Y+13	; 0x0d
    273c:	be 85       	ldd	r27, Y+14	; 0x0e
    273e:	8e 33       	cpi	r24, 0x3E	; 62
    2740:	91 05       	cpc	r25, r1
    2742:	a1 05       	cpc	r26, r1
    2744:	b1 05       	cpc	r27, r1
    2746:	20 f0       	brcs	.+8      	; 0x2750 <nrk_TCB_init+0x100>
    2748:	86 e1       	ldi	r24, 0x16	; 22
    274a:	68 81       	ld	r22, Y
    274c:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2750:	e8 80       	ld	r14, Y
    2752:	ff 24       	eor	r15, r15
    2754:	e7 fc       	sbrc	r14, 7
    2756:	f0 94       	com	r15
    2758:	ce 01       	movw	r24, r28
    275a:	4b 96       	adiw	r24, 0x1b	; 27
    275c:	0e 94 04 20 	call	0x4008	; 0x4008 <_nrk_time_to_ticks>
    2760:	f7 01       	movw	r30, r14
    2762:	45 e0       	ldi	r20, 0x05	; 5
    2764:	ee 0f       	add	r30, r30
    2766:	ff 1f       	adc	r31, r31
    2768:	4a 95       	dec	r20
    276a:	e1 f7       	brne	.-8      	; 0x2764 <nrk_TCB_init+0x114>
    276c:	ee 0d       	add	r30, r14
    276e:	ff 1d       	adc	r31, r15
    2770:	e3 50       	subi	r30, 0x03	; 3
    2772:	fb 4f       	sbci	r31, 0xFB	; 251
    2774:	96 8b       	std	Z+22, r25	; 0x16
    2776:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2778:	88 81       	ld	r24, Y
    277a:	99 27       	eor	r25, r25
    277c:	87 fd       	sbrc	r24, 7
    277e:	90 95       	com	r25
    2780:	7c 01       	movw	r14, r24
    2782:	35 e0       	ldi	r19, 0x05	; 5
    2784:	ee 0c       	add	r14, r14
    2786:	ff 1c       	adc	r15, r15
    2788:	3a 95       	dec	r19
    278a:	e1 f7       	brne	.-8      	; 0x2784 <nrk_TCB_init+0x134>
    278c:	e8 0e       	add	r14, r24
    278e:	f9 1e       	adc	r15, r25
    2790:	8d ef       	ldi	r24, 0xFD	; 253
    2792:	94 e0       	ldi	r25, 0x04	; 4
    2794:	e8 0e       	add	r14, r24
    2796:	f9 1e       	adc	r15, r25
    2798:	f7 01       	movw	r30, r14
    279a:	85 89       	ldd	r24, Z+21	; 0x15
    279c:	96 89       	ldd	r25, Z+22	; 0x16
    279e:	23 8d       	ldd	r18, Z+27	; 0x1b
    27a0:	34 8d       	ldd	r19, Z+28	; 0x1c
    27a2:	82 0f       	add	r24, r18
    27a4:	93 1f       	adc	r25, r19
    27a6:	90 8f       	std	Z+24, r25	; 0x18
    27a8:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    27aa:	ce 01       	movw	r24, r28
    27ac:	43 96       	adiw	r24, 0x13	; 19
    27ae:	0e 94 04 20 	call	0x4008	; 0x4008 <_nrk_time_to_ticks>
    27b2:	f7 01       	movw	r30, r14
    27b4:	96 8f       	std	Z+30, r25	; 0x1e
    27b6:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    27b8:	88 81       	ld	r24, Y
    27ba:	99 27       	eor	r25, r25
    27bc:	87 fd       	sbrc	r24, 7
    27be:	90 95       	com	r25
    27c0:	fc 01       	movw	r30, r24
    27c2:	25 e0       	ldi	r18, 0x05	; 5
    27c4:	ee 0f       	add	r30, r30
    27c6:	ff 1f       	adc	r31, r31
    27c8:	2a 95       	dec	r18
    27ca:	e1 f7       	brne	.-8      	; 0x27c4 <nrk_TCB_init+0x174>
    27cc:	e8 0f       	add	r30, r24
    27ce:	f9 1f       	adc	r31, r25
    27d0:	e3 50       	subi	r30, 0x03	; 3
    27d2:	fb 4f       	sbci	r31, 0xFB	; 251
    27d4:	85 8d       	ldd	r24, Z+29	; 0x1d
    27d6:	96 8d       	ldd	r25, Z+30	; 0x1e
    27d8:	92 8f       	std	Z+26, r25	; 0x1a
    27da:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    27dc:	81 e0       	ldi	r24, 0x01	; 1
    27de:	90 e0       	ldi	r25, 0x00	; 0
    27e0:	90 a3       	std	Z+32, r25	; 0x20
    27e2:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    27e4:	13 83       	std	Z+3, r17	; 0x03
    27e6:	02 83       	std	Z+2, r16	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    27e8:	81 e0       	ldi	r24, 0x01	; 1
    27ea:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    27ec:	df 91       	pop	r29
    27ee:	cf 91       	pop	r28
    27f0:	1f 91       	pop	r17
    27f2:	0f 91       	pop	r16
    27f4:	ff 90       	pop	r15
    27f6:	ef 90       	pop	r14
    27f8:	08 95       	ret

000027fa <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    27fa:	0e 94 6e 21 	call	0x42dc	; 0x42dc <_nrk_scheduler>

  	return;
}
    27fe:	08 95       	ret

00002800 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2800:	85 e6       	ldi	r24, 0x65	; 101
    2802:	90 e0       	ldi	r25, 0x00	; 0
    2804:	08 95       	ret

00002806 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    2806:	e0 91 c5 05 	lds	r30, 0x05C5
    280a:	f0 91 c6 05 	lds	r31, 0x05C6
    280e:	84 87       	std	Z+12, r24	; 0x0c
}
    2810:	08 95       	ret

00002812 <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    2812:	e0 91 c5 05 	lds	r30, 0x05C5
    2816:	f0 91 c6 05 	lds	r31, 0x05C6
}
    281a:	84 85       	ldd	r24, Z+12	; 0x0c
    281c:	08 95       	ret

0000281e <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    281e:	20 91 3c 04 	lds	r18, 0x043C
    2822:	22 23       	and	r18, r18
    2824:	41 f0       	breq	.+16     	; 0x2836 <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    2826:	fb 01       	movw	r30, r22
    2828:	20 83       	st	Z, r18
    *task_id = error_task;
    282a:	20 91 8f 03 	lds	r18, 0x038F
    282e:	fc 01       	movw	r30, r24
    2830:	20 83       	st	Z, r18
    return 1;
    2832:	81 e0       	ldi	r24, 0x01	; 1
    2834:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    2836:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    2838:	08 95       	ret

0000283a <pause>:
    }

}

void pause()
{
    283a:	df 93       	push	r29
    283c:	cf 93       	push	r28
    283e:	0f 92       	push	r0
    2840:	cd b7       	in	r28, 0x3d	; 61
    2842:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2844:	19 82       	std	Y+1, r1	; 0x01
    2846:	07 c0       	rjmp	.+14     	; 0x2856 <pause+0x1c>
        nrk_spin_wait_us (2000);
    2848:	80 ed       	ldi	r24, 0xD0	; 208
    284a:	97 e0       	ldi	r25, 0x07	; 7
    284c:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2850:	89 81       	ldd	r24, Y+1	; 0x01
    2852:	8f 5f       	subi	r24, 0xFF	; 255
    2854:	89 83       	std	Y+1, r24	; 0x01
    2856:	89 81       	ldd	r24, Y+1	; 0x01
    2858:	84 36       	cpi	r24, 0x64	; 100
    285a:	b0 f3       	brcs	.-20     	; 0x2848 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    285c:	0f 90       	pop	r0
    285e:	cf 91       	pop	r28
    2860:	df 91       	pop	r29
    2862:	08 95       	ret

00002864 <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    2864:	81 e0       	ldi	r24, 0x01	; 1
    2866:	90 e0       	ldi	r25, 0x00	; 0
    2868:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <nrk_led_set>
    pause();
    286c:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
    nrk_led_clr(GREEN_LED);
    2870:	81 e0       	ldi	r24, 0x01	; 1
    2872:	90 e0       	ldi	r25, 0x00	; 0
    2874:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
    pause();
    2878:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
}
    287c:	08 95       	ret

0000287e <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    287e:	81 e0       	ldi	r24, 0x01	; 1
    2880:	90 e0       	ldi	r25, 0x00	; 0
    2882:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <nrk_led_set>
    pause();
    2886:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
    pause();
    288a:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
    pause();
    288e:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
    nrk_led_clr(GREEN_LED);
    2892:	81 e0       	ldi	r24, 0x01	; 1
    2894:	90 e0       	ldi	r25, 0x00	; 0
    2896:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
    pause();
    289a:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
}
    289e:	08 95       	ret

000028a0 <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    28a0:	ff 92       	push	r15
    28a2:	0f 93       	push	r16
    28a4:	1f 93       	push	r17
    28a6:	df 93       	push	r29
    28a8:	cf 93       	push	r28
    28aa:	00 d0       	rcall	.+0      	; 0x28ac <blink_morse_code_error+0xc>
    28ac:	0f 92       	push	r0
    28ae:	cd b7       	in	r28, 0x3d	; 61
    28b0:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    28b2:	00 d0       	rcall	.+0      	; 0x28b4 <blink_morse_code_error+0x14>
    28b4:	00 d0       	rcall	.+0      	; 0x28b6 <blink_morse_code_error+0x16>
    28b6:	00 d0       	rcall	.+0      	; 0x28b8 <blink_morse_code_error+0x18>
    28b8:	ed b7       	in	r30, 0x3d	; 61
    28ba:	fe b7       	in	r31, 0x3e	; 62
    28bc:	31 96       	adiw	r30, 0x01	; 1
    28be:	8e 01       	movw	r16, r28
    28c0:	0f 5f       	subi	r16, 0xFF	; 255
    28c2:	1f 4f       	sbci	r17, 0xFF	; 255
    28c4:	ad b7       	in	r26, 0x3d	; 61
    28c6:	be b7       	in	r27, 0x3e	; 62
    28c8:	12 96       	adiw	r26, 0x02	; 2
    28ca:	1c 93       	st	X, r17
    28cc:	0e 93       	st	-X, r16
    28ce:	11 97       	sbiw	r26, 0x01	; 1
    28d0:	23 e4       	ldi	r18, 0x43	; 67
    28d2:	31 e0       	ldi	r19, 0x01	; 1
    28d4:	33 83       	std	Z+3, r19	; 0x03
    28d6:	22 83       	std	Z+2, r18	; 0x02
    28d8:	84 83       	std	Z+4, r24	; 0x04
    28da:	15 82       	std	Z+5, r1	; 0x05
    28dc:	0e 94 8e 41 	call	0x831c	; 0x831c <sprintf>

    for(i=0; i<strlen(str); i++ )
    28e0:	ed b7       	in	r30, 0x3d	; 61
    28e2:	fe b7       	in	r31, 0x3e	; 62
    28e4:	36 96       	adiw	r30, 0x06	; 6
    28e6:	0f b6       	in	r0, 0x3f	; 63
    28e8:	f8 94       	cli
    28ea:	fe bf       	out	0x3e, r31	; 62
    28ec:	0f be       	out	0x3f, r0	; 63
    28ee:	ed bf       	out	0x3d, r30	; 61
    28f0:	ff 24       	eor	r15, r15
    28f2:	72 c0       	rjmp	.+228    	; 0x29d8 <blink_morse_code_error+0x138>
    {
        switch( str[i])
    28f4:	80 0f       	add	r24, r16
    28f6:	91 1f       	adc	r25, r17
    28f8:	dc 01       	movw	r26, r24
    28fa:	8c 91       	ld	r24, X
    28fc:	84 33       	cpi	r24, 0x34	; 52
    28fe:	d1 f1       	breq	.+116    	; 0x2974 <blink_morse_code_error+0xd4>
    2900:	85 33       	cpi	r24, 0x35	; 53
    2902:	70 f4       	brcc	.+28     	; 0x2920 <blink_morse_code_error+0x80>
    2904:	81 33       	cpi	r24, 0x31	; 49
    2906:	f9 f0       	breq	.+62     	; 0x2946 <blink_morse_code_error+0xa6>
    2908:	82 33       	cpi	r24, 0x32	; 50
    290a:	20 f4       	brcc	.+8      	; 0x2914 <blink_morse_code_error+0x74>
    290c:	80 33       	cpi	r24, 0x30	; 48
    290e:	09 f0       	breq	.+2      	; 0x2912 <blink_morse_code_error+0x72>
    2910:	5c c0       	rjmp	.+184    	; 0x29ca <blink_morse_code_error+0x12a>
    2912:	16 c0       	rjmp	.+44     	; 0x2940 <blink_morse_code_error+0xa0>
    2914:	82 33       	cpi	r24, 0x32	; 50
    2916:	11 f1       	breq	.+68     	; 0x295c <blink_morse_code_error+0xbc>
    2918:	83 33       	cpi	r24, 0x33	; 51
    291a:	09 f0       	breq	.+2      	; 0x291e <blink_morse_code_error+0x7e>
    291c:	56 c0       	rjmp	.+172    	; 0x29ca <blink_morse_code_error+0x12a>
    291e:	23 c0       	rjmp	.+70     	; 0x2966 <blink_morse_code_error+0xc6>
    2920:	87 33       	cpi	r24, 0x37	; 55
    2922:	c9 f1       	breq	.+114    	; 0x2996 <blink_morse_code_error+0xf6>
    2924:	88 33       	cpi	r24, 0x38	; 56
    2926:	30 f4       	brcc	.+12     	; 0x2934 <blink_morse_code_error+0x94>
    2928:	85 33       	cpi	r24, 0x35	; 53
    292a:	69 f1       	breq	.+90     	; 0x2986 <blink_morse_code_error+0xe6>
    292c:	86 33       	cpi	r24, 0x36	; 54
    292e:	09 f0       	breq	.+2      	; 0x2932 <blink_morse_code_error+0x92>
    2930:	4c c0       	rjmp	.+152    	; 0x29ca <blink_morse_code_error+0x12a>
    2932:	2c c0       	rjmp	.+88     	; 0x298c <blink_morse_code_error+0xec>
    2934:	88 33       	cpi	r24, 0x38	; 56
    2936:	b1 f1       	breq	.+108    	; 0x29a4 <blink_morse_code_error+0x104>
    2938:	89 33       	cpi	r24, 0x39	; 57
    293a:	09 f0       	breq	.+2      	; 0x293e <blink_morse_code_error+0x9e>
    293c:	46 c0       	rjmp	.+140    	; 0x29ca <blink_morse_code_error+0x12a>
    293e:	3b c0       	rjmp	.+118    	; 0x29b6 <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    2940:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
    2944:	02 c0       	rjmp	.+4      	; 0x294a <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2946:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
            blink_dash();
    294a:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dash();
    294e:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dash();
    2952:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dash();
    2956:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            break;
    295a:	37 c0       	rjmp	.+110    	; 0x29ca <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    295c:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
            blink_dot();
    2960:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
    2964:	f4 cf       	rjmp	.-24     	; 0x294e <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2966:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
            blink_dot();
    296a:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
            blink_dot();
    296e:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
    2972:	ef cf       	rjmp	.-34     	; 0x2952 <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2974:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
            blink_dot();
    2978:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
            blink_dot();
    297c:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
            blink_dot();
    2980:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
    2984:	e8 cf       	rjmp	.-48     	; 0x2956 <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2986:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
    298a:	02 c0       	rjmp	.+4      	; 0x2990 <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    298c:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dot();
    2990:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
    2994:	04 c0       	rjmp	.+8      	; 0x299e <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2996:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dash();
    299a:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dot();
    299e:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
    29a2:	06 c0       	rjmp	.+12     	; 0x29b0 <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    29a4:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dash();
    29a8:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dash();
    29ac:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dot();
    29b0:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
    29b4:	08 c0       	rjmp	.+16     	; 0x29c6 <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    29b6:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dash();
    29ba:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dash();
    29be:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dash();
    29c2:	0e 94 3f 14 	call	0x287e	; 0x287e <blink_dash>
            blink_dot();
    29c6:	0e 94 32 14 	call	0x2864	; 0x2864 <blink_dot>
            break;
        }
        pause();
    29ca:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
        pause();
    29ce:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
        pause();
    29d2:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    29d6:	f3 94       	inc	r15
    29d8:	f8 01       	movw	r30, r16
    29da:	01 90       	ld	r0, Z+
    29dc:	00 20       	and	r0, r0
    29de:	e9 f7       	brne	.-6      	; 0x29da <blink_morse_code_error+0x13a>
    29e0:	31 97       	sbiw	r30, 0x01	; 1
    29e2:	e0 1b       	sub	r30, r16
    29e4:	f1 0b       	sbc	r31, r17
    29e6:	8f 2d       	mov	r24, r15
    29e8:	90 e0       	ldi	r25, 0x00	; 0
    29ea:	8e 17       	cp	r24, r30
    29ec:	9f 07       	cpc	r25, r31
    29ee:	08 f4       	brcc	.+2      	; 0x29f2 <blink_morse_code_error+0x152>
    29f0:	81 cf       	rjmp	.-254    	; 0x28f4 <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    29f2:	0f 90       	pop	r0
    29f4:	0f 90       	pop	r0
    29f6:	0f 90       	pop	r0
    29f8:	cf 91       	pop	r28
    29fa:	df 91       	pop	r29
    29fc:	1f 91       	pop	r17
    29fe:	0f 91       	pop	r16
    2a00:	ff 90       	pop	r15
    2a02:	08 95       	ret

00002a04 <nrk_error_print>:
    *task_id = error_task;
    return 1;
}

int8_t nrk_error_print ()
{
    2a04:	0f 93       	push	r16
    2a06:	1f 93       	push	r17
    int8_t t=0,i=0;
    if (error_num == 0)
    2a08:	80 91 3c 04 	lds	r24, 0x043C
    2a0c:	88 23       	and	r24, r24
    2a0e:	19 f4       	brne	.+6      	; 0x2a16 <nrk_error_print+0x12>
    }

#endif  /*  */
    error_num = 0;
    return t;
}
    2a10:	1f 91       	pop	r17
    2a12:	0f 91       	pop	r16
    2a14:	08 95       	ret
    int8_t t=0,i=0;
    if (error_num == 0)
        return 0;

#ifdef NRK_HALT_ON_ERROR
    nrk_int_disable ();
    2a16:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
    nrk_watchdog_disable();
#endif
#endif

#ifndef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2a1a:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2a1e:	8b e7       	ldi	r24, 0x7B	; 123
    2a20:	93 e0       	ldi	r25, 0x03	; 3
    2a22:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <nrk_kprintf>
        printf ("%d", error_task);
    2a26:	00 d0       	rcall	.+0      	; 0x2a28 <nrk_error_print+0x24>
    2a28:	00 d0       	rcall	.+0      	; 0x2a2a <nrk_error_print+0x26>
    2a2a:	ed b7       	in	r30, 0x3d	; 61
    2a2c:	fe b7       	in	r31, 0x3e	; 62
    2a2e:	31 96       	adiw	r30, 0x01	; 1
    2a30:	83 e4       	ldi	r24, 0x43	; 67
    2a32:	91 e0       	ldi	r25, 0x01	; 1
    2a34:	ad b7       	in	r26, 0x3d	; 61
    2a36:	be b7       	in	r27, 0x3e	; 62
    2a38:	12 96       	adiw	r26, 0x02	; 2
    2a3a:	9c 93       	st	X, r25
    2a3c:	8e 93       	st	-X, r24
    2a3e:	11 97       	sbiw	r26, 0x01	; 1
    2a40:	80 91 8f 03 	lds	r24, 0x038F
    2a44:	82 83       	std	Z+2, r24	; 0x02
    2a46:	13 82       	std	Z+3, r1	; 0x03
    2a48:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
        nrk_kprintf (PSTR ("): "));
    2a4c:	0f 90       	pop	r0
    2a4e:	0f 90       	pop	r0
    2a50:	0f 90       	pop	r0
    2a52:	0f 90       	pop	r0
    2a54:	87 e7       	ldi	r24, 0x77	; 119
    2a56:	93 e0       	ldi	r25, 0x03	; 3
    2a58:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    2a5c:	80 91 3c 04 	lds	r24, 0x043C
    2a60:	88 31       	cpi	r24, 0x18	; 24
    2a62:	10 f0       	brcs	.+4      	; 0x2a68 <nrk_error_print+0x64>
            error_num = NRK_UNKOWN;
    2a64:	10 92 3c 04 	sts	0x043C, r1
        switch (error_num)
    2a68:	80 91 3c 04 	lds	r24, 0x043C
    2a6c:	90 e0       	ldi	r25, 0x00	; 0
    2a6e:	01 97       	sbiw	r24, 0x01	; 1
    2a70:	86 31       	cpi	r24, 0x16	; 22
    2a72:	91 05       	cpc	r25, r1
    2a74:	08 f0       	brcs	.+2      	; 0x2a78 <nrk_error_print+0x74>
    2a76:	4b c0       	rjmp	.+150    	; 0x2b0e <nrk_error_print+0x10a>
    2a78:	8a 5b       	subi	r24, 0xBA	; 186
    2a7a:	9f 4f       	sbci	r25, 0xFF	; 255
    2a7c:	fc 01       	movw	r30, r24
    2a7e:	ee 0f       	add	r30, r30
    2a80:	ff 1f       	adc	r31, r31
    2a82:	05 90       	lpm	r0, Z+
    2a84:	f4 91       	lpm	r31, Z+
    2a86:	e0 2d       	mov	r30, r0
    2a88:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2a8a:	8b e3       	ldi	r24, 0x3B	; 59
    2a8c:	93 e0       	ldi	r25, 0x03	; 3
    2a8e:	41 c0       	rjmp	.+130    	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2a90:	84 e1       	ldi	r24, 0x14	; 20
    2a92:	93 e0       	ldi	r25, 0x03	; 3
    2a94:	3e c0       	rjmp	.+124    	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2a96:	80 e0       	ldi	r24, 0x00	; 0
    2a98:	93 e0       	ldi	r25, 0x03	; 3
    2a9a:	3b c0       	rjmp	.+118    	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2a9c:	8a ee       	ldi	r24, 0xEA	; 234
    2a9e:	92 e0       	ldi	r25, 0x02	; 2
    2aa0:	38 c0       	rjmp	.+112    	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2aa2:	8f ec       	ldi	r24, 0xCF	; 207
    2aa4:	92 e0       	ldi	r25, 0x02	; 2
    2aa6:	35 c0       	rjmp	.+106    	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2aa8:	89 eb       	ldi	r24, 0xB9	; 185
    2aaa:	92 e0       	ldi	r25, 0x02	; 2
    2aac:	32 c0       	rjmp	.+100    	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2aae:	81 ea       	ldi	r24, 0xA1	; 161
    2ab0:	92 e0       	ldi	r25, 0x02	; 2
    2ab2:	2f c0       	rjmp	.+94     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2ab4:	8e e8       	ldi	r24, 0x8E	; 142
    2ab6:	92 e0       	ldi	r25, 0x02	; 2
    2ab8:	2c c0       	rjmp	.+88     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2aba:	8b e7       	ldi	r24, 0x7B	; 123
    2abc:	92 e0       	ldi	r25, 0x02	; 2
    2abe:	29 c0       	rjmp	.+82     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2ac0:	8d e5       	ldi	r24, 0x5D	; 93
    2ac2:	92 e0       	ldi	r25, 0x02	; 2
    2ac4:	26 c0       	rjmp	.+76     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2ac6:	88 e3       	ldi	r24, 0x38	; 56
    2ac8:	92 e0       	ldi	r25, 0x02	; 2
    2aca:	23 c0       	rjmp	.+70     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2acc:	8c e2       	ldi	r24, 0x2C	; 44
    2ace:	92 e0       	ldi	r25, 0x02	; 2
    2ad0:	20 c0       	rjmp	.+64     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2ad2:	81 e1       	ldi	r24, 0x11	; 17
    2ad4:	92 e0       	ldi	r25, 0x02	; 2
    2ad6:	1d c0       	rjmp	.+58     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2ad8:	82 e0       	ldi	r24, 0x02	; 2
    2ada:	92 e0       	ldi	r25, 0x02	; 2
    2adc:	1a c0       	rjmp	.+52     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2ade:	8e ee       	ldi	r24, 0xEE	; 238
    2ae0:	91 e0       	ldi	r25, 0x01	; 1
    2ae2:	17 c0       	rjmp	.+46     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2ae4:	8d ed       	ldi	r24, 0xDD	; 221
    2ae6:	91 e0       	ldi	r25, 0x01	; 1
    2ae8:	14 c0       	rjmp	.+40     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2aea:	89 ec       	ldi	r24, 0xC9	; 201
    2aec:	91 e0       	ldi	r25, 0x01	; 1
    2aee:	11 c0       	rjmp	.+34     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2af0:	89 ea       	ldi	r24, 0xA9	; 169
    2af2:	91 e0       	ldi	r25, 0x01	; 1
    2af4:	0e c0       	rjmp	.+28     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    2af6:	81 e9       	ldi	r24, 0x91	; 145
    2af8:	91 e0       	ldi	r25, 0x01	; 1
    2afa:	0b c0       	rjmp	.+22     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2afc:	86 e7       	ldi	r24, 0x76	; 118
    2afe:	91 e0       	ldi	r25, 0x01	; 1
    2b00:	08 c0       	rjmp	.+16     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2b02:	85 e6       	ldi	r24, 0x65	; 101
    2b04:	91 e0       	ldi	r25, 0x01	; 1
    2b06:	05 c0       	rjmp	.+10     	; 0x2b12 <nrk_error_print+0x10e>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2b08:	86 e5       	ldi	r24, 0x56	; 86
    2b0a:	91 e0       	ldi	r25, 0x01	; 1
    2b0c:	02 c0       	rjmp	.+4      	; 0x2b12 <nrk_error_print+0x10e>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2b0e:	8f e4       	ldi	r24, 0x4F	; 79
    2b10:	91 e0       	ldi	r25, 0x01	; 1
    2b12:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <nrk_kprintf>
        }
        putchar ('\r');
    2b16:	60 91 f6 05 	lds	r22, 0x05F6
    2b1a:	70 91 f7 05 	lds	r23, 0x05F7
    2b1e:	8d e0       	ldi	r24, 0x0D	; 13
    2b20:	90 e0       	ldi	r25, 0x00	; 0
    2b22:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
        putchar ('\n');
    2b26:	60 91 f6 05 	lds	r22, 0x05F6
    2b2a:	70 91 f7 05 	lds	r23, 0x05F7
    2b2e:	8a e0       	ldi	r24, 0x0A	; 10
    2b30:	90 e0       	ldi	r25, 0x00	; 0
    2b32:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    2b36:	10 e0       	ldi	r17, 0x00	; 0
    2b38:	1f c0       	rjmp	.+62     	; 0x2b78 <nrk_error_print+0x174>
        {
            nrk_led_set (2);
    2b3a:	82 e0       	ldi	r24, 0x02	; 2
    2b3c:	90 e0       	ldi	r25, 0x00	; 0
    2b3e:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <nrk_led_set>
            nrk_led_clr (3);
    2b42:	83 e0       	ldi	r24, 0x03	; 3
    2b44:	90 e0       	ldi	r25, 0x00	; 0
    2b46:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
    2b4a:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2b4c:	88 ee       	ldi	r24, 0xE8	; 232
    2b4e:	93 e0       	ldi	r25, 0x03	; 3
    2b50:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
    2b54:	01 50       	subi	r16, 0x01	; 1
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2b56:	d1 f7       	brne	.-12     	; 0x2b4c <nrk_error_print+0x148>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2b58:	83 e0       	ldi	r24, 0x03	; 3
    2b5a:	90 e0       	ldi	r25, 0x00	; 0
    2b5c:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <nrk_led_set>
            nrk_led_clr (2);
    2b60:	82 e0       	ldi	r24, 0x02	; 2
    2b62:	90 e0       	ldi	r25, 0x00	; 0
    2b64:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
    2b68:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2b6a:	88 ee       	ldi	r24, 0xE8	; 232
    2b6c:	93 e0       	ldi	r25, 0x03	; 3
    2b6e:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
    2b72:	01 50       	subi	r16, 0x01	; 1
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2b74:	d1 f7       	brne	.-12     	; 0x2b6a <nrk_error_print+0x166>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    2b76:	1f 5f       	subi	r17, 0xFF	; 255
    2b78:	14 31       	cpi	r17, 0x14	; 20
    2b7a:	fc f2       	brlt	.-66     	; 0x2b3a <nrk_error_print+0x136>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    2b7c:	83 e0       	ldi	r24, 0x03	; 3
    2b7e:	90 e0       	ldi	r25, 0x00	; 0
    2b80:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
        nrk_led_clr (2);
    2b84:	82 e0       	ldi	r24, 0x02	; 2
    2b86:	90 e0       	ldi	r25, 0x00	; 0
    2b88:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
        blink_morse_code_error( error_task );
    2b8c:	80 91 8f 03 	lds	r24, 0x038F
    2b90:	0e 94 50 14 	call	0x28a0	; 0x28a0 <blink_morse_code_error>
        pause();
    2b94:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
        nrk_led_set(2);
    2b98:	82 e0       	ldi	r24, 0x02	; 2
    2b9a:	90 e0       	ldi	r25, 0x00	; 0
    2b9c:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <nrk_led_set>
        pause();
    2ba0:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
        nrk_led_clr(2);
    2ba4:	82 e0       	ldi	r24, 0x02	; 2
    2ba6:	90 e0       	ldi	r25, 0x00	; 0
    2ba8:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
        pause();
    2bac:	0e 94 1d 14 	call	0x283a	; 0x283a <pause>
        blink_morse_code_error( error_num);
    2bb0:	80 91 3c 04 	lds	r24, 0x043C
    2bb4:	0e 94 50 14 	call	0x28a0	; 0x28a0 <blink_morse_code_error>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    2bb8:	10 e0       	ldi	r17, 0x00	; 0
    2bba:	bf cf       	rjmp	.-130    	; 0x2b3a <nrk_error_print+0x136>

00002bbc <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    2bbc:	ef 92       	push	r14
    2bbe:	ff 92       	push	r15
    2bc0:	0f 93       	push	r16
    2bc2:	1f 93       	push	r17
    2bc4:	18 2f       	mov	r17, r24
    2bc6:	e6 2e       	mov	r14, r22
    error_num = n;
    2bc8:	80 93 3c 04 	sts	0x043C, r24
    error_task = task;
    2bcc:	60 93 8f 03 	sts	0x038F, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2bd0:	0e 94 02 15 	call	0x2a04	; 0x2a04 <nrk_error_print>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2bd4:	00 e0       	ldi	r16, 0x00	; 0
    2bd6:	21 c0       	rjmp	.+66     	; 0x2c1a <nrk_kernel_error_add+0x5e>
        {
            nrk_led_set (2);
    2bd8:	82 e0       	ldi	r24, 0x02	; 2
    2bda:	90 e0       	ldi	r25, 0x00	; 0
    2bdc:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <nrk_led_set>
            nrk_led_clr (3);
    2be0:	83 e0       	ldi	r24, 0x03	; 3
    2be2:	90 e0       	ldi	r25, 0x00	; 0
    2be4:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
    2be8:	94 e6       	ldi	r25, 0x64	; 100
    2bea:	f9 2e       	mov	r15, r25
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2bec:	88 ee       	ldi	r24, 0xE8	; 232
    2bee:	93 e0       	ldi	r25, 0x03	; 3
    2bf0:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
    2bf4:	fa 94       	dec	r15
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2bf6:	d1 f7       	brne	.-12     	; 0x2bec <nrk_kernel_error_add+0x30>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2bf8:	83 e0       	ldi	r24, 0x03	; 3
    2bfa:	90 e0       	ldi	r25, 0x00	; 0
    2bfc:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <nrk_led_set>
            nrk_led_clr (2);
    2c00:	82 e0       	ldi	r24, 0x02	; 2
    2c02:	90 e0       	ldi	r25, 0x00	; 0
    2c04:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
    2c08:	84 e6       	ldi	r24, 0x64	; 100
    2c0a:	f8 2e       	mov	r15, r24
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2c0c:	88 ee       	ldi	r24, 0xE8	; 232
    2c0e:	93 e0       	ldi	r25, 0x03	; 3
    2c10:	0e 94 a9 23 	call	0x4752	; 0x4752 <nrk_spin_wait_us>
    2c14:	fa 94       	dec	r15
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2c16:	d1 f7       	brne	.-12     	; 0x2c0c <nrk_kernel_error_add+0x50>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2c18:	0f 5f       	subi	r16, 0xFF	; 255
    2c1a:	04 31       	cpi	r16, 0x14	; 20
    2c1c:	e8 f2       	brcs	.-70     	; 0x2bd8 <nrk_kernel_error_add+0x1c>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    2c1e:	83 e0       	ldi	r24, 0x03	; 3
    2c20:	90 e0       	ldi	r25, 0x00	; 0
    2c22:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
        nrk_led_clr (2);
    2c26:	82 e0       	ldi	r24, 0x02	; 2
    2c28:	90 e0       	ldi	r25, 0x00	; 0
    2c2a:	0e 94 bd 10 	call	0x217a	; 0x217a <nrk_led_clr>
        blink_morse_code_error( task );
    2c2e:	8e 2d       	mov	r24, r14
    2c30:	0e 94 50 14 	call	0x28a0	; 0x28a0 <blink_morse_code_error>
        blink_morse_code_error( n );
    2c34:	81 2f       	mov	r24, r17
    2c36:	0e 94 50 14 	call	0x28a0	; 0x28a0 <blink_morse_code_error>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2c3a:	00 e0       	ldi	r16, 0x00	; 0
    2c3c:	cd cf       	rjmp	.-102    	; 0x2bd8 <nrk_kernel_error_add+0x1c>

00002c3e <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    2c3e:	80 93 3c 04 	sts	0x043C, r24
    error_task = nrk_cur_task_TCB->task_ID;
    2c42:	e0 91 c5 05 	lds	r30, 0x05C5
    2c46:	f0 91 c6 05 	lds	r31, 0x05C6
    2c4a:	80 85       	ldd	r24, Z+8	; 0x08
    2c4c:	80 93 8f 03 	sts	0x038F, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2c50:	0e 94 02 15 	call	0x2a04	; 0x2a04 <nrk_error_print>
#endif  /*  */
}
    2c54:	08 95       	ret

00002c56 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    2c56:	6f 92       	push	r6
    2c58:	7f 92       	push	r7
    2c5a:	8f 92       	push	r8
    2c5c:	9f 92       	push	r9
    2c5e:	af 92       	push	r10
    2c60:	bf 92       	push	r11
    2c62:	cf 92       	push	r12
    2c64:	df 92       	push	r13
    2c66:	ef 92       	push	r14
    2c68:	ff 92       	push	r15
    2c6a:	0f 93       	push	r16
    2c6c:	1f 93       	push	r17
    2c6e:	cf 93       	push	r28
    2c70:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    2c72:	87 e8       	ldi	r24, 0x87	; 135
    2c74:	93 e0       	ldi	r25, 0x03	; 3
    2c76:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    2c7a:	00 d0       	rcall	.+0      	; 0x2c7c <dump_stack_info+0x26>
    2c7c:	00 d0       	rcall	.+0      	; 0x2c7e <dump_stack_info+0x28>
    2c7e:	86 e4       	ldi	r24, 0x46	; 70
    2c80:	91 e0       	ldi	r25, 0x01	; 1
    2c82:	ad b7       	in	r26, 0x3d	; 61
    2c84:	be b7       	in	r27, 0x3e	; 62
    2c86:	12 96       	adiw	r26, 0x02	; 2
    2c88:	9c 93       	st	X, r25
    2c8a:	8e 93       	st	-X, r24
    2c8c:	11 97       	sbiw	r26, 0x01	; 1
    2c8e:	e0 91 c5 05 	lds	r30, 0x05C5
    2c92:	f0 91 c6 05 	lds	r31, 0x05C6
    2c96:	80 85       	ldd	r24, Z+8	; 0x08
    2c98:	99 27       	eor	r25, r25
    2c9a:	87 fd       	sbrc	r24, 7
    2c9c:	90 95       	com	r25
    2c9e:	14 96       	adiw	r26, 0x04	; 4
    2ca0:	9c 93       	st	X, r25
    2ca2:	8e 93       	st	-X, r24
    2ca4:	13 97       	sbiw	r26, 0x03	; 3
    2ca6:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    2caa:	e0 91 c5 05 	lds	r30, 0x05C5
    2cae:	f0 91 c6 05 	lds	r31, 0x05C6
    2cb2:	c2 81       	ldd	r28, Z+2	; 0x02
    2cb4:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    2cb6:	8f e4       	ldi	r24, 0x4F	; 79
    2cb8:	91 e0       	ldi	r25, 0x01	; 1
    2cba:	ed b7       	in	r30, 0x3d	; 61
    2cbc:	fe b7       	in	r31, 0x3e	; 62
    2cbe:	92 83       	std	Z+2, r25	; 0x02
    2cc0:	81 83       	std	Z+1, r24	; 0x01
    2cc2:	d4 83       	std	Z+4, r29	; 0x04
    2cc4:	c3 83       	std	Z+3, r28	; 0x03
    2cc6:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
    printf( "canary = %x ",*stkc );
    2cca:	ed b7       	in	r30, 0x3d	; 61
    2ccc:	fe b7       	in	r31, 0x3e	; 62
    2cce:	31 96       	adiw	r30, 0x01	; 1
    2cd0:	6c e5       	ldi	r22, 0x5C	; 92
    2cd2:	e6 2e       	mov	r14, r22
    2cd4:	61 e0       	ldi	r22, 0x01	; 1
    2cd6:	f6 2e       	mov	r15, r22
    2cd8:	ad b7       	in	r26, 0x3d	; 61
    2cda:	be b7       	in	r27, 0x3e	; 62
    2cdc:	12 96       	adiw	r26, 0x02	; 2
    2cde:	fc 92       	st	X, r15
    2ce0:	ee 92       	st	-X, r14
    2ce2:	11 97       	sbiw	r26, 0x01	; 1
    2ce4:	88 81       	ld	r24, Y
    2ce6:	82 83       	std	Z+2, r24	; 0x02
    2ce8:	13 82       	std	Z+3, r1	; 0x03
    2cea:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2cee:	59 e6       	ldi	r21, 0x69	; 105
    2cf0:	c5 2e       	mov	r12, r21
    2cf2:	51 e0       	ldi	r21, 0x01	; 1
    2cf4:	d5 2e       	mov	r13, r21
    2cf6:	ed b7       	in	r30, 0x3d	; 61
    2cf8:	fe b7       	in	r31, 0x3e	; 62
    2cfa:	d2 82       	std	Z+2, r13	; 0x02
    2cfc:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    2cfe:	e0 91 c5 05 	lds	r30, 0x05C5
    2d02:	f0 91 c6 05 	lds	r31, 0x05C6
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2d06:	80 81       	ld	r24, Z
    2d08:	91 81       	ldd	r25, Z+1	; 0x01
    2d0a:	ad b7       	in	r26, 0x3d	; 61
    2d0c:	be b7       	in	r27, 0x3e	; 62
    2d0e:	14 96       	adiw	r26, 0x04	; 4
    2d10:	9c 93       	st	X, r25
    2d12:	8e 93       	st	-X, r24
    2d14:	13 97       	sbiw	r26, 0x03	; 3
    2d16:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    2d1a:	43 e7       	ldi	r20, 0x73	; 115
    2d1c:	a4 2e       	mov	r10, r20
    2d1e:	41 e0       	ldi	r20, 0x01	; 1
    2d20:	b4 2e       	mov	r11, r20
    2d22:	ed b7       	in	r30, 0x3d	; 61
    2d24:	fe b7       	in	r31, 0x3e	; 62
    2d26:	b2 82       	std	Z+2, r11	; 0x02
    2d28:	a1 82       	std	Z+1, r10	; 0x01
    2d2a:	80 91 c5 05 	lds	r24, 0x05C5
    2d2e:	90 91 c6 05 	lds	r25, 0x05C6
    2d32:	94 83       	std	Z+4, r25	; 0x04
    2d34:	83 83       	std	Z+3, r24	; 0x03
    2d36:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
    2d3a:	0d ef       	ldi	r16, 0xFD	; 253
    2d3c:	14 e0       	ldi	r17, 0x04	; 4
    2d3e:	0f 90       	pop	r0
    2d40:	0f 90       	pop	r0
    2d42:	0f 90       	pop	r0
    2d44:	0f 90       	pop	r0
    2d46:	c0 e0       	ldi	r28, 0x00	; 0
    2d48:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2d4a:	33 e8       	ldi	r19, 0x83	; 131
    2d4c:	63 2e       	mov	r6, r19
    2d4e:	31 e0       	ldi	r19, 0x01	; 1
    2d50:	73 2e       	mov	r7, r19
        printf( "canary = %x ",*stkc );
    2d52:	47 01       	movw	r8, r14
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2d54:	c6 01       	movw	r24, r12
    2d56:	dc 2c       	mov	r13, r12
    2d58:	c9 2e       	mov	r12, r25
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2d5a:	c5 01       	movw	r24, r10
    2d5c:	ba 2c       	mov	r11, r10
    2d5e:	a9 2e       	mov	r10, r25
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    2d60:	d8 01       	movw	r26, r16
    2d62:	12 96       	adiw	r26, 0x02	; 2
    2d64:	ed 90       	ld	r14, X+
    2d66:	fc 90       	ld	r15, X
    2d68:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2d6a:	00 d0       	rcall	.+0      	; 0x2d6c <dump_stack_info+0x116>
    2d6c:	00 d0       	rcall	.+0      	; 0x2d6e <dump_stack_info+0x118>
    2d6e:	00 d0       	rcall	.+0      	; 0x2d70 <dump_stack_info+0x11a>
    2d70:	ed b7       	in	r30, 0x3d	; 61
    2d72:	fe b7       	in	r31, 0x3e	; 62
    2d74:	31 96       	adiw	r30, 0x01	; 1
    2d76:	ad b7       	in	r26, 0x3d	; 61
    2d78:	be b7       	in	r27, 0x3e	; 62
    2d7a:	12 96       	adiw	r26, 0x02	; 2
    2d7c:	7c 92       	st	X, r7
    2d7e:	6e 92       	st	-X, r6
    2d80:	11 97       	sbiw	r26, 0x01	; 1
    2d82:	d3 83       	std	Z+3, r29	; 0x03
    2d84:	c2 83       	std	Z+2, r28	; 0x02
    2d86:	f5 82       	std	Z+5, r15	; 0x05
    2d88:	e4 82       	std	Z+4, r14	; 0x04
    2d8a:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
        printf( "canary = %x ",*stkc );
    2d8e:	0f 90       	pop	r0
    2d90:	0f 90       	pop	r0
    2d92:	ed b7       	in	r30, 0x3d	; 61
    2d94:	fe b7       	in	r31, 0x3e	; 62
    2d96:	31 96       	adiw	r30, 0x01	; 1
    2d98:	ad b7       	in	r26, 0x3d	; 61
    2d9a:	be b7       	in	r27, 0x3e	; 62
    2d9c:	11 96       	adiw	r26, 0x01	; 1
    2d9e:	8c 92       	st	X, r8
    2da0:	11 97       	sbiw	r26, 0x01	; 1
    2da2:	12 96       	adiw	r26, 0x02	; 2
    2da4:	9c 92       	st	X, r9
    2da6:	d7 01       	movw	r26, r14
    2da8:	8c 91       	ld	r24, X
    2daa:	82 83       	std	Z+2, r24	; 0x02
    2dac:	13 82       	std	Z+3, r1	; 0x03
    2dae:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2db2:	ed b7       	in	r30, 0x3d	; 61
    2db4:	fe b7       	in	r31, 0x3e	; 62
    2db6:	d1 82       	std	Z+1, r13	; 0x01
    2db8:	c2 82       	std	Z+2, r12	; 0x02
    2dba:	d8 01       	movw	r26, r16
    2dbc:	8d 91       	ld	r24, X+
    2dbe:	9c 91       	ld	r25, X
    2dc0:	94 83       	std	Z+4, r25	; 0x04
    2dc2:	83 83       	std	Z+3, r24	; 0x03
    2dc4:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2dc8:	ed b7       	in	r30, 0x3d	; 61
    2dca:	fe b7       	in	r31, 0x3e	; 62
    2dcc:	b1 82       	std	Z+1, r11	; 0x01
    2dce:	a2 82       	std	Z+2, r10	; 0x02
    2dd0:	ce 01       	movw	r24, r28
    2dd2:	25 e0       	ldi	r18, 0x05	; 5
    2dd4:	88 0f       	add	r24, r24
    2dd6:	99 1f       	adc	r25, r25
    2dd8:	2a 95       	dec	r18
    2dda:	e1 f7       	brne	.-8      	; 0x2dd4 <dump_stack_info+0x17e>
    2ddc:	8c 0f       	add	r24, r28
    2dde:	9d 1f       	adc	r25, r29
    2de0:	83 50       	subi	r24, 0x03	; 3
    2de2:	9b 4f       	sbci	r25, 0xFB	; 251
    2de4:	94 83       	std	Z+4, r25	; 0x04
    2de6:	83 83       	std	Z+3, r24	; 0x03
    2de8:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
    2dec:	21 96       	adiw	r28, 0x01	; 1
    2dee:	0f 5d       	subi	r16, 0xDF	; 223
    2df0:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2df2:	0f 90       	pop	r0
    2df4:	0f 90       	pop	r0
    2df6:	0f 90       	pop	r0
    2df8:	0f 90       	pop	r0
    2dfa:	c5 30       	cpi	r28, 0x05	; 5
    2dfc:	d1 05       	cpc	r29, r1
    2dfe:	09 f0       	breq	.+2      	; 0x2e02 <dump_stack_info+0x1ac>
    2e00:	af cf       	rjmp	.-162    	; 0x2d60 <dump_stack_info+0x10a>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    2e02:	df 91       	pop	r29
    2e04:	cf 91       	pop	r28
    2e06:	1f 91       	pop	r17
    2e08:	0f 91       	pop	r16
    2e0a:	ff 90       	pop	r15
    2e0c:	ef 90       	pop	r14
    2e0e:	df 90       	pop	r13
    2e10:	cf 90       	pop	r12
    2e12:	bf 90       	pop	r11
    2e14:	af 90       	pop	r10
    2e16:	9f 90       	pop	r9
    2e18:	8f 90       	pop	r8
    2e1a:	7f 90       	pop	r7
    2e1c:	6f 90       	pop	r6
    2e1e:	08 95       	ret

00002e20 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    2e20:	cf 93       	push	r28
    2e22:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    2e24:	e0 91 c5 05 	lds	r30, 0x05C5
    2e28:	f0 91 c6 05 	lds	r31, 0x05C6
    2e2c:	c2 81       	ldd	r28, Z+2	; 0x02
    2e2e:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2e30:	88 81       	ld	r24, Y
    2e32:	85 35       	cpi	r24, 0x55	; 85
    2e34:	39 f0       	breq	.+14     	; 0x2e44 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2e36:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    2e3a:	81 e0       	ldi	r24, 0x01	; 1
    2e3c:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    2e40:	85 e5       	ldi	r24, 0x55	; 85
    2e42:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    2e44:	e0 91 c5 05 	lds	r30, 0x05C5
    2e48:	f0 91 c6 05 	lds	r31, 0x05C6
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2e4c:	80 81       	ld	r24, Z
    2e4e:	91 81       	ldd	r25, Z+1	; 0x01
    2e50:	21 e1       	ldi	r18, 0x11	; 17
    2e52:	80 30       	cpi	r24, 0x00	; 0
    2e54:	92 07       	cpc	r25, r18
    2e56:	28 f0       	brcs	.+10     	; 0x2e62 <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2e58:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2e5c:	82 e1       	ldi	r24, 0x12	; 18
    2e5e:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <nrk_error_add>




#endif
}
    2e62:	df 91       	pop	r29
    2e64:	cf 91       	pop	r28
    2e66:	08 95       	ret

00002e68 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    2e68:	99 27       	eor	r25, r25
    2e6a:	87 fd       	sbrc	r24, 7
    2e6c:	90 95       	com	r25
    2e6e:	fc 01       	movw	r30, r24
    2e70:	75 e0       	ldi	r23, 0x05	; 5
    2e72:	ee 0f       	add	r30, r30
    2e74:	ff 1f       	adc	r31, r31
    2e76:	7a 95       	dec	r23
    2e78:	e1 f7       	brne	.-8      	; 0x2e72 <nrk_stack_check_pid+0xa>
    2e7a:	e8 0f       	add	r30, r24
    2e7c:	f9 1f       	adc	r31, r25
    2e7e:	e3 50       	subi	r30, 0x03	; 3
    2e80:	fb 4f       	sbci	r31, 0xFB	; 251
    2e82:	a2 81       	ldd	r26, Z+2	; 0x02
    2e84:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2e86:	8c 91       	ld	r24, X
    2e88:	85 35       	cpi	r24, 0x55	; 85
    2e8a:	19 f0       	breq	.+6      	; 0x2e92 <nrk_stack_check_pid+0x2a>
    {
        *stkc=STK_CANARY_VAL;
    2e8c:	85 e5       	ldi	r24, 0x55	; 85
    2e8e:	8c 93       	st	X, r24
    2e90:	09 c0       	rjmp	.+18     	; 0x2ea4 <nrk_stack_check_pid+0x3c>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2e92:	80 81       	ld	r24, Z
    2e94:	91 81       	ldd	r25, Z+1	; 0x01
    2e96:	21 e1       	ldi	r18, 0x11	; 17
    2e98:	80 30       	cpi	r24, 0x00	; 0
    2e9a:	92 07       	cpc	r25, r18
    2e9c:	28 f0       	brcs	.+10     	; 0x2ea8 <nrk_stack_check_pid+0x40>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2e9e:	82 e1       	ldi	r24, 0x12	; 18
    2ea0:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <nrk_error_add>
        return NRK_ERROR;
    2ea4:	8f ef       	ldi	r24, 0xFF	; 255
    2ea6:	08 95       	ret
    }
#endif
    return NRK_OK;
    2ea8:	81 e0       	ldi	r24, 0x01	; 1
}
    2eaa:	08 95       	ret

00002eac <nrk_signal_create>:
int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    {                         
	if( !(_nrk_signal_list & SIG(i)))
    2eac:	60 91 b4 03 	lds	r22, 0x03B4
    2eb0:	70 91 b5 03 	lds	r23, 0x03B5
    2eb4:	80 91 b6 03 	lds	r24, 0x03B6
    2eb8:	90 91 b7 03 	lds	r25, 0x03B7
    2ebc:	e0 e0       	ldi	r30, 0x00	; 0
    2ebe:	f0 e0       	ldi	r31, 0x00	; 0
    2ec0:	9b 01       	movw	r18, r22
    2ec2:	ac 01       	movw	r20, r24
    2ec4:	0e 2e       	mov	r0, r30
    2ec6:	04 c0       	rjmp	.+8      	; 0x2ed0 <nrk_signal_create+0x24>
    2ec8:	56 95       	lsr	r21
    2eca:	47 95       	ror	r20
    2ecc:	37 95       	ror	r19
    2ece:	27 95       	ror	r18
    2ed0:	0a 94       	dec	r0
    2ed2:	d2 f7       	brpl	.-12     	; 0x2ec8 <nrk_signal_create+0x1c>
    2ed4:	20 fd       	sbrc	r18, 0
    2ed6:	1a c0       	rjmp	.+52     	; 0x2f0c <nrk_signal_create+0x60>
	{    
	    _nrk_signal_list|=SIG(i);
    2ed8:	21 e0       	ldi	r18, 0x01	; 1
    2eda:	30 e0       	ldi	r19, 0x00	; 0
    2edc:	40 e0       	ldi	r20, 0x00	; 0
    2ede:	50 e0       	ldi	r21, 0x00	; 0
    2ee0:	0e 2e       	mov	r0, r30
    2ee2:	04 c0       	rjmp	.+8      	; 0x2eec <nrk_signal_create+0x40>
    2ee4:	22 0f       	add	r18, r18
    2ee6:	33 1f       	adc	r19, r19
    2ee8:	44 1f       	adc	r20, r20
    2eea:	55 1f       	adc	r21, r21
    2eec:	0a 94       	dec	r0
    2eee:	d2 f7       	brpl	.-12     	; 0x2ee4 <nrk_signal_create+0x38>
    2ef0:	26 2b       	or	r18, r22
    2ef2:	37 2b       	or	r19, r23
    2ef4:	48 2b       	or	r20, r24
    2ef6:	59 2b       	or	r21, r25
    2ef8:	20 93 b4 03 	sts	0x03B4, r18
    2efc:	30 93 b5 03 	sts	0x03B5, r19
    2f00:	40 93 b6 03 	sts	0x03B6, r20
    2f04:	50 93 b7 03 	sts	0x03B7, r21
	    return i;
    2f08:	8e 2f       	mov	r24, r30
    2f0a:	08 95       	ret
    2f0c:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    2f0e:	e0 32       	cpi	r30, 0x20	; 32
    2f10:	f1 05       	cpc	r31, r1
    2f12:	b1 f6       	brne	.-84     	; 0x2ec0 <nrk_signal_create+0x14>
	{    
	    _nrk_signal_list|=SIG(i);
	    return i;
	}
    }
    return NRK_ERROR;
    2f14:	8f ef       	ldi	r24, 0xFF	; 255


}
    2f16:	08 95       	ret

00002f18 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
    return nrk_cur_task_TCB->registered_signal_mask;
    2f18:	e0 91 c5 05 	lds	r30, 0x05C5
    2f1c:	f0 91 c6 05 	lds	r31, 0x05C6


}

uint32_t nrk_signal_get_registered_mask()
{
    2f20:	65 85       	ldd	r22, Z+13	; 0x0d
    2f22:	76 85       	ldd	r23, Z+14	; 0x0e
    return nrk_cur_task_TCB->registered_signal_mask;
}
    2f24:	87 85       	ldd	r24, Z+15	; 0x0f
    2f26:	90 89       	ldd	r25, Z+16	; 0x10
    2f28:	08 95       	ret

00002f2a <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    2f2a:	df 92       	push	r13
    2f2c:	ef 92       	push	r14
    2f2e:	ff 92       	push	r15
    2f30:	0f 93       	push	r16
    2f32:	1f 93       	push	r17
    2f34:	d8 2e       	mov	r13, r24
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    2f36:	81 e0       	ldi	r24, 0x01	; 1
    2f38:	e8 2e       	mov	r14, r24
    2f3a:	f1 2c       	mov	r15, r1
    2f3c:	01 2d       	mov	r16, r1
    2f3e:	11 2d       	mov	r17, r1
    2f40:	0d 2c       	mov	r0, r13
    2f42:	04 c0       	rjmp	.+8      	; 0x2f4c <nrk_signal_delete+0x22>
    2f44:	ee 0c       	add	r14, r14
    2f46:	ff 1c       	adc	r15, r15
    2f48:	00 1f       	adc	r16, r16
    2f4a:	11 1f       	adc	r17, r17
    2f4c:	0a 94       	dec	r0
    2f4e:	d2 f7       	brpl	.-12     	; 0x2f44 <nrk_signal_delete+0x1a>

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    2f50:	80 91 b4 03 	lds	r24, 0x03B4
    2f54:	90 91 b5 03 	lds	r25, 0x03B5
    2f58:	a0 91 b6 03 	lds	r26, 0x03B6
    2f5c:	b0 91 b7 03 	lds	r27, 0x03B7
    2f60:	8e 21       	and	r24, r14
    2f62:	9f 21       	and	r25, r15
    2f64:	a0 23       	and	r26, r16
    2f66:	b1 23       	and	r27, r17
    2f68:	00 97       	sbiw	r24, 0x00	; 0
    2f6a:	a1 05       	cpc	r26, r1
    2f6c:	b1 05       	cpc	r27, r1
    2f6e:	09 f4       	brne	.+2      	; 0x2f72 <nrk_signal_delete+0x48>
    2f70:	5d c0       	rjmp	.+186    	; 0x302c <nrk_signal_delete+0x102>

    nrk_int_disable();
    2f72:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
    2f76:	e4 e0       	ldi	r30, 0x04	; 4
    2f78:	f5 e0       	ldi	r31, 0x05	; 5
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2f7a:	a8 01       	movw	r20, r16
    2f7c:	97 01       	movw	r18, r14
    2f7e:	20 95       	com	r18
    2f80:	30 95       	com	r19
    2f82:	40 95       	com	r20
    2f84:	50 95       	com	r21
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2f86:	63 e0       	ldi	r22, 0x03	; 3

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    2f88:	81 81       	ldd	r24, Z+1	; 0x01
    2f8a:	8f 3f       	cpi	r24, 0xFF	; 255
    2f8c:	39 f1       	breq	.+78     	; 0x2fdc <nrk_signal_delete+0xb2>
	// Check for tasks waiting on the signal
	// If there is a task that is waiting on just this signal
	// then we need to change it to the normal SUSPEND state
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    2f8e:	86 81       	ldd	r24, Z+6	; 0x06
    2f90:	97 81       	ldd	r25, Z+7	; 0x07
    2f92:	a0 85       	ldd	r26, Z+8	; 0x08
    2f94:	b1 85       	ldd	r27, Z+9	; 0x09
    2f96:	8e 15       	cp	r24, r14
    2f98:	9f 05       	cpc	r25, r15
    2f9a:	a0 07       	cpc	r26, r16
    2f9c:	b1 07       	cpc	r27, r17
    2f9e:	31 f4       	brne	.+12     	; 0x2fac <nrk_signal_delete+0x82>
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
    2fa0:	12 86       	std	Z+10, r1	; 0x0a
    2fa2:	13 86       	std	Z+11, r1	; 0x0b
    2fa4:	14 86       	std	Z+12, r1	; 0x0c
    2fa6:	15 86       	std	Z+13, r1	; 0x0d
	    nrk_task_TCB[task_ID].event_suspend=0;
    2fa8:	10 82       	st	Z, r1
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2faa:	62 83       	std	Z+2, r22	; 0x02
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2fac:	86 81       	ldd	r24, Z+6	; 0x06
    2fae:	97 81       	ldd	r25, Z+7	; 0x07
    2fb0:	a0 85       	ldd	r26, Z+8	; 0x08
    2fb2:	b1 85       	ldd	r27, Z+9	; 0x09
    2fb4:	82 23       	and	r24, r18
    2fb6:	93 23       	and	r25, r19
    2fb8:	a4 23       	and	r26, r20
    2fba:	b5 23       	and	r27, r21
    2fbc:	86 83       	std	Z+6, r24	; 0x06
    2fbe:	97 83       	std	Z+7, r25	; 0x07
    2fc0:	a0 87       	std	Z+8, r26	; 0x08
    2fc2:	b1 87       	std	Z+9, r27	; 0x09
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2fc4:	82 85       	ldd	r24, Z+10	; 0x0a
    2fc6:	93 85       	ldd	r25, Z+11	; 0x0b
    2fc8:	a4 85       	ldd	r26, Z+12	; 0x0c
    2fca:	b5 85       	ldd	r27, Z+13	; 0x0d
    2fcc:	82 23       	and	r24, r18
    2fce:	93 23       	and	r25, r19
    2fd0:	a4 23       	and	r26, r20
    2fd2:	b5 23       	and	r27, r21
    2fd4:	82 87       	std	Z+10, r24	; 0x0a
    2fd6:	93 87       	std	Z+11, r25	; 0x0b
    2fd8:	a4 87       	std	Z+12, r26	; 0x0c
    2fda:	b5 87       	std	Z+13, r27	; 0x0d
    2fdc:	b1 96       	adiw	r30, 0x21	; 33
    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    2fde:	85 e0       	ldi	r24, 0x05	; 5
    2fe0:	e9 3a       	cpi	r30, 0xA9	; 169
    2fe2:	f8 07       	cpc	r31, r24
    2fe4:	89 f6       	brne	.-94     	; 0x2f88 <nrk_signal_delete+0x5e>
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

    }

    _nrk_signal_list&=~SIG(sig_id);
    2fe6:	2e ef       	ldi	r18, 0xFE	; 254
    2fe8:	3f ef       	ldi	r19, 0xFF	; 255
    2fea:	4f ef       	ldi	r20, 0xFF	; 255
    2fec:	5f ef       	ldi	r21, 0xFF	; 255
    2fee:	04 c0       	rjmp	.+8      	; 0x2ff8 <nrk_signal_delete+0xce>
    2ff0:	22 0f       	add	r18, r18
    2ff2:	33 1f       	adc	r19, r19
    2ff4:	44 1f       	adc	r20, r20
    2ff6:	55 1f       	adc	r21, r21
    2ff8:	da 94       	dec	r13
    2ffa:	d2 f7       	brpl	.-12     	; 0x2ff0 <nrk_signal_delete+0xc6>
    2ffc:	80 91 b4 03 	lds	r24, 0x03B4
    3000:	90 91 b5 03 	lds	r25, 0x03B5
    3004:	a0 91 b6 03 	lds	r26, 0x03B6
    3008:	b0 91 b7 03 	lds	r27, 0x03B7
    300c:	82 23       	and	r24, r18
    300e:	93 23       	and	r25, r19
    3010:	a4 23       	and	r26, r20
    3012:	b5 23       	and	r27, r21
    3014:	80 93 b4 03 	sts	0x03B4, r24
    3018:	90 93 b5 03 	sts	0x03B5, r25
    301c:	a0 93 b6 03 	sts	0x03B6, r26
    3020:	b0 93 b7 03 	sts	0x03B7, r27
    nrk_int_enable();
    3024:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>

    return NRK_OK;
    3028:	81 e0       	ldi	r24, 0x01	; 1
    302a:	01 c0       	rjmp	.+2      	; 0x302e <nrk_signal_delete+0x104>
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    302c:	8f ef       	ldi	r24, 0xFF	; 255

    _nrk_signal_list&=~SIG(sig_id);
    nrk_int_enable();

    return NRK_OK;
}
    302e:	1f 91       	pop	r17
    3030:	0f 91       	pop	r16
    3032:	ff 90       	pop	r15
    3034:	ef 90       	pop	r14
    3036:	df 90       	pop	r13
    3038:	08 95       	ret

0000303a <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    303a:	ef 92       	push	r14
    303c:	ff 92       	push	r15
    303e:	0f 93       	push	r16
    3040:	1f 93       	push	r17
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    3042:	21 e0       	ldi	r18, 0x01	; 1
    3044:	30 e0       	ldi	r19, 0x00	; 0
    3046:	40 e0       	ldi	r20, 0x00	; 0
    3048:	50 e0       	ldi	r21, 0x00	; 0
    304a:	04 c0       	rjmp	.+8      	; 0x3054 <nrk_signal_unregister+0x1a>
    304c:	22 0f       	add	r18, r18
    304e:	33 1f       	adc	r19, r19
    3050:	44 1f       	adc	r20, r20
    3052:	55 1f       	adc	r21, r21
    3054:	8a 95       	dec	r24
    3056:	d2 f7       	brpl	.-12     	; 0x304c <nrk_signal_unregister+0x12>

    if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3058:	e0 91 c5 05 	lds	r30, 0x05C5
    305c:	f0 91 c6 05 	lds	r31, 0x05C6
    3060:	85 85       	ldd	r24, Z+13	; 0x0d
    3062:	96 85       	ldd	r25, Z+14	; 0x0e
    3064:	a7 85       	ldd	r26, Z+15	; 0x0f
    3066:	b0 89       	ldd	r27, Z+16	; 0x10
    3068:	79 01       	movw	r14, r18
    306a:	8a 01       	movw	r16, r20
    306c:	e8 22       	and	r14, r24
    306e:	f9 22       	and	r15, r25
    3070:	0a 23       	and	r16, r26
    3072:	1b 23       	and	r17, r27
    3074:	e1 14       	cp	r14, r1
    3076:	f1 04       	cpc	r15, r1
    3078:	01 05       	cpc	r16, r1
    307a:	11 05       	cpc	r17, r1
    307c:	d1 f0       	breq	.+52     	; 0x30b2 <nrk_signal_unregister+0x78>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    307e:	20 95       	com	r18
    3080:	30 95       	com	r19
    3082:	40 95       	com	r20
    3084:	50 95       	com	r21
    3086:	82 23       	and	r24, r18
    3088:	93 23       	and	r25, r19
    308a:	a4 23       	and	r26, r20
    308c:	b5 23       	and	r27, r21
    308e:	85 87       	std	Z+13, r24	; 0x0d
    3090:	96 87       	std	Z+14, r25	; 0x0e
    3092:	a7 87       	std	Z+15, r26	; 0x0f
    3094:	b0 8b       	std	Z+16, r27	; 0x10
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    3096:	81 89       	ldd	r24, Z+17	; 0x11
    3098:	92 89       	ldd	r25, Z+18	; 0x12
    309a:	a3 89       	ldd	r26, Z+19	; 0x13
    309c:	b4 89       	ldd	r27, Z+20	; 0x14
    309e:	82 23       	and	r24, r18
    30a0:	93 23       	and	r25, r19
    30a2:	a4 23       	and	r26, r20
    30a4:	b5 23       	and	r27, r21
    30a6:	81 8b       	std	Z+17, r24	; 0x11
    30a8:	92 8b       	std	Z+18, r25	; 0x12
    30aa:	a3 8b       	std	Z+19, r26	; 0x13
    30ac:	b4 8b       	std	Z+20, r27	; 0x14
    }
    else
	return NRK_ERROR;
    return NRK_OK;
    30ae:	81 e0       	ldi	r24, 0x01	; 1
    30b0:	01 c0       	rjmp	.+2      	; 0x30b4 <nrk_signal_unregister+0x7a>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    }
    else
	return NRK_ERROR;
    30b2:	8f ef       	ldi	r24, 0xFF	; 255
    return NRK_OK;
}
    30b4:	1f 91       	pop	r17
    30b6:	0f 91       	pop	r16
    30b8:	ff 90       	pop	r15
    30ba:	ef 90       	pop	r14
    30bc:	08 95       	ret

000030be <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

    // Make sure the signal was created...
    if(SIG(sig_id) & _nrk_signal_list )
    30be:	20 91 b4 03 	lds	r18, 0x03B4
    30c2:	30 91 b5 03 	lds	r19, 0x03B5
    30c6:	40 91 b6 03 	lds	r20, 0x03B6
    30ca:	50 91 b7 03 	lds	r21, 0x03B7
    30ce:	08 2e       	mov	r0, r24
    30d0:	04 c0       	rjmp	.+8      	; 0x30da <nrk_signal_register+0x1c>
    30d2:	56 95       	lsr	r21
    30d4:	47 95       	ror	r20
    30d6:	37 95       	ror	r19
    30d8:	27 95       	ror	r18
    30da:	0a 94       	dec	r0
    30dc:	d2 f7       	brpl	.-12     	; 0x30d2 <nrk_signal_register+0x14>
    30de:	21 70       	andi	r18, 0x01	; 1
    30e0:	30 70       	andi	r19, 0x00	; 0
    30e2:	21 15       	cp	r18, r1
    30e4:	31 05       	cpc	r19, r1
    30e6:	e9 f0       	breq	.+58     	; 0x3122 <nrk_signal_register+0x64>
    {
	nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    30e8:	e0 91 c5 05 	lds	r30, 0x05C5
    30ec:	f0 91 c6 05 	lds	r31, 0x05C6
    30f0:	21 e0       	ldi	r18, 0x01	; 1
    30f2:	30 e0       	ldi	r19, 0x00	; 0
    30f4:	40 e0       	ldi	r20, 0x00	; 0
    30f6:	50 e0       	ldi	r21, 0x00	; 0
    30f8:	04 c0       	rjmp	.+8      	; 0x3102 <nrk_signal_register+0x44>
    30fa:	22 0f       	add	r18, r18
    30fc:	33 1f       	adc	r19, r19
    30fe:	44 1f       	adc	r20, r20
    3100:	55 1f       	adc	r21, r21
    3102:	8a 95       	dec	r24
    3104:	d2 f7       	brpl	.-12     	; 0x30fa <nrk_signal_register+0x3c>
    3106:	85 85       	ldd	r24, Z+13	; 0x0d
    3108:	96 85       	ldd	r25, Z+14	; 0x0e
    310a:	a7 85       	ldd	r26, Z+15	; 0x0f
    310c:	b0 89       	ldd	r27, Z+16	; 0x10
    310e:	82 2b       	or	r24, r18
    3110:	93 2b       	or	r25, r19
    3112:	a4 2b       	or	r26, r20
    3114:	b5 2b       	or	r27, r21
    3116:	85 87       	std	Z+13, r24	; 0x0d
    3118:	96 87       	std	Z+14, r25	; 0x0e
    311a:	a7 87       	std	Z+15, r26	; 0x0f
    311c:	b0 8b       	std	Z+16, r27	; 0x10
	return NRK_OK;
    311e:	81 e0       	ldi	r24, 0x01	; 1
    3120:	08 95       	ret
    }

    return NRK_ERROR;
    3122:	8f ef       	ldi	r24, 0xFF	; 255
}
    3124:	08 95       	ret

00003126 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    3126:	ef 92       	push	r14
    3128:	ff 92       	push	r15
    312a:	0f 93       	push	r16
    312c:	1f 93       	push	r17
    312e:	df 93       	push	r29
    3130:	cf 93       	push	r28
    3132:	0f 92       	push	r0
    3134:	cd b7       	in	r28, 0x3d	; 61
    3136:	de b7       	in	r29, 0x3e	; 62

    uint8_t task_ID;
    uint8_t event_occured=0;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    3138:	91 e0       	ldi	r25, 0x01	; 1
    313a:	e9 2e       	mov	r14, r25
    313c:	f1 2c       	mov	r15, r1
    313e:	01 2d       	mov	r16, r1
    3140:	11 2d       	mov	r17, r1
    3142:	04 c0       	rjmp	.+8      	; 0x314c <nrk_event_signal+0x26>
    3144:	ee 0c       	add	r14, r14
    3146:	ff 1c       	adc	r15, r15
    3148:	00 1f       	adc	r16, r16
    314a:	11 1f       	adc	r17, r17
    314c:	8a 95       	dec	r24
    314e:	d2 f7       	brpl	.-12     	; 0x3144 <nrk_event_signal+0x1e>
    // Check if signal was created
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    3150:	80 91 b4 03 	lds	r24, 0x03B4
    3154:	90 91 b5 03 	lds	r25, 0x03B5
    3158:	a0 91 b6 03 	lds	r26, 0x03B6
    315c:	b0 91 b7 03 	lds	r27, 0x03B7
    3160:	8e 21       	and	r24, r14
    3162:	9f 21       	and	r25, r15
    3164:	a0 23       	and	r26, r16
    3166:	b1 23       	and	r27, r17
    3168:	00 97       	sbiw	r24, 0x00	; 0
    316a:	a1 05       	cpc	r26, r1
    316c:	b1 05       	cpc	r27, r1
    316e:	11 f4       	brne	.+4      	; 0x3174 <nrk_event_signal+0x4e>
    3170:	81 e0       	ldi	r24, 0x01	; 1
    3172:	3f c0       	rjmp	.+126    	; 0x31f2 <nrk_event_signal+0xcc>

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    3174:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
    3178:	e4 e0       	ldi	r30, 0x04	; 4
    317a:	f5 e0       	ldi	r31, 0x05	; 5

int8_t nrk_event_signal(int8_t sig_id)
{

    uint8_t task_ID;
    uint8_t event_occured=0;
    317c:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    317e:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    3180:	80 81       	ld	r24, Z
    3182:	81 30       	cpi	r24, 0x01	; 1
    3184:	a9 f4       	brne	.+42     	; 0x31b0 <nrk_event_signal+0x8a>
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    3186:	82 85       	ldd	r24, Z+10	; 0x0a
    3188:	93 85       	ldd	r25, Z+11	; 0x0b
    318a:	a4 85       	ldd	r26, Z+12	; 0x0c
    318c:	b5 85       	ldd	r27, Z+13	; 0x0d
    318e:	8e 21       	and	r24, r14
    3190:	9f 21       	and	r25, r15
    3192:	a0 23       	and	r26, r16
    3194:	b1 23       	and	r27, r17
    3196:	00 97       	sbiw	r24, 0x00	; 0
    3198:	a1 05       	cpc	r26, r1
    319a:	b1 05       	cpc	r27, r1
    319c:	49 f0       	breq	.+18     	; 0x31b0 <nrk_event_signal+0x8a>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    319e:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    31a0:	17 86       	std	Z+15, r1	; 0x0f
    31a2:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    31a4:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    31a6:	e2 86       	std	Z+10, r14	; 0x0a
    31a8:	f3 86       	std	Z+11, r15	; 0x0b
    31aa:	04 87       	std	Z+12, r16	; 0x0c
    31ac:	15 87       	std	Z+13, r17	; 0x0d
		event_occured=1;
    31ae:	21 e0       	ldi	r18, 0x01	; 1
	    }

	if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    31b0:	80 81       	ld	r24, Z
    31b2:	82 30       	cpi	r24, 0x02	; 2
    31b4:	91 f4       	brne	.+36     	; 0x31da <nrk_event_signal+0xb4>
	    if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    31b6:	82 85       	ldd	r24, Z+10	; 0x0a
    31b8:	93 85       	ldd	r25, Z+11	; 0x0b
    31ba:	a4 85       	ldd	r26, Z+12	; 0x0c
    31bc:	b5 85       	ldd	r27, Z+13	; 0x0d
    31be:	8e 15       	cp	r24, r14
    31c0:	9f 05       	cpc	r25, r15
    31c2:	a0 07       	cpc	r26, r16
    31c4:	b1 07       	cpc	r27, r17
    31c6:	49 f4       	brne	.+18     	; 0x31da <nrk_event_signal+0xb4>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    31c8:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    31ca:	17 86       	std	Z+15, r1	; 0x0f
    31cc:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    31ce:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    31d0:	12 86       	std	Z+10, r1	; 0x0a
    31d2:	13 86       	std	Z+11, r1	; 0x0b
    31d4:	14 86       	std	Z+12, r1	; 0x0c
    31d6:	15 86       	std	Z+13, r1	; 0x0d
		event_occured=1;
    31d8:	21 e0       	ldi	r18, 0x01	; 1
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
		nrk_task_TCB[task_ID].next_wakeup=0;
		nrk_task_TCB[task_ID].event_suspend=0;
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    31da:	b1 96       	adiw	r30, 0x21	; 33
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    31dc:	85 e0       	ldi	r24, 0x05	; 5
    31de:	e9 3a       	cpi	r30, 0xA9	; 169
    31e0:	f8 07       	cpc	r31, r24
    31e2:	71 f6       	brne	.-100    	; 0x3180 <nrk_event_signal+0x5a>
		event_occured=1;
	    }   

	//	}
    }
    nrk_int_enable();
    31e4:	29 83       	std	Y+1, r18	; 0x01
    31e6:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>
    if(event_occured)
    31ea:	29 81       	ldd	r18, Y+1	; 0x01
    31ec:	22 23       	and	r18, r18
    31ee:	29 f4       	brne	.+10     	; 0x31fa <nrk_event_signal+0xd4>
    {
	return NRK_OK;
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    31f0:	82 e0       	ldi	r24, 0x02	; 2
    31f2:	0e 94 03 14 	call	0x2806	; 0x2806 <_nrk_errno_set>
    return NRK_ERROR;
    31f6:	8f ef       	ldi	r24, 0xFF	; 255
    31f8:	01 c0       	rjmp	.+2      	; 0x31fc <nrk_event_signal+0xd6>
	//	}
    }
    nrk_int_enable();
    if(event_occured)
    {
	return NRK_OK;
    31fa:	81 e0       	ldi	r24, 0x01	; 1
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    return NRK_ERROR;
}
    31fc:	0f 90       	pop	r0
    31fe:	cf 91       	pop	r28
    3200:	df 91       	pop	r29
    3202:	1f 91       	pop	r17
    3204:	0f 91       	pop	r16
    3206:	ff 90       	pop	r15
    3208:	ef 90       	pop	r14
    320a:	08 95       	ret

0000320c <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

    // FIXME: Should go through list and check that all masks are registered, not just 1
    if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    320c:	e0 91 c5 05 	lds	r30, 0x05C5
    3210:	f0 91 c6 05 	lds	r31, 0x05C6
    3214:	25 85       	ldd	r18, Z+13	; 0x0d
    3216:	36 85       	ldd	r19, Z+14	; 0x0e
    3218:	47 85       	ldd	r20, Z+15	; 0x0f
    321a:	50 89       	ldd	r21, Z+16	; 0x10
    321c:	26 23       	and	r18, r22
    321e:	37 23       	and	r19, r23
    3220:	48 23       	and	r20, r24
    3222:	59 23       	and	r21, r25
    3224:	21 15       	cp	r18, r1
    3226:	31 05       	cpc	r19, r1
    3228:	41 05       	cpc	r20, r1
    322a:	51 05       	cpc	r21, r1
    322c:	21 f1       	breq	.+72     	; 0x3276 <nrk_event_wait+0x6a>
    {
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
    322e:	61 8b       	std	Z+17, r22	; 0x11
    3230:	72 8b       	std	Z+18, r23	; 0x12
    3232:	83 8b       	std	Z+19, r24	; 0x13
    3234:	94 8b       	std	Z+20, r25	; 0x14
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    3236:	21 e0       	ldi	r18, 0x01	; 1
    3238:	27 83       	std	Z+7, r18	; 0x07
    else
    {
	return 0;
    }

    if(event_mask & SIG(nrk_wakeup_signal))
    323a:	00 90 b5 05 	lds	r0, 0x05B5
    323e:	04 c0       	rjmp	.+8      	; 0x3248 <nrk_event_wait+0x3c>
    3240:	96 95       	lsr	r25
    3242:	87 95       	ror	r24
    3244:	77 95       	ror	r23
    3246:	67 95       	ror	r22
    3248:	0a 94       	dec	r0
    324a:	d2 f7       	brpl	.-12     	; 0x3240 <nrk_event_wait+0x34>
    324c:	61 70       	andi	r22, 0x01	; 1
    324e:	70 70       	andi	r23, 0x00	; 0
    3250:	61 15       	cp	r22, r1
    3252:	71 05       	cpc	r23, r1
    3254:	19 f0       	breq	.+6      	; 0x325c <nrk_event_wait+0x50>
	nrk_wait_until_nw();
    3256:	0e 94 29 1d 	call	0x3a52	; 0x3a52 <nrk_wait_until_nw>
    325a:	04 c0       	rjmp	.+8      	; 0x3264 <nrk_event_wait+0x58>
    else
	nrk_wait_until_ticks(0);
    325c:	80 e0       	ldi	r24, 0x00	; 0
    325e:	90 e0       	ldi	r25, 0x00	; 0
    3260:	0e 94 50 1d 	call	0x3aa0	; 0x3aa0 <nrk_wait_until_ticks>
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
    3264:	e0 91 c5 05 	lds	r30, 0x05C5
    3268:	f0 91 c6 05 	lds	r31, 0x05C6
    326c:	21 89       	ldd	r18, Z+17	; 0x11
    326e:	32 89       	ldd	r19, Z+18	; 0x12
    3270:	43 89       	ldd	r20, Z+19	; 0x13
    3272:	54 89       	ldd	r21, Z+20	; 0x14
    3274:	03 c0       	rjmp	.+6      	; 0x327c <nrk_event_wait+0x70>
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    }
    else
    {
	return 0;
    3276:	20 e0       	ldi	r18, 0x00	; 0
    3278:	30 e0       	ldi	r19, 0x00	; 0
    327a:	a9 01       	movw	r20, r18
	nrk_wait_until_nw();
    else
	nrk_wait_until_ticks(0);
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
}
    327c:	b9 01       	movw	r22, r18
    327e:	ca 01       	movw	r24, r20
    3280:	08 95       	ret

00003282 <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    3282:	90 91 c4 05 	lds	r25, 0x05C4
    3286:	94 30       	cpi	r25, 0x04	; 4
    3288:	d0 f4       	brcc	.+52     	; 0x32be <nrk_sem_create+0x3c>
    328a:	e4 ea       	ldi	r30, 0xA4	; 164
    328c:	f5 e0       	ldi	r31, 0x05	; 5
    328e:	20 e0       	ldi	r18, 0x00	; 0
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    {
	if(nrk_sem_list[i].count==-1) break;
    3290:	30 81       	ld	r19, Z
    3292:	3f 3f       	cpi	r19, 0xFF	; 255
    3294:	21 f0       	breq	.+8      	; 0x329e <nrk_sem_create+0x1c>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    3296:	2f 5f       	subi	r18, 0xFF	; 255
    3298:	33 96       	adiw	r30, 0x03	; 3
    329a:	25 30       	cpi	r18, 0x05	; 5
    329c:	c9 f7       	brne	.-14     	; 0x3290 <nrk_sem_create+0xe>
    {
	if(nrk_sem_list[i].count==-1) break;
    }

    nrk_sem_list[i].value=count;
    329e:	30 e0       	ldi	r19, 0x00	; 0
    32a0:	f9 01       	movw	r30, r18
    32a2:	ee 0f       	add	r30, r30
    32a4:	ff 1f       	adc	r31, r31
    32a6:	e2 0f       	add	r30, r18
    32a8:	f3 1f       	adc	r31, r19
    32aa:	ec 55       	subi	r30, 0x5C	; 92
    32ac:	fa 4f       	sbci	r31, 0xFA	; 250
    32ae:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].count=count;
    32b0:	80 83       	st	Z, r24
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    32b2:	61 83       	std	Z+1, r22	; 0x01
    _nrk_resource_cnt++;
    32b4:	9f 5f       	subi	r25, 0xFF	; 255
    32b6:	90 93 c4 05 	sts	0x05C4, r25
    return	&nrk_sem_list[i];
    32ba:	9f 01       	movw	r18, r30
    32bc:	02 c0       	rjmp	.+4      	; 0x32c2 <nrk_sem_create+0x40>

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    32be:	20 e0       	ldi	r18, 0x00	; 0
    32c0:	30 e0       	ldi	r19, 0x00	; 0
    nrk_sem_list[i].value=count;
    nrk_sem_list[i].count=count;
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    _nrk_resource_cnt++;
    return	&nrk_sem_list[i];
}
    32c2:	c9 01       	movw	r24, r18
    32c4:	08 95       	ret

000032c6 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    32c6:	bc 01       	movw	r22, r24
    32c8:	20 e0       	ldi	r18, 0x00	; 0
    32ca:	30 e0       	ldi	r19, 0x00	; 0
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    32cc:	82 2f       	mov	r24, r18

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    32ce:	a9 01       	movw	r20, r18
    32d0:	44 0f       	add	r20, r20
    32d2:	55 1f       	adc	r21, r21
    32d4:	42 0f       	add	r20, r18
    32d6:	53 1f       	adc	r21, r19
    32d8:	4c 55       	subi	r20, 0x5C	; 92
    32da:	5a 4f       	sbci	r21, 0xFA	; 250
    32dc:	64 17       	cp	r22, r20
    32de:	75 07       	cpc	r23, r21
    32e0:	31 f0       	breq	.+12     	; 0x32ee <nrk_get_resource_index+0x28>
    32e2:	2f 5f       	subi	r18, 0xFF	; 255
    32e4:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    32e6:	25 30       	cpi	r18, 0x05	; 5
    32e8:	31 05       	cpc	r19, r1
    32ea:	81 f7       	brne	.-32     	; 0x32cc <nrk_get_resource_index+0x6>
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    32ec:	8f ef       	ldi	r24, 0xFF	; 255
}
    32ee:	08 95       	ret

000032f0 <nrk_sem_delete>:
    return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
    int8_t id=nrk_get_resource_index(rsrc);	
    32f0:	0e 94 63 19 	call	0x32c6	; 0x32c6 <nrk_get_resource_index>
    int8_t task_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    32f4:	8f 3f       	cpi	r24, 0xFF	; 255
    32f6:	11 f4       	brne	.+4      	; 0x32fc <nrk_sem_delete+0xc>
    32f8:	81 e0       	ldi	r24, 0x01	; 1
    32fa:	03 c0       	rjmp	.+6      	; 0x3302 <nrk_sem_delete+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    32fc:	85 30       	cpi	r24, 0x05	; 5
    32fe:	29 f4       	brne	.+10     	; 0x330a <nrk_sem_delete+0x1a>
    3300:	82 e0       	ldi	r24, 0x02	; 2
    3302:	0e 94 03 14 	call	0x2806	; 0x2806 <_nrk_errno_set>
    3306:	8f ef       	ldi	r24, 0xFF	; 255
    3308:	08 95       	ret

    nrk_sem_list[id].count=-1;
    330a:	99 27       	eor	r25, r25
    330c:	87 fd       	sbrc	r24, 7
    330e:	90 95       	com	r25
    3310:	fc 01       	movw	r30, r24
    3312:	ee 0f       	add	r30, r30
    3314:	ff 1f       	adc	r31, r31
    3316:	e8 0f       	add	r30, r24
    3318:	f9 1f       	adc	r31, r25
    331a:	ec 55       	subi	r30, 0x5C	; 92
    331c:	fa 4f       	sbci	r31, 0xFA	; 250
    331e:	8f ef       	ldi	r24, 0xFF	; 255
    3320:	80 83       	st	Z, r24
    nrk_sem_list[id].value=-1;
    3322:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[id].resource_ceiling=-1;
    3324:	81 83       	std	Z+1, r24	; 0x01
    _nrk_resource_cnt--;
    3326:	80 91 c4 05 	lds	r24, 0x05C4
    332a:	81 50       	subi	r24, 0x01	; 1
    332c:	80 93 c4 05 	sts	0x05C4, r24
    return NRK_OK;
    3330:	81 e0       	ldi	r24, 0x01	; 1
}
    3332:	08 95       	ret

00003334 <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    3334:	ef 92       	push	r14
    3336:	ff 92       	push	r15
    3338:	0f 93       	push	r16
    333a:	1f 93       	push	r17
    333c:	df 93       	push	r29
    333e:	cf 93       	push	r28
    3340:	0f 92       	push	r0
    3342:	cd b7       	in	r28, 0x3d	; 61
    3344:	de b7       	in	r29, 0x3e	; 62
    int8_t id=nrk_get_resource_index(rsrc);	
    3346:	0e 94 63 19 	call	0x32c6	; 0x32c6 <nrk_get_resource_index>
    334a:	68 2f       	mov	r22, r24
    int8_t task_ID;
    int8_t sem_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    334c:	8f 3f       	cpi	r24, 0xFF	; 255
    334e:	11 f4       	brne	.+4      	; 0x3354 <nrk_sem_post+0x20>
    3350:	81 e0       	ldi	r24, 0x01	; 1
    3352:	03 c0       	rjmp	.+6      	; 0x335a <nrk_sem_post+0x26>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3354:	85 30       	cpi	r24, 0x05	; 5
    3356:	29 f4       	brne	.+10     	; 0x3362 <nrk_sem_post+0x2e>
    3358:	82 e0       	ldi	r24, 0x02	; 2
    335a:	0e 94 03 14 	call	0x2806	; 0x2806 <_nrk_errno_set>
    335e:	8f ef       	ldi	r24, 0xFF	; 255
    3360:	8f c0       	rjmp	.+286    	; 0x3480 <nrk_sem_post+0x14c>

    if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    3362:	08 2f       	mov	r16, r24
    3364:	11 27       	eor	r17, r17
    3366:	07 fd       	sbrc	r16, 7
    3368:	10 95       	com	r17
    336a:	78 01       	movw	r14, r16
    336c:	ee 0c       	add	r14, r14
    336e:	ff 1c       	adc	r15, r15
    3370:	e0 0e       	add	r14, r16
    3372:	f1 1e       	adc	r15, r17
    3374:	84 ea       	ldi	r24, 0xA4	; 164
    3376:	95 e0       	ldi	r25, 0x05	; 5
    3378:	e8 0e       	add	r14, r24
    337a:	f9 1e       	adc	r15, r25
    337c:	d7 01       	movw	r26, r14
    337e:	12 96       	adiw	r26, 0x02	; 2
    3380:	9c 91       	ld	r25, X
    3382:	12 97       	sbiw	r26, 0x02	; 2
    3384:	8c 91       	ld	r24, X
    3386:	98 17       	cp	r25, r24
    3388:	0c f0       	brlt	.+2      	; 0x338c <nrk_sem_post+0x58>
    338a:	79 c0       	rjmp	.+242    	; 0x347e <nrk_sem_post+0x14a>
    {
	// Signal RSRC Event		
	nrk_int_disable();
    338c:	69 83       	std	Y+1, r22	; 0x01
    338e:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>

	printf("Task %d released resource %d.\n", nrk_cur_task_TCB->task_ID, id);
    3392:	00 d0       	rcall	.+0      	; 0x3394 <nrk_sem_post+0x60>
    3394:	00 d0       	rcall	.+0      	; 0x3396 <nrk_sem_post+0x62>
    3396:	00 d0       	rcall	.+0      	; 0x3398 <nrk_sem_post+0x64>
    3398:	ed b7       	in	r30, 0x3d	; 61
    339a:	fe b7       	in	r31, 0x3e	; 62
    339c:	31 96       	adiw	r30, 0x01	; 1
    339e:	84 e9       	ldi	r24, 0x94	; 148
    33a0:	91 e0       	ldi	r25, 0x01	; 1
    33a2:	ad b7       	in	r26, 0x3d	; 61
    33a4:	be b7       	in	r27, 0x3e	; 62
    33a6:	12 96       	adiw	r26, 0x02	; 2
    33a8:	9c 93       	st	X, r25
    33aa:	8e 93       	st	-X, r24
    33ac:	11 97       	sbiw	r26, 0x01	; 1
    33ae:	a0 91 c5 05 	lds	r26, 0x05C5
    33b2:	b0 91 c6 05 	lds	r27, 0x05C6
    33b6:	18 96       	adiw	r26, 0x08	; 8
    33b8:	8c 91       	ld	r24, X
    33ba:	99 27       	eor	r25, r25
    33bc:	87 fd       	sbrc	r24, 7
    33be:	90 95       	com	r25
    33c0:	93 83       	std	Z+3, r25	; 0x03
    33c2:	82 83       	std	Z+2, r24	; 0x02
    33c4:	15 83       	std	Z+5, r17	; 0x05
    33c6:	04 83       	std	Z+4, r16	; 0x04
    33c8:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>

	nrk_sem_list[id].value++;
    33cc:	f7 01       	movw	r30, r14
    33ce:	82 81       	ldd	r24, Z+2	; 0x02
    33d0:	8f 5f       	subi	r24, 0xFF	; 255
    33d2:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->elevated_prio_flag=0;
    33d4:	e0 91 c5 05 	lds	r30, 0x05C5
    33d8:	f0 91 c6 05 	lds	r31, 0x05C6
    33dc:	14 82       	std	Z+4, r1	; 0x04

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
    33de:	e5 ea       	ldi	r30, 0xA5	; 165
    33e0:	f5 e0       	ldi	r31, 0x05	; 5
    33e2:	8d b7       	in	r24, 0x3d	; 61
    33e4:	9e b7       	in	r25, 0x3e	; 62
    33e6:	06 96       	adiw	r24, 0x06	; 6
    33e8:	0f b6       	in	r0, 0x3f	; 63
    33ea:	f8 94       	cli
    33ec:	9e bf       	out	0x3e, r25	; 62
    33ee:	0f be       	out	0x3f, r0	; 63
    33f0:	8d bf       	out	0x3d, r24	; 61
    33f2:	20 e0       	ldi	r18, 0x00	; 0
    33f4:	30 e0       	ldi	r19, 0x00	; 0
    33f6:	70 e4       	ldi	r23, 0x40	; 64
    33f8:	69 81       	ldd	r22, Y+1	; 0x01
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){

	    if(&nrk_sem_list[sem_ID] != NULL){
    33fa:	a9 01       	movw	r20, r18
    33fc:	44 0f       	add	r20, r20
    33fe:	55 1f       	adc	r21, r21
    3400:	42 0f       	add	r20, r18
    3402:	53 1f       	adc	r21, r19
    3404:	4c 55       	subi	r20, 0x5C	; 92
    3406:	5a 4f       	sbci	r21, 0xFA	; 250
    3408:	71 f0       	breq	.+28     	; 0x3426 <nrk_sem_post+0xf2>
		if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    340a:	a0 81       	ld	r26, Z
    340c:	4a 2f       	mov	r20, r26
    340e:	55 27       	eor	r21, r21
    3410:	47 fd       	sbrc	r20, 7
    3412:	50 95       	com	r21
    3414:	87 2f       	mov	r24, r23
    3416:	90 e0       	ldi	r25, 0x00	; 0
    3418:	48 17       	cp	r20, r24
    341a:	59 07       	cpc	r21, r25
    341c:	24 f4       	brge	.+8      	; 0x3426 <nrk_sem_post+0xf2>
    341e:	81 81       	ldd	r24, Z+1	; 0x01
    3420:	88 23       	and	r24, r24
    3422:	09 f4       	brne	.+2      	; 0x3426 <nrk_sem_post+0xf2>
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    3424:	7a 2f       	mov	r23, r26
    3426:	2f 5f       	subi	r18, 0xFF	; 255
    3428:	3f 4f       	sbci	r19, 0xFF	; 255
    342a:	33 96       	adiw	r30, 0x03	; 3
	nrk_cur_task_TCB->elevated_prio_flag=0;

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    342c:	25 30       	cpi	r18, 0x05	; 5
    342e:	31 05       	cpc	r19, r1
    3430:	21 f7       	brne	.-56     	; 0x33fa <nrk_sem_post+0xc6>
    3432:	70 93 b4 05 	sts	0x05B4, r23
    3436:	e4 e0       	ldi	r30, 0x04	; 4
    3438:	f5 e0       	ldi	r31, 0x05	; 5
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    343a:	86 2f       	mov	r24, r22
    343c:	99 27       	eor	r25, r25
    343e:	87 fd       	sbrc	r24, 7
    3440:	90 95       	com	r25
    3442:	a9 2f       	mov	r26, r25
    3444:	b9 2f       	mov	r27, r25
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3446:	63 e0       	ldi	r22, 0x03	; 3
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    3448:	20 81       	ld	r18, Z
    344a:	22 30       	cpi	r18, 0x02	; 2
    344c:	89 f4       	brne	.+34     	; 0x3470 <nrk_sem_post+0x13c>
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    344e:	22 85       	ldd	r18, Z+10	; 0x0a
    3450:	33 85       	ldd	r19, Z+11	; 0x0b
    3452:	44 85       	ldd	r20, Z+12	; 0x0c
    3454:	55 85       	ldd	r21, Z+13	; 0x0d
    3456:	28 17       	cp	r18, r24
    3458:	39 07       	cpc	r19, r25
    345a:	4a 07       	cpc	r20, r26
    345c:	5b 07       	cpc	r21, r27
    345e:	41 f4       	brne	.+16     	; 0x3470 <nrk_sem_post+0x13c>
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3460:	62 83       	std	Z+2, r22	; 0x02
		    nrk_task_TCB[task_ID].next_wakeup=0;
    3462:	17 86       	std	Z+15, r1	; 0x0f
    3464:	16 86       	std	Z+14, r1	; 0x0e
		    nrk_task_TCB[task_ID].event_suspend=0;
    3466:	10 82       	st	Z, r1
		    nrk_task_TCB[task_ID].active_signal_mask=0;
    3468:	12 86       	std	Z+10, r1	; 0x0a
    346a:	13 86       	std	Z+11, r1	; 0x0b
    346c:	14 86       	std	Z+12, r1	; 0x0c
    346e:	15 86       	std	Z+13, r1	; 0x0d
    3470:	b1 96       	adiw	r30, 0x21	; 33
		if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	    }
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3472:	25 e0       	ldi	r18, 0x05	; 5
    3474:	e9 3a       	cpi	r30, 0xA9	; 169
    3476:	f2 07       	cpc	r31, r18
    3478:	39 f7       	brne	.-50     	; 0x3448 <nrk_sem_post+0x114>
		    nrk_task_TCB[task_ID].event_suspend=0;
		    nrk_task_TCB[task_ID].active_signal_mask=0;
		}   

	}
	nrk_int_enable();
    347a:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>
    }

    return NRK_OK;
    347e:	81 e0       	ldi	r24, 0x01	; 1
}
    3480:	0f 90       	pop	r0
    3482:	cf 91       	pop	r28
    3484:	df 91       	pop	r29
    3486:	1f 91       	pop	r17
    3488:	0f 91       	pop	r16
    348a:	ff 90       	pop	r15
    348c:	ef 90       	pop	r14
    348e:	08 95       	ret

00003490 <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    3490:	0f 93       	push	r16
    3492:	1f 93       	push	r17
    3494:	df 93       	push	r29
    3496:	cf 93       	push	r28
    3498:	0f 92       	push	r0
    349a:	cd b7       	in	r28, 0x3d	; 61
    349c:	de b7       	in	r29, 0x3e	; 62
    int8_t id;
    int8_t sem_ID;
    id=nrk_get_resource_index(rsrc);  
    349e:	0e 94 63 19 	call	0x32c6	; 0x32c6 <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    34a2:	8f 3f       	cpi	r24, 0xFF	; 255
    34a4:	11 f4       	brne	.+4      	; 0x34aa <nrk_sem_pend+0x1a>
    34a6:	81 e0       	ldi	r24, 0x01	; 1
    34a8:	03 c0       	rjmp	.+6      	; 0x34b0 <nrk_sem_pend+0x20>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    34aa:	85 30       	cpi	r24, 0x05	; 5
    34ac:	29 f4       	brne	.+10     	; 0x34b8 <nrk_sem_pend+0x28>
    34ae:	82 e0       	ldi	r24, 0x02	; 2
    34b0:	0e 94 03 14 	call	0x2806	; 0x2806 <_nrk_errno_set>
    34b4:	8f ef       	ldi	r24, 0xFF	; 255
    34b6:	a3 c0       	rjmp	.+326    	; 0x35fe <nrk_sem_pend+0x16e>

    nrk_int_disable();
    34b8:	89 83       	std	Y+1, r24	; 0x01
    34ba:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
    if(nrk_sem_list[id].value<=0)
    34be:	89 81       	ldd	r24, Y+1	; 0x01
    34c0:	08 2f       	mov	r16, r24
    34c2:	11 27       	eor	r17, r17
    34c4:	07 fd       	sbrc	r16, 7
    34c6:	10 95       	com	r17
    34c8:	f8 01       	movw	r30, r16
    34ca:	ee 0f       	add	r30, r30
    34cc:	ff 1f       	adc	r31, r31
    34ce:	e0 0f       	add	r30, r16
    34d0:	f1 1f       	adc	r31, r17
    34d2:	ec 55       	subi	r30, 0x5C	; 92
    34d4:	fa 4f       	sbci	r31, 0xFA	; 250
    34d6:	92 81       	ldd	r25, Z+2	; 0x02
    34d8:	19 16       	cp	r1, r25
    34da:	b4 f0       	brlt	.+44     	; 0x3508 <nrk_sem_pend+0x78>
    {
	nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    34dc:	e0 91 c5 05 	lds	r30, 0x05C5
    34e0:	f0 91 c6 05 	lds	r31, 0x05C6
    34e4:	97 81       	ldd	r25, Z+7	; 0x07
    34e6:	92 60       	ori	r25, 0x02	; 2
    34e8:	97 83       	std	Z+7, r25	; 0x07
	nrk_cur_task_TCB->active_signal_mask=id;
    34ea:	99 27       	eor	r25, r25
    34ec:	87 fd       	sbrc	r24, 7
    34ee:	90 95       	com	r25
    34f0:	a9 2f       	mov	r26, r25
    34f2:	b9 2f       	mov	r27, r25
    34f4:	81 8b       	std	Z+17, r24	; 0x11
    34f6:	92 8b       	std	Z+18, r25	; 0x12
    34f8:	a3 8b       	std	Z+19, r26	; 0x13
    34fa:	b4 8b       	std	Z+20, r27	; 0x14
	// Wait on suspend event
	nrk_int_enable();
    34fc:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>
	nrk_wait_until_ticks(0);
    3500:	80 e0       	ldi	r24, 0x00	; 0
    3502:	90 e0       	ldi	r25, 0x00	; 0
    3504:	0e 94 50 1d 	call	0x3aa0	; 0x3aa0 <nrk_wait_until_ticks>
    }

    printf("Task %d holds resource %d.\n", nrk_cur_task_TCB->task_ID, id);
    3508:	00 d0       	rcall	.+0      	; 0x350a <nrk_sem_pend+0x7a>
    350a:	00 d0       	rcall	.+0      	; 0x350c <nrk_sem_pend+0x7c>
    350c:	00 d0       	rcall	.+0      	; 0x350e <nrk_sem_pend+0x7e>
    350e:	ed b7       	in	r30, 0x3d	; 61
    3510:	fe b7       	in	r31, 0x3e	; 62
    3512:	31 96       	adiw	r30, 0x01	; 1
    3514:	83 eb       	ldi	r24, 0xB3	; 179
    3516:	91 e0       	ldi	r25, 0x01	; 1
    3518:	ad b7       	in	r26, 0x3d	; 61
    351a:	be b7       	in	r27, 0x3e	; 62
    351c:	12 96       	adiw	r26, 0x02	; 2
    351e:	9c 93       	st	X, r25
    3520:	8e 93       	st	-X, r24
    3522:	11 97       	sbiw	r26, 0x01	; 1
    3524:	a0 91 c5 05 	lds	r26, 0x05C5
    3528:	b0 91 c6 05 	lds	r27, 0x05C6
    352c:	18 96       	adiw	r26, 0x08	; 8
    352e:	8c 91       	ld	r24, X
    3530:	99 27       	eor	r25, r25
    3532:	87 fd       	sbrc	r24, 7
    3534:	90 95       	com	r25
    3536:	93 83       	std	Z+3, r25	; 0x03
    3538:	82 83       	std	Z+2, r24	; 0x02
    353a:	15 83       	std	Z+5, r17	; 0x05
    353c:	04 83       	std	Z+4, r16	; 0x04
    353e:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
    nrk_sem_list[id].value--;
    3542:	f8 01       	movw	r30, r16
    3544:	ee 0f       	add	r30, r30
    3546:	ff 1f       	adc	r31, r31
    3548:	e0 0f       	add	r30, r16
    354a:	f1 1f       	adc	r31, r17
    354c:	ec 55       	subi	r30, 0x5C	; 92
    354e:	fa 4f       	sbci	r31, 0xFA	; 250
    3550:	82 81       	ldd	r24, Z+2	; 0x02
    3552:	81 50       	subi	r24, 0x01	; 1
    3554:	82 83       	std	Z+2, r24	; 0x02
    // SRP - a task can be preempted if the preemption level is higher than system ceiling
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    3556:	e5 ea       	ldi	r30, 0xA5	; 165
    3558:	f5 e0       	ldi	r31, 0x05	; 5
    355a:	8d b7       	in	r24, 0x3d	; 61
    355c:	9e b7       	in	r25, 0x3e	; 62
    355e:	06 96       	adiw	r24, 0x06	; 6
    3560:	0f b6       	in	r0, 0x3f	; 63
    3562:	f8 94       	cli
    3564:	9e bf       	out	0x3e, r25	; 62
    3566:	0f be       	out	0x3f, r0	; 63
    3568:	8d bf       	out	0x3d, r24	; 61
    356a:	80 e0       	ldi	r24, 0x00	; 0
    356c:	90 e0       	ldi	r25, 0x00	; 0
    356e:	60 e4       	ldi	r22, 0x40	; 64
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
	//printf("sem_list id: %d \n\n",&nrk_sem_list[sem_ID]);
	if(&nrk_sem_list[sem_ID] != NULL){
    3570:	9c 01       	movw	r18, r24
    3572:	22 0f       	add	r18, r18
    3574:	33 1f       	adc	r19, r19
    3576:	28 0f       	add	r18, r24
    3578:	39 1f       	adc	r19, r25
    357a:	2c 55       	subi	r18, 0x5C	; 92
    357c:	3a 4f       	sbci	r19, 0xFA	; 250
    357e:	71 f0       	breq	.+28     	; 0x359c <nrk_sem_pend+0x10c>
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    3580:	70 81       	ld	r23, Z
    3582:	47 2f       	mov	r20, r23
    3584:	55 27       	eor	r21, r21
    3586:	47 fd       	sbrc	r20, 7
    3588:	50 95       	com	r21
    358a:	26 2f       	mov	r18, r22
    358c:	30 e0       	ldi	r19, 0x00	; 0
    358e:	42 17       	cp	r20, r18
    3590:	53 07       	cpc	r21, r19
    3592:	24 f4       	brge	.+8      	; 0x359c <nrk_sem_pend+0x10c>
    3594:	21 81       	ldd	r18, Z+1	; 0x01
    3596:	22 23       	and	r18, r18
    3598:	09 f4       	brne	.+2      	; 0x359c <nrk_sem_pend+0x10c>
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    359a:	67 2f       	mov	r22, r23
    359c:	01 96       	adiw	r24, 0x01	; 1
    359e:	33 96       	adiw	r30, 0x03	; 3
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    35a0:	85 30       	cpi	r24, 0x05	; 5
    35a2:	91 05       	cpc	r25, r1
    35a4:	29 f7       	brne	.-54     	; 0x3570 <nrk_sem_pend+0xe0>
    35a6:	60 93 b4 05 	sts	0x05B4, r22
	if(&nrk_sem_list[sem_ID] != NULL){
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	}
    }
    printf("System Ceiling:%d\n", systemceiling);
    35aa:	00 d0       	rcall	.+0      	; 0x35ac <nrk_sem_pend+0x11c>
    35ac:	00 d0       	rcall	.+0      	; 0x35ae <nrk_sem_pend+0x11e>
    35ae:	ed b7       	in	r30, 0x3d	; 61
    35b0:	fe b7       	in	r31, 0x3e	; 62
    35b2:	31 96       	adiw	r30, 0x01	; 1
    35b4:	8f ec       	ldi	r24, 0xCF	; 207
    35b6:	91 e0       	ldi	r25, 0x01	; 1
    35b8:	ad b7       	in	r26, 0x3d	; 61
    35ba:	be b7       	in	r27, 0x3e	; 62
    35bc:	12 96       	adiw	r26, 0x02	; 2
    35be:	9c 93       	st	X, r25
    35c0:	8e 93       	st	-X, r24
    35c2:	11 97       	sbiw	r26, 0x01	; 1
    35c4:	62 83       	std	Z+2, r22	; 0x02
    35c6:	13 82       	std	Z+3, r1	; 0x03
    35c8:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>


    nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    35cc:	a0 91 c5 05 	lds	r26, 0x05C5
    35d0:	b0 91 c6 05 	lds	r27, 0x05C6
    35d4:	f8 01       	movw	r30, r16
    35d6:	ee 0f       	add	r30, r30
    35d8:	ff 1f       	adc	r31, r31
    35da:	e0 0f       	add	r30, r16
    35dc:	f1 1f       	adc	r31, r17
    35de:	ec 55       	subi	r30, 0x5C	; 92
    35e0:	fa 4f       	sbci	r31, 0xFA	; 250
    35e2:	81 81       	ldd	r24, Z+1	; 0x01
    35e4:	1b 96       	adiw	r26, 0x0b	; 11
    35e6:	8c 93       	st	X, r24
    35e8:	1b 97       	sbiw	r26, 0x0b	; 11
    nrk_cur_task_TCB->elevated_prio_flag=1;
    35ea:	81 e0       	ldi	r24, 0x01	; 1
    35ec:	14 96       	adiw	r26, 0x04	; 4
    35ee:	8c 93       	st	X, r24
    nrk_int_enable();
    35f0:	0f 90       	pop	r0
    35f2:	0f 90       	pop	r0
    35f4:	0f 90       	pop	r0
    35f6:	0f 90       	pop	r0
    35f8:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>

    return NRK_OK;
    35fc:	81 e0       	ldi	r24, 0x01	; 1
}
    35fe:	0f 90       	pop	r0
    3600:	cf 91       	pop	r28
    3602:	df 91       	pop	r29
    3604:	1f 91       	pop	r17
    3606:	0f 91       	pop	r16
    3608:	08 95       	ret

0000360a <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
    int8_t id;
    id=nrk_get_resource_index(rsrc);  
    360a:	0e 94 63 19 	call	0x32c6	; 0x32c6 <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    360e:	8f 3f       	cpi	r24, 0xFF	; 255
    3610:	11 f4       	brne	.+4      	; 0x3616 <nrk_sem_query+0xc>
    3612:	81 e0       	ldi	r24, 0x01	; 1
    3614:	03 c0       	rjmp	.+6      	; 0x361c <nrk_sem_query+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3616:	85 30       	cpi	r24, 0x05	; 5
    3618:	29 f4       	brne	.+10     	; 0x3624 <nrk_sem_query+0x1a>
    361a:	82 e0       	ldi	r24, 0x02	; 2
    361c:	0e 94 03 14 	call	0x2806	; 0x2806 <_nrk_errno_set>
    3620:	8f ef       	ldi	r24, 0xFF	; 255
    3622:	08 95       	ret

    return(nrk_sem_list[id].value);
    3624:	99 27       	eor	r25, r25
    3626:	87 fd       	sbrc	r24, 7
    3628:	90 95       	com	r25
    362a:	fc 01       	movw	r30, r24
    362c:	ee 0f       	add	r30, r30
    362e:	ff 1f       	adc	r31, r31
    3630:	e8 0f       	add	r30, r24
    3632:	f9 1f       	adc	r31, r25
    3634:	ec 55       	subi	r30, 0x5C	; 92
    3636:	fa 4f       	sbci	r31, 0xFA	; 250
    3638:	82 81       	ldd	r24, Z+2	; 0x02
}
    363a:	08 95       	ret

0000363c <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
	return (_head_node->task_ID);
    363c:	e0 91 ba 05 	lds	r30, 0x05BA
    3640:	f0 91 bb 05 	lds	r31, 0x05BB
}
    3644:	80 81       	ld	r24, Z
    3646:	08 95       	ret

00003648 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    3648:	0f 93       	push	r16
    364a:	1f 93       	push	r17
    364c:	cf 93       	push	r28
    364e:	df 93       	push	r29
	nrk_queue *ptr;
	ptr = _head_node;
    3650:	c0 91 ba 05 	lds	r28, 0x05BA
    3654:	d0 91 bb 05 	lds	r29, 0x05BB
	nrk_kprintf (PSTR ("nrk_queue: "));
    3658:	89 e9       	ldi	r24, 0x99	; 153
    365a:	93 e0       	ldi	r25, 0x03	; 3
    365c:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <nrk_kprintf>
	while (ptr != NULL)
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    3660:	02 ee       	ldi	r16, 0xE2	; 226
    3662:	11 e0       	ldi	r17, 0x01	; 1
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3664:	1d c0       	rjmp	.+58     	; 0x36a0 <nrk_print_readyQ+0x58>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    3666:	00 d0       	rcall	.+0      	; 0x3668 <nrk_print_readyQ+0x20>
    3668:	00 d0       	rcall	.+0      	; 0x366a <nrk_print_readyQ+0x22>
    366a:	ed b7       	in	r30, 0x3d	; 61
    366c:	fe b7       	in	r31, 0x3e	; 62
    366e:	12 83       	std	Z+2, r17	; 0x02
    3670:	01 83       	std	Z+1, r16	; 0x01
    3672:	28 81       	ld	r18, Y
    3674:	30 e0       	ldi	r19, 0x00	; 0
    3676:	c9 01       	movw	r24, r18
    3678:	45 e0       	ldi	r20, 0x05	; 5
    367a:	88 0f       	add	r24, r24
    367c:	99 1f       	adc	r25, r25
    367e:	4a 95       	dec	r20
    3680:	e1 f7       	brne	.-8      	; 0x367a <nrk_print_readyQ+0x32>
    3682:	82 0f       	add	r24, r18
    3684:	93 1f       	adc	r25, r19
    3686:	8c 5e       	subi	r24, 0xEC	; 236
    3688:	9a 4f       	sbci	r25, 0xFA	; 250
    368a:	94 83       	std	Z+4, r25	; 0x04
    368c:	83 83       	std	Z+3, r24	; 0x03
    368e:	0e 94 3e 41 	call	0x827c	; 0x827c <printf>
		ptr = ptr->Next;
    3692:	0b 80       	ldd	r0, Y+3	; 0x03
    3694:	dc 81       	ldd	r29, Y+4	; 0x04
    3696:	c0 2d       	mov	r28, r0
    3698:	0f 90       	pop	r0
    369a:	0f 90       	pop	r0
    369c:	0f 90       	pop	r0
    369e:	0f 90       	pop	r0
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    36a0:	20 97       	sbiw	r28, 0x00	; 0
    36a2:	09 f7       	brne	.-62     	; 0x3666 <nrk_print_readyQ+0x1e>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
		ptr = ptr->Next;
	}
	nrk_kprintf (PSTR ("\n\r"));
    36a4:	86 e9       	ldi	r24, 0x96	; 150
    36a6:	93 e0       	ldi	r25, 0x03	; 3
    36a8:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <nrk_kprintf>
}
    36ac:	df 91       	pop	r29
    36ae:	cf 91       	pop	r28
    36b0:	1f 91       	pop	r17
    36b2:	0f 91       	pop	r16
    36b4:	08 95       	ret

000036b6 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    36b6:	cf 92       	push	r12
    36b8:	df 92       	push	r13
    36ba:	ef 92       	push	r14
    36bc:	ff 92       	push	r15
    36be:	0f 93       	push	r16
    36c0:	1f 93       	push	r17
    36c2:	cf 93       	push	r28
    36c4:	df 93       	push	r29
	nrk_queue *CurNode;

	//printf( "nrk_add_to_readyQ %d\n",task_ID );
	//nrk_print_readyQ();
	// nrk_queue full
	if (_free_node == NULL)
    36c6:	e0 91 fb 04 	lds	r30, 0x04FB
    36ca:	f0 91 fc 04 	lds	r31, 0x04FC
    36ce:	30 97       	sbiw	r30, 0x00	; 0
    36d0:	09 f4       	brne	.+2      	; 0x36d4 <nrk_add_to_readyQ+0x1e>
    36d2:	78 c0       	rjmp	.+240    	; 0x37c4 <nrk_add_to_readyQ+0x10e>
	{
		return;
	}


	NextNode = _head_node;
    36d4:	40 91 ba 05 	lds	r20, 0x05BA
    36d8:	50 91 bb 05 	lds	r21, 0x05BB
	CurNode = _free_node;

	if (_head_node != NULL)
    36dc:	41 15       	cp	r20, r1
    36de:	51 05       	cpc	r21, r1
    36e0:	a9 f1       	breq	.+106    	; 0x374c <nrk_add_to_readyQ+0x96>
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
				(nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period &&
				nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level
    36e2:	e0 90 b4 05 	lds	r14, 0x05B4
    36e6:	ff 24       	eor	r15, r15
    36e8:	da 01       	movw	r26, r20
//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
				(nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period &&
    36ea:	28 2f       	mov	r18, r24
    36ec:	33 27       	eor	r19, r19
    36ee:	27 fd       	sbrc	r18, 7
    36f0:	30 95       	com	r19
    36f2:	69 01       	movw	r12, r18
    36f4:	65 e0       	ldi	r22, 0x05	; 5
    36f6:	cc 0c       	add	r12, r12
    36f8:	dd 1c       	adc	r13, r13
    36fa:	6a 95       	dec	r22
    36fc:	e1 f7       	brne	.-8      	; 0x36f6 <nrk_add_to_readyQ+0x40>
    36fe:	c2 0e       	add	r12, r18
    3700:	d3 1e       	adc	r13, r19
    3702:	24 e1       	ldi	r18, 0x14	; 20
    3704:	35 e0       	ldi	r19, 0x05	; 5
    3706:	c2 0e       	add	r12, r18
    3708:	d3 1e       	adc	r13, r19

//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
    370a:	0c 91       	ld	r16, X
    370c:	00 23       	and	r16, r16
    370e:	01 f1       	breq	.+64     	; 0x3750 <nrk_add_to_readyQ+0x9a>
				(nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period &&
    3710:	e6 01       	movw	r28, r12
    3712:	68 81       	ld	r22, Y
    3714:	79 81       	ldd	r23, Y+1	; 0x01
    3716:	10 e0       	ldi	r17, 0x00	; 0
    3718:	98 01       	movw	r18, r16
    371a:	95 e0       	ldi	r25, 0x05	; 5
    371c:	22 0f       	add	r18, r18
    371e:	33 1f       	adc	r19, r19
    3720:	9a 95       	dec	r25
    3722:	e1 f7       	brne	.-8      	; 0x371c <nrk_add_to_readyQ+0x66>
    3724:	20 0f       	add	r18, r16
    3726:	31 1f       	adc	r19, r17
    3728:	23 50       	subi	r18, 0x03	; 3
    372a:	3b 4f       	sbci	r19, 0xFB	; 251

//			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
//				nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period {break;}	//Small absolute deadline = larger preemption level

#ifdef SRP
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
    372c:	e9 01       	movw	r28, r18
    372e:	2f 89       	ldd	r18, Y+23	; 0x17
    3730:	38 8d       	ldd	r19, Y+24	; 0x18
    3732:	62 17       	cp	r22, r18
    3734:	73 07       	cpc	r23, r19
    3736:	18 f4       	brcc	.+6      	; 0x373e <nrk_add_to_readyQ+0x88>
				(nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period &&
    3738:	6e 15       	cp	r22, r14
    373a:	7f 05       	cpc	r23, r15
    373c:	48 f0       	brcs	.+18     	; 0x3750 <nrk_add_to_readyQ+0x9a>
					break;
			if (nrk_task_TCB[NextNode->task_ID].task_prio <
				nrk_task_TCB[task_ID].task_prio)
				break; 
#endif    
			NextNode = NextNode->Next;
    373e:	13 96       	adiw	r26, 0x03	; 3
    3740:	0d 90       	ld	r0, X+
    3742:	bc 91       	ld	r27, X
    3744:	a0 2d       	mov	r26, r0
	CurNode = _free_node;

	if (_head_node != NULL)
	{

		while (NextNode != NULL)
    3746:	10 97       	sbiw	r26, 0x00	; 0
    3748:	01 f7       	brne	.-64     	; 0x370a <nrk_add_to_readyQ+0x54>
    374a:	02 c0       	rjmp	.+4      	; 0x3750 <nrk_add_to_readyQ+0x9a>


	NextNode = _head_node;
	CurNode = _free_node;

	if (_head_node != NULL)
    374c:	a0 e0       	ldi	r26, 0x00	; 0
    374e:	b0 e0       	ldi	r27, 0x00	; 0
		// Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
		// 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2
		//printf("Im out of the while loop.\n");
	}

	CurNode->task_ID = task_ID;
    3750:	80 83       	st	Z, r24
	_free_node = _free_node->Next;
    3752:	c3 81       	ldd	r28, Z+3	; 0x03
    3754:	d4 81       	ldd	r29, Z+4	; 0x04
    3756:	d0 93 fc 04 	sts	0x04FC, r29
    375a:	c0 93 fb 04 	sts	0x04FB, r28


	if (NextNode == _head_node)
    375e:	a4 17       	cp	r26, r20
    3760:	b5 07       	cpc	r27, r21
    3762:	b1 f4       	brne	.+44     	; 0x3790 <nrk_add_to_readyQ+0xda>
	{
		//at start
		if (_head_node != NULL)
    3764:	10 97       	sbiw	r26, 0x00	; 0
    3766:	49 f0       	breq	.+18     	; 0x377a <nrk_add_to_readyQ+0xc4>
		{
			CurNode->Next = _head_node;
    3768:	b4 83       	std	Z+4, r27	; 0x04
    376a:	a3 83       	std	Z+3, r26	; 0x03
			CurNode->Prev = NULL;
    376c:	12 82       	std	Z+2, r1	; 0x02
    376e:	11 82       	std	Z+1, r1	; 0x01
			_head_node->Prev = CurNode;
    3770:	12 96       	adiw	r26, 0x02	; 2
    3772:	fc 93       	st	X, r31
    3774:	ee 93       	st	-X, r30
    3776:	11 97       	sbiw	r26, 0x01	; 1
    3778:	06 c0       	rjmp	.+12     	; 0x3786 <nrk_add_to_readyQ+0xd0>
		}
		else
		{
			CurNode->Next = NULL;
    377a:	14 82       	std	Z+4, r1	; 0x04
    377c:	13 82       	std	Z+3, r1	; 0x03
			CurNode->Prev = NULL;
    377e:	12 82       	std	Z+2, r1	; 0x02
    3780:	11 82       	std	Z+1, r1	; 0x01
			_free_node->Prev = CurNode;
    3782:	fa 83       	std	Y+2, r31	; 0x02
    3784:	e9 83       	std	Y+1, r30	; 0x01
		}
		_head_node = CurNode;
    3786:	f0 93 bb 05 	sts	0x05BB, r31
    378a:	e0 93 ba 05 	sts	0x05BA, r30
    378e:	1a c0       	rjmp	.+52     	; 0x37c4 <nrk_add_to_readyQ+0x10e>
    3790:	11 96       	adiw	r26, 0x01	; 1
    3792:	8d 91       	ld	r24, X+
    3794:	9c 91       	ld	r25, X
    3796:	12 97       	sbiw	r26, 0x02	; 2
		//	printf("Fucking head node period: %d\n", &nrk_task_TCB[_head_node->task_ID].next_period);
	}
	else
	{
		if (NextNode != _free_node)
    3798:	ac 17       	cp	r26, r28
    379a:	bd 07       	cpc	r27, r29
    379c:	59 f0       	breq	.+22     	; 0x37b4 <nrk_add_to_readyQ+0xfe>
		{
			// Insert  in middle

			CurNode->Prev = NextNode->Prev;
    379e:	92 83       	std	Z+2, r25	; 0x02
    37a0:	81 83       	std	Z+1, r24	; 0x01
			CurNode->Next = NextNode;
    37a2:	b4 83       	std	Z+4, r27	; 0x04
    37a4:	a3 83       	std	Z+3, r26	; 0x03
			(NextNode->Prev)->Next = CurNode;
    37a6:	11 96       	adiw	r26, 0x01	; 1
    37a8:	cd 91       	ld	r28, X+
    37aa:	dc 91       	ld	r29, X
    37ac:	12 97       	sbiw	r26, 0x02	; 2
    37ae:	fc 83       	std	Y+4, r31	; 0x04
    37b0:	eb 83       	std	Y+3, r30	; 0x03
    37b2:	04 c0       	rjmp	.+8      	; 0x37bc <nrk_add_to_readyQ+0x106>
			NextNode->Prev = CurNode;
		}
		else
		{
			//insert at end
			CurNode->Next = NULL;
    37b4:	14 82       	std	Z+4, r1	; 0x04
    37b6:	13 82       	std	Z+3, r1	; 0x03
			CurNode->Prev = _free_node->Prev;
    37b8:	92 83       	std	Z+2, r25	; 0x02
    37ba:	81 83       	std	Z+1, r24	; 0x01
			_free_node->Prev = CurNode;
    37bc:	12 96       	adiw	r26, 0x02	; 2
    37be:	fc 93       	st	X, r31
    37c0:	ee 93       	st	-X, r30
    37c2:	11 97       	sbiw	r26, 0x01	; 1

	}
	//nrk_print_readyQ();
	//printf("Im out of the method\n");

}
    37c4:	df 91       	pop	r29
    37c6:	cf 91       	pop	r28
    37c8:	1f 91       	pop	r17
    37ca:	0f 91       	pop	r16
    37cc:	ff 90       	pop	r15
    37ce:	ef 90       	pop	r14
    37d0:	df 90       	pop	r13
    37d2:	cf 90       	pop	r12
    37d4:	08 95       	ret

000037d6 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    37d6:	cf 93       	push	r28
    37d8:	df 93       	push	r29
	}
	*/

	//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

	if (_head_node == NULL)
    37da:	e0 91 ba 05 	lds	r30, 0x05BA
    37de:	f0 91 bb 05 	lds	r31, 0x05BB
    37e2:	30 97       	sbiw	r30, 0x00	; 0
    37e4:	09 f4       	brne	.+2      	; 0x37e8 <nrk_rem_from_readyQ+0x12>
    37e6:	44 c0       	rjmp	.+136    	; 0x3870 <nrk_rem_from_readyQ+0x9a>
		return;

	CurNode = _head_node;

	if (_head_node->task_ID == task_ID)
    37e8:	99 27       	eor	r25, r25
    37ea:	87 fd       	sbrc	r24, 7
    37ec:	90 95       	com	r25
    37ee:	20 81       	ld	r18, Z
    37f0:	30 e0       	ldi	r19, 0x00	; 0
    37f2:	28 17       	cp	r18, r24
    37f4:	39 07       	cpc	r19, r25
    37f6:	81 f4       	brne	.+32     	; 0x3818 <nrk_rem_from_readyQ+0x42>
	{
		//REmove from start
		_head_node = _head_node->Next;
    37f8:	a3 81       	ldd	r26, Z+3	; 0x03
    37fa:	b4 81       	ldd	r27, Z+4	; 0x04
    37fc:	b0 93 bb 05 	sts	0x05BB, r27
    3800:	a0 93 ba 05 	sts	0x05BA, r26
		_head_node->Prev = NULL;
    3804:	12 96       	adiw	r26, 0x02	; 2
    3806:	1c 92       	st	X, r1
    3808:	1e 92       	st	-X, r1
    380a:	11 97       	sbiw	r26, 0x01	; 1
    380c:	18 c0       	rjmp	.+48     	; 0x383e <nrk_rem_from_readyQ+0x68>
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
			CurNode = CurNode->Next;
    380e:	03 80       	ldd	r0, Z+3	; 0x03
    3810:	f4 81       	ldd	r31, Z+4	; 0x04
    3812:	e0 2d       	mov	r30, r0
		_head_node = _head_node->Next;
		_head_node->Prev = NULL;
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    3814:	30 97       	sbiw	r30, 0x00	; 0
    3816:	61 f1       	breq	.+88     	; 0x3870 <nrk_rem_from_readyQ+0x9a>
    3818:	20 81       	ld	r18, Z
    381a:	30 e0       	ldi	r19, 0x00	; 0
    381c:	28 17       	cp	r18, r24
    381e:	39 07       	cpc	r19, r25
    3820:	b1 f7       	brne	.-20     	; 0x380e <nrk_rem_from_readyQ+0x38>
			CurNode = CurNode->Next;
		if (CurNode == NULL)
			return;


		(CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    3822:	c1 81       	ldd	r28, Z+1	; 0x01
    3824:	d2 81       	ldd	r29, Z+2	; 0x02
    3826:	83 81       	ldd	r24, Z+3	; 0x03
    3828:	94 81       	ldd	r25, Z+4	; 0x04
    382a:	9c 83       	std	Y+4, r25	; 0x04
    382c:	8b 83       	std	Y+3, r24	; 0x03
		if (CurNode->Next != NULL)
    382e:	a3 81       	ldd	r26, Z+3	; 0x03
    3830:	b4 81       	ldd	r27, Z+4	; 0x04
    3832:	10 97       	sbiw	r26, 0x00	; 0
    3834:	21 f0       	breq	.+8      	; 0x383e <nrk_rem_from_readyQ+0x68>
			(CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    3836:	12 96       	adiw	r26, 0x02	; 2
    3838:	dc 93       	st	X, r29
    383a:	ce 93       	st	-X, r28
    383c:	11 97       	sbiw	r26, 0x01	; 1
	}



	// Add to free list
	if (_free_node == NULL)
    383e:	a0 91 fb 04 	lds	r26, 0x04FB
    3842:	b0 91 fc 04 	lds	r27, 0x04FC
    3846:	10 97       	sbiw	r26, 0x00	; 0
    3848:	39 f4       	brne	.+14     	; 0x3858 <nrk_rem_from_readyQ+0x82>
	{
		_free_node = CurNode;
    384a:	f0 93 fc 04 	sts	0x04FC, r31
    384e:	e0 93 fb 04 	sts	0x04FB, r30
		_free_node->Next = NULL;
    3852:	14 82       	std	Z+4, r1	; 0x04
    3854:	13 82       	std	Z+3, r1	; 0x03
    3856:	0a c0       	rjmp	.+20     	; 0x386c <nrk_rem_from_readyQ+0x96>
	}
	else
	{
		CurNode->Next = _free_node;
    3858:	b4 83       	std	Z+4, r27	; 0x04
    385a:	a3 83       	std	Z+3, r26	; 0x03
		_free_node->Prev = CurNode;
    385c:	12 96       	adiw	r26, 0x02	; 2
    385e:	fc 93       	st	X, r31
    3860:	ee 93       	st	-X, r30
    3862:	11 97       	sbiw	r26, 0x01	; 1
		_free_node = CurNode;
    3864:	f0 93 fc 04 	sts	0x04FC, r31
    3868:	e0 93 fb 04 	sts	0x04FB, r30
	}
	_free_node->Prev = NULL;
    386c:	12 82       	std	Z+2, r1	; 0x02
    386e:	11 82       	std	Z+1, r1	; 0x01
}
    3870:	df 91       	pop	r29
    3872:	cf 91       	pop	r28
    3874:	08 95       	ret

00003876 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3876:	ef 92       	push	r14
    3878:	ff 92       	push	r15
    387a:	0f 93       	push	r16
    387c:	1f 93       	push	r17
    387e:	cf 93       	push	r28
    3880:	df 93       	push	r29
    3882:	ec 01       	movw	r28, r24
	uint8_t rtype;
	void *topOfStackPtr;

	topOfStackPtr =
    3884:	69 81       	ldd	r22, Y+1	; 0x01
    3886:	7a 81       	ldd	r23, Y+2	; 0x02
    3888:	4b 81       	ldd	r20, Y+3	; 0x03
    388a:	5c 81       	ldd	r21, Y+4	; 0x04
    388c:	8d 81       	ldd	r24, Y+5	; 0x05
    388e:	9e 81       	ldd	r25, Y+6	; 0x06
    3890:	0e 94 b7 25 	call	0x4b6e	; 0x4b6e <nrk_task_stk_init>
    3894:	bc 01       	movw	r22, r24
		(void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

	//printf("activate %d\n",(int)Task.task_ID);
	if (Task->FirstActivation == TRUE)
    3896:	8f 81       	ldd	r24, Y+7	; 0x07
    3898:	88 23       	and	r24, r24
    389a:	69 f0       	breq	.+26     	; 0x38b6 <nrk_activate_task+0x40>
	{
		rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    389c:	4b 81       	ldd	r20, Y+3	; 0x03
    389e:	5c 81       	ldd	r21, Y+4	; 0x04
    38a0:	ce 01       	movw	r24, r28
    38a2:	20 e0       	ldi	r18, 0x00	; 0
    38a4:	30 e0       	ldi	r19, 0x00	; 0
    38a6:	00 e0       	ldi	r16, 0x00	; 0
    38a8:	10 e0       	ldi	r17, 0x00	; 0
    38aa:	ee 24       	eor	r14, r14
    38ac:	ff 24       	eor	r15, r15
    38ae:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_TCB_init>
		Task->FirstActivation = FALSE;
    38b2:	1f 82       	std	Y+7, r1	; 0x07
    38b4:	13 c0       	rjmp	.+38     	; 0x38dc <nrk_activate_task+0x66>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    38b6:	88 81       	ld	r24, Y
    38b8:	99 27       	eor	r25, r25
    38ba:	87 fd       	sbrc	r24, 7
    38bc:	90 95       	com	r25
    38be:	fc 01       	movw	r30, r24
    38c0:	a5 e0       	ldi	r26, 0x05	; 5
    38c2:	ee 0f       	add	r30, r30
    38c4:	ff 1f       	adc	r31, r31
    38c6:	aa 95       	dec	r26
    38c8:	e1 f7       	brne	.-8      	; 0x38c2 <nrk_activate_task+0x4c>
    38ca:	e8 0f       	add	r30, r24
    38cc:	f9 1f       	adc	r31, r25
    38ce:	e3 50       	subi	r30, 0x03	; 3
    38d0:	fb 4f       	sbci	r31, 0xFB	; 251
    38d2:	81 85       	ldd	r24, Z+9	; 0x09
    38d4:	83 30       	cpi	r24, 0x03	; 3
    38d6:	d1 f4       	brne	.+52     	; 0x390c <nrk_activate_task+0x96>
			return NRK_ERROR;
		//Re-init some parts of TCB

		nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    38d8:	71 83       	std	Z+1, r23	; 0x01
    38da:	60 83       	st	Z, r22
	// If Idle Task then Add to ready Q
	//if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
	//nrk_add_to_readyQ(Task->task_ID);
	//printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
	//printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
	if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    38dc:	88 81       	ld	r24, Y
    38de:	99 27       	eor	r25, r25
    38e0:	87 fd       	sbrc	r24, 7
    38e2:	90 95       	com	r25
    38e4:	fc 01       	movw	r30, r24
    38e6:	75 e0       	ldi	r23, 0x05	; 5
    38e8:	ee 0f       	add	r30, r30
    38ea:	ff 1f       	adc	r31, r31
    38ec:	7a 95       	dec	r23
    38ee:	e1 f7       	brne	.-8      	; 0x38e8 <nrk_activate_task+0x72>
    38f0:	e8 0f       	add	r30, r24
    38f2:	f9 1f       	adc	r31, r25
    38f4:	e3 50       	subi	r30, 0x03	; 3
    38f6:	fb 4f       	sbci	r31, 0xFB	; 251
    38f8:	85 89       	ldd	r24, Z+21	; 0x15
    38fa:	96 89       	ldd	r25, Z+22	; 0x16
    38fc:	00 97       	sbiw	r24, 0x00	; 0
    38fe:	41 f4       	brne	.+16     	; 0x3910 <nrk_activate_task+0x9a>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
    3900:	82 e0       	ldi	r24, 0x02	; 2
    3902:	81 87       	std	Z+9, r24	; 0x09
		nrk_add_to_readyQ (Task->task_ID);
    3904:	88 81       	ld	r24, Y
    3906:	0e 94 5b 1b 	call	0x36b6	; 0x36b6 <nrk_add_to_readyQ>
    390a:	02 c0       	rjmp	.+4      	; 0x3910 <nrk_activate_task+0x9a>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
			return NRK_ERROR;
    390c:	8f ef       	ldi	r24, 0xFF	; 255
    390e:	01 c0       	rjmp	.+2      	; 0x3912 <nrk_activate_task+0x9c>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
		nrk_add_to_readyQ (Task->task_ID);
	}

	return NRK_OK;
    3910:	81 e0       	ldi	r24, 0x01	; 1
}
    3912:	df 91       	pop	r29
    3914:	cf 91       	pop	r28
    3916:	1f 91       	pop	r17
    3918:	0f 91       	pop	r16
    391a:	ff 90       	pop	r15
    391c:	ef 90       	pop	r14
    391e:	08 95       	ret

00003920 <nrk_set_next_wakeup>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3920:	1f 93       	push	r17
    3922:	df 93       	push	r29
    3924:	cf 93       	push	r28
    3926:	cd b7       	in	r28, 0x3d	; 61
    3928:	de b7       	in	r29, 0x3e	; 62
    392a:	28 97       	sbiw	r28, 0x08	; 8
    392c:	0f b6       	in	r0, 0x3f	; 63
    392e:	f8 94       	cli
    3930:	de bf       	out	0x3e, r29	; 62
    3932:	0f be       	out	0x3f, r0	; 63
    3934:	cd bf       	out	0x3d, r28	; 61
    3936:	29 83       	std	Y+1, r18	; 0x01
    3938:	3a 83       	std	Y+2, r19	; 0x02
    393a:	4b 83       	std	Y+3, r20	; 0x03
    393c:	5c 83       	std	Y+4, r21	; 0x04
    393e:	6d 83       	std	Y+5, r22	; 0x05
    3940:	7e 83       	std	Y+6, r23	; 0x06
    3942:	8f 83       	std	Y+7, r24	; 0x07
    3944:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;
	nrk_int_disable ();
    3946:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
	timer = _nrk_os_timer_get ();
    394a:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
    394e:	18 2f       	mov	r17, r24
	nw = _nrk_time_to_ticks (&t);
    3950:	ce 01       	movw	r24, r28
    3952:	01 96       	adiw	r24, 0x01	; 1
    3954:	0e 94 04 20 	call	0x4008	; 0x4008 <_nrk_time_to_ticks>
    3958:	9c 01       	movw	r18, r24
	if (nw <= TIME_PAD)
    395a:	83 30       	cpi	r24, 0x03	; 3
    395c:	91 05       	cpc	r25, r1
    395e:	60 f0       	brcs	.+24     	; 0x3978 <nrk_set_next_wakeup+0x58>
		return NRK_ERROR;
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3960:	e0 91 c5 05 	lds	r30, 0x05C5
    3964:	f0 91 c6 05 	lds	r31, 0x05C6
    3968:	21 0f       	add	r18, r17
    396a:	31 1d       	adc	r19, r1
    396c:	36 8b       	std	Z+22, r19	; 0x16
    396e:	25 8b       	std	Z+21, r18	; 0x15
	_nrk_prev_timer_val=timer;
	_nrk_set_next_wakeup(timer);
	}
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();
    3970:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>

	return NRK_OK;
    3974:	81 e0       	ldi	r24, 0x01	; 1
    3976:	01 c0       	rjmp	.+2      	; 0x397a <nrk_set_next_wakeup+0x5a>
	uint16_t nw;
	nrk_int_disable ();
	timer = _nrk_os_timer_get ();
	nw = _nrk_time_to_ticks (&t);
	if (nw <= TIME_PAD)
		return NRK_ERROR;
    3978:	8f ef       	ldi	r24, 0xFF	; 255
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();

	return NRK_OK;
}
    397a:	28 96       	adiw	r28, 0x08	; 8
    397c:	0f b6       	in	r0, 0x3f	; 63
    397e:	f8 94       	cli
    3980:	de bf       	out	0x3e, r29	; 62
    3982:	0f be       	out	0x3f, r0	; 63
    3984:	cd bf       	out	0x3d, r28	; 61
    3986:	cf 91       	pop	r28
    3988:	df 91       	pop	r29
    398a:	1f 91       	pop	r17
    398c:	08 95       	ret

0000398e <_nrk_wait_for_scheduler>:
{

	//TIMSK = BM (OCIE1A);
	do
	{
		nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    398e:	0e 94 ac 25 	call	0x4b58	; 0x4b58 <nrk_idle>
	}
	while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3992:	e0 91 c5 05 	lds	r30, 0x05C5
    3996:	f0 91 c6 05 	lds	r31, 0x05C6
    399a:	85 81       	ldd	r24, Z+5	; 0x05
    399c:	88 23       	and	r24, r24
    399e:	b9 f7       	brne	.-18     	; 0x398e <_nrk_wait_for_scheduler>

	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    39a0:	08 95       	ret

000039a2 <nrk_wait>:
		return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    39a2:	ff 92       	push	r15
    39a4:	0f 93       	push	r16
    39a6:	1f 93       	push	r17
    39a8:	df 93       	push	r29
    39aa:	cf 93       	push	r28
    39ac:	cd b7       	in	r28, 0x3d	; 61
    39ae:	de b7       	in	r29, 0x3e	; 62
    39b0:	28 97       	sbiw	r28, 0x08	; 8
    39b2:	0f b6       	in	r0, 0x3f	; 63
    39b4:	f8 94       	cli
    39b6:	de bf       	out	0x3e, r29	; 62
    39b8:	0f be       	out	0x3f, r0	; 63
    39ba:	cd bf       	out	0x3d, r28	; 61
    39bc:	29 83       	std	Y+1, r18	; 0x01
    39be:	3a 83       	std	Y+2, r19	; 0x02
    39c0:	4b 83       	std	Y+3, r20	; 0x03
    39c2:	5c 83       	std	Y+4, r21	; 0x04
    39c4:	6d 83       	std	Y+5, r22	; 0x05
    39c6:	7e 83       	std	Y+6, r23	; 0x06
    39c8:	8f 83       	std	Y+7, r24	; 0x07
    39ca:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;

	nrk_stack_check ();
    39cc:	0e 94 10 17 	call	0x2e20	; 0x2e20 <nrk_stack_check>

	nrk_int_disable ();
    39d0:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    39d4:	e0 91 c5 05 	lds	r30, 0x05C5
    39d8:	f0 91 c6 05 	lds	r31, 0x05C6
    39dc:	81 e0       	ldi	r24, 0x01	; 1
    39de:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = 1;
    39e0:	81 e0       	ldi	r24, 0x01	; 1
    39e2:	90 e0       	ldi	r25, 0x00	; 0
    39e4:	90 a3       	std	Z+32, r25	; 0x20
    39e6:	87 8f       	std	Z+31, r24	; 0x1f
	timer = _nrk_os_timer_get ();
    39e8:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
    39ec:	f8 2e       	mov	r15, r24

	//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

	nw = _nrk_time_to_ticks (&t);
    39ee:	ce 01       	movw	r24, r28
    39f0:	01 96       	adiw	r24, 0x01	; 1
    39f2:	0e 94 04 20 	call	0x4008	; 0x4008 <_nrk_time_to_ticks>
	// printf( "t2 %u %u\r\n",timer, nw);
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    39f6:	e0 91 c5 05 	lds	r30, 0x05C5
    39fa:	f0 91 c6 05 	lds	r31, 0x05C6
    39fe:	0f 2d       	mov	r16, r15
    3a00:	10 e0       	ldi	r17, 0x00	; 0
    3a02:	98 01       	movw	r18, r16
    3a04:	28 0f       	add	r18, r24
    3a06:	39 1f       	adc	r19, r25
    3a08:	36 8b       	std	Z+22, r19	; 0x16
    3a0a:	25 8b       	std	Z+21, r18	; 0x15
	//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3a0c:	8f 2d       	mov	r24, r15
    3a0e:	88 3f       	cpi	r24, 0xF8	; 248
    3a10:	78 f4       	brcc	.+30     	; 0x3a30 <nrk_wait+0x8e>
	{
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3a12:	0e 94 3a 24 	call	0x4874	; 0x4874 <_nrk_get_next_wakeup>
    3a16:	0f 5f       	subi	r16, 0xFF	; 255
    3a18:	1f 4f       	sbci	r17, 0xFF	; 255
    3a1a:	28 2f       	mov	r18, r24
    3a1c:	30 e0       	ldi	r19, 0x00	; 0
    3a1e:	02 17       	cp	r16, r18
    3a20:	13 07       	cpc	r17, r19
    3a22:	34 f4       	brge	.+12     	; 0x3a30 <nrk_wait+0x8e>
		{
			timer += TIME_PAD;
    3a24:	8f 2d       	mov	r24, r15
    3a26:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3a28:	80 93 3b 04 	sts	0x043B, r24
			_nrk_set_next_wakeup (timer);
    3a2c:	0e 94 3d 24 	call	0x487a	; 0x487a <_nrk_set_next_wakeup>
		}
	}
	nrk_int_enable ();
    3a30:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>

	_nrk_wait_for_scheduler ();
    3a34:	0e 94 c7 1c 	call	0x398e	; 0x398e <_nrk_wait_for_scheduler>
	return NRK_OK;
}
    3a38:	81 e0       	ldi	r24, 0x01	; 1
    3a3a:	28 96       	adiw	r28, 0x08	; 8
    3a3c:	0f b6       	in	r0, 0x3f	; 63
    3a3e:	f8 94       	cli
    3a40:	de bf       	out	0x3e, r29	; 62
    3a42:	0f be       	out	0x3f, r0	; 63
    3a44:	cd bf       	out	0x3d, r28	; 61
    3a46:	cf 91       	pop	r28
    3a48:	df 91       	pop	r29
    3a4a:	1f 91       	pop	r17
    3a4c:	0f 91       	pop	r16
    3a4e:	ff 90       	pop	r15
    3a50:	08 95       	ret

00003a52 <nrk_wait_until_nw>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_nw ()
{
    3a52:	1f 93       	push	r17
	uint8_t timer;
	nrk_int_disable ();
    3a54:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3a58:	e0 91 c5 05 	lds	r30, 0x05C5
    3a5c:	f0 91 c6 05 	lds	r31, 0x05C6
    3a60:	81 e0       	ldi	r24, 0x01	; 1
    3a62:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->nw_flag = 1;
    3a64:	86 83       	std	Z+6, r24	; 0x06
	timer = _nrk_os_timer_get ();
    3a66:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
    3a6a:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3a6c:	88 3f       	cpi	r24, 0xF8	; 248
    3a6e:	88 f4       	brcc	.+34     	; 0x3a92 <nrk_wait_until_nw+0x40>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3a70:	0e 94 3a 24 	call	0x4874	; 0x4874 <_nrk_get_next_wakeup>
    3a74:	21 2f       	mov	r18, r17
    3a76:	30 e0       	ldi	r19, 0x00	; 0
    3a78:	2f 5f       	subi	r18, 0xFF	; 255
    3a7a:	3f 4f       	sbci	r19, 0xFF	; 255
    3a7c:	48 2f       	mov	r20, r24
    3a7e:	50 e0       	ldi	r21, 0x00	; 0
    3a80:	24 17       	cp	r18, r20
    3a82:	35 07       	cpc	r19, r21
    3a84:	34 f4       	brge	.+12     	; 0x3a92 <nrk_wait_until_nw+0x40>
		{
			timer += TIME_PAD;
    3a86:	81 2f       	mov	r24, r17
    3a88:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3a8a:	80 93 3b 04 	sts	0x043B, r24
			_nrk_set_next_wakeup (timer);
    3a8e:	0e 94 3d 24 	call	0x487a	; 0x487a <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3a92:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3a96:	0e 94 c7 1c 	call	0x398e	; 0x398e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3a9a:	81 e0       	ldi	r24, 0x01	; 1
    3a9c:	1f 91       	pop	r17
    3a9e:	08 95       	ret

00003aa0 <nrk_wait_until_ticks>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    3aa0:	1f 93       	push	r17
    3aa2:	cf 93       	push	r28
    3aa4:	df 93       	push	r29
    3aa6:	ec 01       	movw	r28, r24
	uint8_t timer;
	nrk_int_disable ();
    3aa8:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3aac:	e0 91 c5 05 	lds	r30, 0x05C5
    3ab0:	f0 91 c6 05 	lds	r31, 0x05C6
    3ab4:	81 e0       	ldi	r24, 0x01	; 1
    3ab6:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->next_wakeup = ticks;
    3ab8:	d6 8b       	std	Z+22, r29	; 0x16
    3aba:	c5 8b       	std	Z+21, r28	; 0x15
	// printf( "t %u\r\n",ticks );
	timer = _nrk_os_timer_get ();
    3abc:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
    3ac0:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3ac2:	88 3f       	cpi	r24, 0xF8	; 248
    3ac4:	88 f4       	brcc	.+34     	; 0x3ae8 <nrk_wait_until_ticks+0x48>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3ac6:	0e 94 3a 24 	call	0x4874	; 0x4874 <_nrk_get_next_wakeup>
    3aca:	21 2f       	mov	r18, r17
    3acc:	30 e0       	ldi	r19, 0x00	; 0
    3ace:	2f 5f       	subi	r18, 0xFF	; 255
    3ad0:	3f 4f       	sbci	r19, 0xFF	; 255
    3ad2:	48 2f       	mov	r20, r24
    3ad4:	50 e0       	ldi	r21, 0x00	; 0
    3ad6:	24 17       	cp	r18, r20
    3ad8:	35 07       	cpc	r19, r21
    3ada:	34 f4       	brge	.+12     	; 0x3ae8 <nrk_wait_until_ticks+0x48>
		{
			timer += TIME_PAD;
    3adc:	81 2f       	mov	r24, r17
    3ade:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3ae0:	80 93 3b 04 	sts	0x043B, r24
			_nrk_set_next_wakeup (timer);
    3ae4:	0e 94 3d 24 	call	0x487a	; 0x487a <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3ae8:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3aec:	0e 94 c7 1c 	call	0x398e	; 0x398e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3af0:	81 e0       	ldi	r24, 0x01	; 1
    3af2:	df 91       	pop	r29
    3af4:	cf 91       	pop	r28
    3af6:	1f 91       	pop	r17
    3af8:	08 95       	ret

00003afa <nrk_wait_ticks>:
* timer ticks after the curret OS tick timer.
*
*/

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3afa:	ef 92       	push	r14
    3afc:	ff 92       	push	r15
    3afe:	0f 93       	push	r16
    3b00:	1f 93       	push	r17
    3b02:	df 93       	push	r29
    3b04:	cf 93       	push	r28
    3b06:	0f 92       	push	r0
    3b08:	cd b7       	in	r28, 0x3d	; 61
    3b0a:	de b7       	in	r29, 0x3e	; 62
    3b0c:	8c 01       	movw	r16, r24
	uint8_t timer;
	nrk_int_disable ();
    3b0e:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3b12:	e0 91 c5 05 	lds	r30, 0x05C5
    3b16:	f0 91 c6 05 	lds	r31, 0x05C6
    3b1a:	81 e0       	ldi	r24, 0x01	; 1
    3b1c:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3b1e:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
	nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3b22:	e0 91 c5 05 	lds	r30, 0x05C5
    3b26:	f0 91 c6 05 	lds	r31, 0x05C6
    3b2a:	e8 2e       	mov	r14, r24
    3b2c:	ff 24       	eor	r15, r15
    3b2e:	0e 0d       	add	r16, r14
    3b30:	1f 1d       	adc	r17, r15
    3b32:	16 8b       	std	Z+22, r17	; 0x16
    3b34:	05 8b       	std	Z+21, r16	; 0x15

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3b36:	88 3f       	cpi	r24, 0xF8	; 248
    3b38:	90 f4       	brcc	.+36     	; 0x3b5e <nrk_wait_ticks+0x64>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3b3a:	89 83       	std	Y+1, r24	; 0x01
    3b3c:	0e 94 3a 24 	call	0x4874	; 0x4874 <_nrk_get_next_wakeup>
    3b40:	08 94       	sec
    3b42:	e1 1c       	adc	r14, r1
    3b44:	f1 1c       	adc	r15, r1
    3b46:	28 2f       	mov	r18, r24
    3b48:	30 e0       	ldi	r19, 0x00	; 0
    3b4a:	99 81       	ldd	r25, Y+1	; 0x01
    3b4c:	e2 16       	cp	r14, r18
    3b4e:	f3 06       	cpc	r15, r19
    3b50:	34 f4       	brge	.+12     	; 0x3b5e <nrk_wait_ticks+0x64>
		{
			timer += TIME_PAD;
    3b52:	89 2f       	mov	r24, r25
    3b54:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3b56:	80 93 3b 04 	sts	0x043B, r24
			_nrk_set_next_wakeup (timer);
    3b5a:	0e 94 3d 24 	call	0x487a	; 0x487a <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3b5e:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3b62:	0e 94 c7 1c 	call	0x398e	; 0x398e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3b66:	81 e0       	ldi	r24, 0x01	; 1
    3b68:	0f 90       	pop	r0
    3b6a:	cf 91       	pop	r28
    3b6c:	df 91       	pop	r29
    3b6e:	1f 91       	pop	r17
    3b70:	0f 91       	pop	r16
    3b72:	ff 90       	pop	r15
    3b74:	ef 90       	pop	r14
    3b76:	08 95       	ret

00003b78 <nrk_wait_until_next_n_periods>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3b78:	1f 93       	push	r17
    3b7a:	cf 93       	push	r28
    3b7c:	df 93       	push	r29
    3b7e:	ec 01       	movw	r28, r24
	uint8_t timer;

	nrk_stack_check ();
    3b80:	0e 94 10 17 	call	0x2e20	; 0x2e20 <nrk_stack_check>

	if (p == 0)
    3b84:	20 97       	sbiw	r28, 0x00	; 0
    3b86:	11 f4       	brne	.+4      	; 0x3b8c <nrk_wait_until_next_n_periods+0x14>
		p = 1;
    3b88:	c1 e0       	ldi	r28, 0x01	; 1
    3b8a:	d0 e0       	ldi	r29, 0x00	; 0
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3b8c:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3b90:	e0 91 c5 05 	lds	r30, 0x05C5
    3b94:	f0 91 c6 05 	lds	r31, 0x05C6
    3b98:	81 e0       	ldi	r24, 0x01	; 1
    3b9a:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = p;
    3b9c:	d0 a3       	std	Z+32, r29	; 0x20
    3b9e:	c7 8f       	std	Z+31, r28	; 0x1f
	timer = _nrk_os_timer_get ();
    3ba0:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
    3ba4:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	// +2 allows for potential time conflict resolution
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    3ba6:	88 3f       	cpi	r24, 0xF8	; 248
    3ba8:	88 f4       	brcc	.+34     	; 0x3bcc <nrk_wait_until_next_n_periods+0x54>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3baa:	0e 94 3a 24 	call	0x4874	; 0x4874 <_nrk_get_next_wakeup>
    3bae:	21 2f       	mov	r18, r17
    3bb0:	30 e0       	ldi	r19, 0x00	; 0
    3bb2:	2f 5f       	subi	r18, 0xFF	; 255
    3bb4:	3f 4f       	sbci	r19, 0xFF	; 255
    3bb6:	48 2f       	mov	r20, r24
    3bb8:	50 e0       	ldi	r21, 0x00	; 0
    3bba:	24 17       	cp	r18, r20
    3bbc:	35 07       	cpc	r19, r21
    3bbe:	34 f4       	brge	.+12     	; 0x3bcc <nrk_wait_until_next_n_periods+0x54>
		{
			timer += TIME_PAD;
    3bc0:	81 2f       	mov	r24, r17
    3bc2:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3bc4:	80 93 3b 04 	sts	0x043B, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3bc8:	0e 94 3d 24 	call	0x487a	; 0x487a <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    3bcc:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    3bd0:	0e 94 c7 1c 	call	0x398e	; 0x398e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3bd4:	81 e0       	ldi	r24, 0x01	; 1
    3bd6:	df 91       	pop	r29
    3bd8:	cf 91       	pop	r28
    3bda:	1f 91       	pop	r17
    3bdc:	08 95       	ret

00003bde <nrk_wait_until_next_period>:
	nrk_wait_until_next_period ();
	return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3bde:	1f 93       	push	r17
	uint8_t timer;

	nrk_stack_check ();
    3be0:	0e 94 10 17 	call	0x2e20	; 0x2e20 <nrk_stack_check>
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3be4:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
	nrk_cur_task_TCB->num_periods = 1;
    3be8:	e0 91 c5 05 	lds	r30, 0x05C5
    3bec:	f0 91 c6 05 	lds	r31, 0x05C6
    3bf0:	81 e0       	ldi	r24, 0x01	; 1
    3bf2:	90 e0       	ldi	r25, 0x00	; 0
    3bf4:	90 a3       	std	Z+32, r25	; 0x20
    3bf6:	87 8f       	std	Z+31, r24	; 0x1f
	nrk_cur_task_TCB->suspend_flag = 1;
    3bf8:	81 e0       	ldi	r24, 0x01	; 1
    3bfa:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3bfc:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
    3c00:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3c02:	88 3f       	cpi	r24, 0xF8	; 248
    3c04:	88 f4       	brcc	.+34     	; 0x3c28 <nrk_wait_until_next_period+0x4a>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3c06:	0e 94 3a 24 	call	0x4874	; 0x4874 <_nrk_get_next_wakeup>
    3c0a:	21 2f       	mov	r18, r17
    3c0c:	30 e0       	ldi	r19, 0x00	; 0
    3c0e:	2f 5f       	subi	r18, 0xFF	; 255
    3c10:	3f 4f       	sbci	r19, 0xFF	; 255
    3c12:	48 2f       	mov	r20, r24
    3c14:	50 e0       	ldi	r21, 0x00	; 0
    3c16:	24 17       	cp	r18, r20
    3c18:	35 07       	cpc	r19, r21
    3c1a:	34 f4       	brge	.+12     	; 0x3c28 <nrk_wait_until_next_period+0x4a>
		{
			timer += TIME_PAD;
    3c1c:	81 2f       	mov	r24, r17
    3c1e:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    3c20:	80 93 3b 04 	sts	0x043B, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3c24:	0e 94 3d 24 	call	0x487a	; 0x487a <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    3c28:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    3c2c:	0e 94 c7 1c 	call	0x398e	; 0x398e <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3c30:	81 e0       	ldi	r24, 0x01	; 1
    3c32:	1f 91       	pop	r17
    3c34:	08 95       	ret

00003c36 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
	nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    3c36:	e0 91 c5 05 	lds	r30, 0x05C5
    3c3a:	f0 91 c6 05 	lds	r31, 0x05C6
    3c3e:	80 85       	ldd	r24, Z+8	; 0x08
    3c40:	0e 94 eb 1b 	call	0x37d6	; 0x37d6 <nrk_rem_from_readyQ>
	nrk_cur_task_TCB->task_state = FINISHED;
    3c44:	e0 91 c5 05 	lds	r30, 0x05C5
    3c48:	f0 91 c6 05 	lds	r31, 0x05C6
    3c4c:	84 e0       	ldi	r24, 0x04	; 4
    3c4e:	81 87       	std	Z+9, r24	; 0x09

	// HAHA, there is NO next period...
	nrk_wait_until_next_period ();
    3c50:	0e 94 ef 1d 	call	0x3bde	; 0x3bde <nrk_wait_until_next_period>
	return NRK_OK;
}
    3c54:	81 e0       	ldi	r24, 0x01	; 1
    3c56:	08 95       	ret

00003c58 <nrk_wait_until>:
	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    3c58:	8f 92       	push	r8
    3c5a:	9f 92       	push	r9
    3c5c:	af 92       	push	r10
    3c5e:	bf 92       	push	r11
    3c60:	cf 92       	push	r12
    3c62:	df 92       	push	r13
    3c64:	ef 92       	push	r14
    3c66:	ff 92       	push	r15
    3c68:	0f 93       	push	r16
    3c6a:	1f 93       	push	r17
    3c6c:	df 93       	push	r29
    3c6e:	cf 93       	push	r28
    3c70:	cd b7       	in	r28, 0x3d	; 61
    3c72:	de b7       	in	r29, 0x3e	; 62
    3c74:	60 97       	sbiw	r28, 0x10	; 16
    3c76:	0f b6       	in	r0, 0x3f	; 63
    3c78:	f8 94       	cli
    3c7a:	de bf       	out	0x3e, r29	; 62
    3c7c:	0f be       	out	0x3f, r0	; 63
    3c7e:	cd bf       	out	0x3d, r28	; 61
    3c80:	29 87       	std	Y+9, r18	; 0x09
    3c82:	3a 87       	std	Y+10, r19	; 0x0a
    3c84:	4b 87       	std	Y+11, r20	; 0x0b
    3c86:	5c 87       	std	Y+12, r21	; 0x0c
    3c88:	6d 87       	std	Y+13, r22	; 0x0d
    3c8a:	7e 87       	std	Y+14, r23	; 0x0e
    3c8c:	8f 87       	std	Y+15, r24	; 0x0f
    3c8e:	98 8b       	std	Y+16, r25	; 0x10
	//c = _nrk_os_timer_get ();
	//do{
	//}while(_nrk_os_timer_get()==c);

	//ttt=c+1;
	nrk_time_get (&ct);
    3c90:	ce 01       	movw	r24, r28
    3c92:	01 96       	adiw	r24, 0x01	; 1
    3c94:	0e 94 88 1e 	call	0x3d10	; 0x3d10 <nrk_time_get>

	v = nrk_time_sub (&t, t, ct);
    3c98:	ce 01       	movw	r24, r28
    3c9a:	09 96       	adiw	r24, 0x09	; 9
    3c9c:	09 85       	ldd	r16, Y+9	; 0x09
    3c9e:	1a 85       	ldd	r17, Y+10	; 0x0a
    3ca0:	2b 85       	ldd	r18, Y+11	; 0x0b
    3ca2:	3c 85       	ldd	r19, Y+12	; 0x0c
    3ca4:	4d 85       	ldd	r20, Y+13	; 0x0d
    3ca6:	5e 85       	ldd	r21, Y+14	; 0x0e
    3ca8:	6f 85       	ldd	r22, Y+15	; 0x0f
    3caa:	78 89       	ldd	r23, Y+16	; 0x10
    3cac:	89 80       	ldd	r8, Y+1	; 0x01
    3cae:	9a 80       	ldd	r9, Y+2	; 0x02
    3cb0:	ab 80       	ldd	r10, Y+3	; 0x03
    3cb2:	bc 80       	ldd	r11, Y+4	; 0x04
    3cb4:	cd 80       	ldd	r12, Y+5	; 0x05
    3cb6:	de 80       	ldd	r13, Y+6	; 0x06
    3cb8:	ef 80       	ldd	r14, Y+7	; 0x07
    3cba:	f8 84       	ldd	r15, Y+8	; 0x08
    3cbc:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <nrk_time_sub>
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
    3cc0:	8f 3f       	cpi	r24, 0xFF	; 255
    3cc2:	61 f0       	breq	.+24     	; 0x3cdc <nrk_wait_until+0x84>
	//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

	//t.secs-=ct.secs;
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);
    3cc4:	29 85       	ldd	r18, Y+9	; 0x09
    3cc6:	3a 85       	ldd	r19, Y+10	; 0x0a
    3cc8:	4b 85       	ldd	r20, Y+11	; 0x0b
    3cca:	5c 85       	ldd	r21, Y+12	; 0x0c
    3ccc:	6d 85       	ldd	r22, Y+13	; 0x0d
    3cce:	7e 85       	ldd	r23, Y+14	; 0x0e
    3cd0:	8f 85       	ldd	r24, Y+15	; 0x0f
    3cd2:	98 89       	ldd	r25, Y+16	; 0x10
    3cd4:	0e 94 d1 1c 	call	0x39a2	; 0x39a2 <nrk_wait>

	return NRK_OK;
    3cd8:	81 e0       	ldi	r24, 0x01	; 1
    3cda:	01 c0       	rjmp	.+2      	; 0x3cde <nrk_wait_until+0x86>

	v = nrk_time_sub (&t, t, ct);
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
	{
		return NRK_ERROR;
    3cdc:	8f ef       	ldi	r24, 0xFF	; 255
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);

	return NRK_OK;
}
    3cde:	60 96       	adiw	r28, 0x10	; 16
    3ce0:	0f b6       	in	r0, 0x3f	; 63
    3ce2:	f8 94       	cli
    3ce4:	de bf       	out	0x3e, r29	; 62
    3ce6:	0f be       	out	0x3f, r0	; 63
    3ce8:	cd bf       	out	0x3d, r28	; 61
    3cea:	cf 91       	pop	r28
    3cec:	df 91       	pop	r29
    3cee:	1f 91       	pop	r17
    3cf0:	0f 91       	pop	r16
    3cf2:	ff 90       	pop	r15
    3cf4:	ef 90       	pop	r14
    3cf6:	df 90       	pop	r13
    3cf8:	cf 90       	pop	r12
    3cfa:	bf 90       	pop	r11
    3cfc:	af 90       	pop	r10
    3cfe:	9f 90       	pop	r9
    3d00:	8f 90       	pop	r8
    3d02:	08 95       	ret

00003d04 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
	return nrk_cur_task_TCB->task_ID;
    3d04:	e0 91 c5 05 	lds	r30, 0x05C5
    3d08:	f0 91 c6 05 	lds	r31, 0x05C6
}
    3d0c:	80 85       	ldd	r24, Z+8	; 0x08
    3d0e:	08 95       	ret

00003d10 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    3d10:	ef 92       	push	r14
    3d12:	ff 92       	push	r15
    3d14:	0f 93       	push	r16
    3d16:	1f 93       	push	r17
    3d18:	cf 93       	push	r28
    3d1a:	df 93       	push	r29
    3d1c:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    3d1e:	1c 82       	std	Y+4, r1	; 0x04
    3d20:	1d 82       	std	Y+5, r1	; 0x05
    3d22:	1e 82       	std	Y+6, r1	; 0x06
    3d24:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    3d26:	80 91 bc 05 	lds	r24, 0x05BC
    3d2a:	90 91 bd 05 	lds	r25, 0x05BD
    3d2e:	a0 91 be 05 	lds	r26, 0x05BE
    3d32:	b0 91 bf 05 	lds	r27, 0x05BF
    3d36:	88 83       	st	Y, r24
    3d38:	99 83       	std	Y+1, r25	; 0x01
    3d3a:	aa 83       	std	Y+2, r26	; 0x02
    3d3c:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    3d3e:	e0 90 c0 05 	lds	r14, 0x05C0
    3d42:	f0 90 c1 05 	lds	r15, 0x05C1
    3d46:	00 91 c2 05 	lds	r16, 0x05C2
    3d4a:	10 91 c3 05 	lds	r17, 0x05C3
    3d4e:	ec 82       	std	Y+4, r14	; 0x04
    3d50:	fd 82       	std	Y+5, r15	; 0x05
    3d52:	0e 83       	std	Y+6, r16	; 0x06
    3d54:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    3d56:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
    3d5a:	68 2f       	mov	r22, r24
    3d5c:	70 e0       	ldi	r23, 0x00	; 0
    3d5e:	80 e0       	ldi	r24, 0x00	; 0
    3d60:	90 e0       	ldi	r25, 0x00	; 0
    3d62:	23 eb       	ldi	r18, 0xB3	; 179
    3d64:	36 ee       	ldi	r19, 0xE6	; 230
    3d66:	4e e0       	ldi	r20, 0x0E	; 14
    3d68:	50 e0       	ldi	r21, 0x00	; 0
    3d6a:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    3d6e:	6e 0d       	add	r22, r14
    3d70:	7f 1d       	adc	r23, r15
    3d72:	80 1f       	adc	r24, r16
    3d74:	91 1f       	adc	r25, r17
    3d76:	6c 83       	std	Y+4, r22	; 0x04
    3d78:	7d 83       	std	Y+5, r23	; 0x05
    3d7a:	8e 83       	std	Y+6, r24	; 0x06
    3d7c:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3d7e:	13 c0       	rjmp	.+38     	; 0x3da6 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    3d80:	80 50       	subi	r24, 0x00	; 0
    3d82:	9a 4c       	sbci	r25, 0xCA	; 202
    3d84:	aa 49       	sbci	r26, 0x9A	; 154
    3d86:	bb 43       	sbci	r27, 0x3B	; 59
    3d88:	8c 83       	std	Y+4, r24	; 0x04
    3d8a:	9d 83       	std	Y+5, r25	; 0x05
    3d8c:	ae 83       	std	Y+6, r26	; 0x06
    3d8e:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    3d90:	88 81       	ld	r24, Y
    3d92:	99 81       	ldd	r25, Y+1	; 0x01
    3d94:	aa 81       	ldd	r26, Y+2	; 0x02
    3d96:	bb 81       	ldd	r27, Y+3	; 0x03
    3d98:	01 96       	adiw	r24, 0x01	; 1
    3d9a:	a1 1d       	adc	r26, r1
    3d9c:	b1 1d       	adc	r27, r1
    3d9e:	88 83       	st	Y, r24
    3da0:	99 83       	std	Y+1, r25	; 0x01
    3da2:	aa 83       	std	Y+2, r26	; 0x02
    3da4:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3da6:	8c 81       	ldd	r24, Y+4	; 0x04
    3da8:	9d 81       	ldd	r25, Y+5	; 0x05
    3daa:	ae 81       	ldd	r26, Y+6	; 0x06
    3dac:	bf 81       	ldd	r27, Y+7	; 0x07
    3dae:	80 30       	cpi	r24, 0x00	; 0
    3db0:	2a ec       	ldi	r18, 0xCA	; 202
    3db2:	92 07       	cpc	r25, r18
    3db4:	2a e9       	ldi	r18, 0x9A	; 154
    3db6:	a2 07       	cpc	r26, r18
    3db8:	2b e3       	ldi	r18, 0x3B	; 59
    3dba:	b2 07       	cpc	r27, r18
    3dbc:	08 f7       	brcc	.-62     	; 0x3d80 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    3dbe:	df 91       	pop	r29
    3dc0:	cf 91       	pop	r28
    3dc2:	1f 91       	pop	r17
    3dc4:	0f 91       	pop	r16
    3dc6:	ff 90       	pop	r15
    3dc8:	ef 90       	pop	r14
    3dca:	08 95       	ret

00003dcc <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    3dcc:	8f 92       	push	r8
    3dce:	9f 92       	push	r9
    3dd0:	af 92       	push	r10
    3dd2:	bf 92       	push	r11
    3dd4:	cf 92       	push	r12
    3dd6:	df 92       	push	r13
    3dd8:	ef 92       	push	r14
    3dda:	ff 92       	push	r15
    3ddc:	0f 93       	push	r16
    3dde:	1f 93       	push	r17
    3de0:	df 93       	push	r29
    3de2:	cf 93       	push	r28
    3de4:	cd b7       	in	r28, 0x3d	; 61
    3de6:	de b7       	in	r29, 0x3e	; 62
    3de8:	60 97       	sbiw	r28, 0x10	; 16
    3dea:	0f b6       	in	r0, 0x3f	; 63
    3dec:	f8 94       	cli
    3dee:	de bf       	out	0x3e, r29	; 62
    3df0:	0f be       	out	0x3f, r0	; 63
    3df2:	cd bf       	out	0x3d, r28	; 61
    3df4:	fc 01       	movw	r30, r24
    3df6:	09 83       	std	Y+1, r16	; 0x01
    3df8:	1a 83       	std	Y+2, r17	; 0x02
    3dfa:	2b 83       	std	Y+3, r18	; 0x03
    3dfc:	3c 83       	std	Y+4, r19	; 0x04
    3dfe:	4d 83       	std	Y+5, r20	; 0x05
    3e00:	5e 83       	std	Y+6, r21	; 0x06
    3e02:	6f 83       	std	Y+7, r22	; 0x07
    3e04:	78 87       	std	Y+8, r23	; 0x08
    3e06:	89 86       	std	Y+9, r8	; 0x09
    3e08:	9a 86       	std	Y+10, r9	; 0x0a
    3e0a:	ab 86       	std	Y+11, r10	; 0x0b
    3e0c:	bc 86       	std	Y+12, r11	; 0x0c
    3e0e:	cd 86       	std	Y+13, r12	; 0x0d
    3e10:	de 86       	std	Y+14, r13	; 0x0e
    3e12:	ef 86       	std	Y+15, r14	; 0x0f
    3e14:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    3e16:	e9 80       	ldd	r14, Y+1	; 0x01
    3e18:	fa 80       	ldd	r15, Y+2	; 0x02
    3e1a:	0b 81       	ldd	r16, Y+3	; 0x03
    3e1c:	1c 81       	ldd	r17, Y+4	; 0x04
    3e1e:	2d 81       	ldd	r18, Y+5	; 0x05
    3e20:	3e 81       	ldd	r19, Y+6	; 0x06
    3e22:	4f 81       	ldd	r20, Y+7	; 0x07
    3e24:	58 85       	ldd	r21, Y+8	; 0x08
    3e26:	a9 84       	ldd	r10, Y+9	; 0x09
    3e28:	ba 84       	ldd	r11, Y+10	; 0x0a
    3e2a:	cb 84       	ldd	r12, Y+11	; 0x0b
    3e2c:	dc 84       	ldd	r13, Y+12	; 0x0c
    3e2e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3e30:	9e 85       	ldd	r25, Y+14	; 0x0e
    3e32:	af 85       	ldd	r26, Y+15	; 0x0f
    3e34:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    3e36:	ea 14       	cp	r14, r10
    3e38:	fb 04       	cpc	r15, r11
    3e3a:	0c 05       	cpc	r16, r12
    3e3c:	1d 05       	cpc	r17, r13
    3e3e:	08 f4       	brcc	.+2      	; 0x3e42 <nrk_time_sub+0x76>
    3e40:	40 c0       	rjmp	.+128    	; 0x3ec2 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    3e42:	ae 14       	cp	r10, r14
    3e44:	bf 04       	cpc	r11, r15
    3e46:	c0 06       	cpc	r12, r16
    3e48:	d1 06       	cpc	r13, r17
    3e4a:	91 f4       	brne	.+36     	; 0x3e70 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    3e4c:	28 17       	cp	r18, r24
    3e4e:	39 07       	cpc	r19, r25
    3e50:	4a 07       	cpc	r20, r26
    3e52:	5b 07       	cpc	r21, r27
    3e54:	b0 f1       	brcs	.+108    	; 0x3ec2 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    3e56:	28 1b       	sub	r18, r24
    3e58:	39 0b       	sbc	r19, r25
    3e5a:	4a 0b       	sbc	r20, r26
    3e5c:	5b 0b       	sbc	r21, r27
    3e5e:	24 83       	std	Z+4, r18	; 0x04
    3e60:	35 83       	std	Z+5, r19	; 0x05
    3e62:	46 83       	std	Z+6, r20	; 0x06
    3e64:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    3e66:	10 82       	st	Z, r1
    3e68:	11 82       	std	Z+1, r1	; 0x01
    3e6a:	12 82       	std	Z+2, r1	; 0x02
    3e6c:	13 82       	std	Z+3, r1	; 0x03
    3e6e:	27 c0       	rjmp	.+78     	; 0x3ebe <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    3e70:	28 17       	cp	r18, r24
    3e72:	39 07       	cpc	r19, r25
    3e74:	4a 07       	cpc	r20, r26
    3e76:	5b 07       	cpc	r21, r27
    3e78:	90 f4       	brcc	.+36     	; 0x3e9e <nrk_time_sub+0xd2>
{
	high.secs--;
    3e7a:	08 94       	sec
    3e7c:	e1 08       	sbc	r14, r1
    3e7e:	f1 08       	sbc	r15, r1
    3e80:	01 09       	sbc	r16, r1
    3e82:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    3e84:	ea 18       	sub	r14, r10
    3e86:	fb 08       	sbc	r15, r11
    3e88:	0c 09       	sbc	r16, r12
    3e8a:	1d 09       	sbc	r17, r13
    3e8c:	e0 82       	st	Z, r14
    3e8e:	f1 82       	std	Z+1, r15	; 0x01
    3e90:	02 83       	std	Z+2, r16	; 0x02
    3e92:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    3e94:	20 50       	subi	r18, 0x00	; 0
    3e96:	36 43       	sbci	r19, 0x36	; 54
    3e98:	45 46       	sbci	r20, 0x65	; 101
    3e9a:	54 4c       	sbci	r21, 0xC4	; 196
    3e9c:	08 c0       	rjmp	.+16     	; 0x3eae <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    3e9e:	ea 18       	sub	r14, r10
    3ea0:	fb 08       	sbc	r15, r11
    3ea2:	0c 09       	sbc	r16, r12
    3ea4:	1d 09       	sbc	r17, r13
    3ea6:	e0 82       	st	Z, r14
    3ea8:	f1 82       	std	Z+1, r15	; 0x01
    3eaa:	02 83       	std	Z+2, r16	; 0x02
    3eac:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    3eae:	28 1b       	sub	r18, r24
    3eb0:	39 0b       	sbc	r19, r25
    3eb2:	4a 0b       	sbc	r20, r26
    3eb4:	5b 0b       	sbc	r21, r27
    3eb6:	24 83       	std	Z+4, r18	; 0x04
    3eb8:	35 83       	std	Z+5, r19	; 0x05
    3eba:	46 83       	std	Z+6, r20	; 0x06
    3ebc:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    3ebe:	81 e0       	ldi	r24, 0x01	; 1
    3ec0:	01 c0       	rjmp	.+2      	; 0x3ec4 <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    3ec2:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    3ec4:	60 96       	adiw	r28, 0x10	; 16
    3ec6:	0f b6       	in	r0, 0x3f	; 63
    3ec8:	f8 94       	cli
    3eca:	de bf       	out	0x3e, r29	; 62
    3ecc:	0f be       	out	0x3f, r0	; 63
    3ece:	cd bf       	out	0x3d, r28	; 61
    3ed0:	cf 91       	pop	r28
    3ed2:	df 91       	pop	r29
    3ed4:	1f 91       	pop	r17
    3ed6:	0f 91       	pop	r16
    3ed8:	ff 90       	pop	r15
    3eda:	ef 90       	pop	r14
    3edc:	df 90       	pop	r13
    3ede:	cf 90       	pop	r12
    3ee0:	bf 90       	pop	r11
    3ee2:	af 90       	pop	r10
    3ee4:	9f 90       	pop	r9
    3ee6:	8f 90       	pop	r8
    3ee8:	08 95       	ret

00003eea <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    3eea:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    3eec:	14 c0       	rjmp	.+40     	; 0x3f16 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    3eee:	20 50       	subi	r18, 0x00	; 0
    3ef0:	3a 4c       	sbci	r19, 0xCA	; 202
    3ef2:	4a 49       	sbci	r20, 0x9A	; 154
    3ef4:	5b 43       	sbci	r21, 0x3B	; 59
    3ef6:	24 83       	std	Z+4, r18	; 0x04
    3ef8:	35 83       	std	Z+5, r19	; 0x05
    3efa:	46 83       	std	Z+6, r20	; 0x06
    3efc:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    3efe:	20 81       	ld	r18, Z
    3f00:	31 81       	ldd	r19, Z+1	; 0x01
    3f02:	42 81       	ldd	r20, Z+2	; 0x02
    3f04:	53 81       	ldd	r21, Z+3	; 0x03
    3f06:	2f 5f       	subi	r18, 0xFF	; 255
    3f08:	3f 4f       	sbci	r19, 0xFF	; 255
    3f0a:	4f 4f       	sbci	r20, 0xFF	; 255
    3f0c:	5f 4f       	sbci	r21, 0xFF	; 255
    3f0e:	20 83       	st	Z, r18
    3f10:	31 83       	std	Z+1, r19	; 0x01
    3f12:	42 83       	std	Z+2, r20	; 0x02
    3f14:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    3f16:	24 81       	ldd	r18, Z+4	; 0x04
    3f18:	35 81       	ldd	r19, Z+5	; 0x05
    3f1a:	46 81       	ldd	r20, Z+6	; 0x06
    3f1c:	57 81       	ldd	r21, Z+7	; 0x07
    3f1e:	20 30       	cpi	r18, 0x00	; 0
    3f20:	8a ec       	ldi	r24, 0xCA	; 202
    3f22:	38 07       	cpc	r19, r24
    3f24:	8a e9       	ldi	r24, 0x9A	; 154
    3f26:	48 07       	cpc	r20, r24
    3f28:	8b e3       	ldi	r24, 0x3B	; 59
    3f2a:	58 07       	cpc	r21, r24
    3f2c:	00 f7       	brcc	.-64     	; 0x3eee <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    3f2e:	08 95       	ret

00003f30 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    3f30:	8f 92       	push	r8
    3f32:	9f 92       	push	r9
    3f34:	af 92       	push	r10
    3f36:	bf 92       	push	r11
    3f38:	cf 92       	push	r12
    3f3a:	df 92       	push	r13
    3f3c:	ef 92       	push	r14
    3f3e:	ff 92       	push	r15
    3f40:	0f 93       	push	r16
    3f42:	1f 93       	push	r17
    3f44:	df 93       	push	r29
    3f46:	cf 93       	push	r28
    3f48:	cd b7       	in	r28, 0x3d	; 61
    3f4a:	de b7       	in	r29, 0x3e	; 62
    3f4c:	60 97       	sbiw	r28, 0x10	; 16
    3f4e:	0f b6       	in	r0, 0x3f	; 63
    3f50:	f8 94       	cli
    3f52:	de bf       	out	0x3e, r29	; 62
    3f54:	0f be       	out	0x3f, r0	; 63
    3f56:	cd bf       	out	0x3d, r28	; 61
    3f58:	09 83       	std	Y+1, r16	; 0x01
    3f5a:	1a 83       	std	Y+2, r17	; 0x02
    3f5c:	2b 83       	std	Y+3, r18	; 0x03
    3f5e:	3c 83       	std	Y+4, r19	; 0x04
    3f60:	4d 83       	std	Y+5, r20	; 0x05
    3f62:	5e 83       	std	Y+6, r21	; 0x06
    3f64:	6f 83       	std	Y+7, r22	; 0x07
    3f66:	78 87       	std	Y+8, r23	; 0x08
    3f68:	89 86       	std	Y+9, r8	; 0x09
    3f6a:	9a 86       	std	Y+10, r9	; 0x0a
    3f6c:	ab 86       	std	Y+11, r10	; 0x0b
    3f6e:	bc 86       	std	Y+12, r11	; 0x0c
    3f70:	cd 86       	std	Y+13, r12	; 0x0d
    3f72:	de 86       	std	Y+14, r13	; 0x0e
    3f74:	ef 86       	std	Y+15, r14	; 0x0f
    3f76:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    3f78:	29 85       	ldd	r18, Y+9	; 0x09
    3f7a:	3a 85       	ldd	r19, Y+10	; 0x0a
    3f7c:	4b 85       	ldd	r20, Y+11	; 0x0b
    3f7e:	5c 85       	ldd	r21, Y+12	; 0x0c
    3f80:	e9 80       	ldd	r14, Y+1	; 0x01
    3f82:	fa 80       	ldd	r15, Y+2	; 0x02
    3f84:	0b 81       	ldd	r16, Y+3	; 0x03
    3f86:	1c 81       	ldd	r17, Y+4	; 0x04
    3f88:	2e 0d       	add	r18, r14
    3f8a:	3f 1d       	adc	r19, r15
    3f8c:	40 1f       	adc	r20, r16
    3f8e:	51 1f       	adc	r21, r17
    3f90:	fc 01       	movw	r30, r24
    3f92:	20 83       	st	Z, r18
    3f94:	31 83       	std	Z+1, r19	; 0x01
    3f96:	42 83       	std	Z+2, r20	; 0x02
    3f98:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    3f9a:	2d 85       	ldd	r18, Y+13	; 0x0d
    3f9c:	3e 85       	ldd	r19, Y+14	; 0x0e
    3f9e:	4f 85       	ldd	r20, Y+15	; 0x0f
    3fa0:	58 89       	ldd	r21, Y+16	; 0x10
    3fa2:	ed 80       	ldd	r14, Y+5	; 0x05
    3fa4:	fe 80       	ldd	r15, Y+6	; 0x06
    3fa6:	0f 81       	ldd	r16, Y+7	; 0x07
    3fa8:	18 85       	ldd	r17, Y+8	; 0x08
    3faa:	2e 0d       	add	r18, r14
    3fac:	3f 1d       	adc	r19, r15
    3fae:	40 1f       	adc	r20, r16
    3fb0:	51 1f       	adc	r21, r17
    3fb2:	24 83       	std	Z+4, r18	; 0x04
    3fb4:	35 83       	std	Z+5, r19	; 0x05
    3fb6:	46 83       	std	Z+6, r20	; 0x06
    3fb8:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    3fba:	0e 94 75 1f 	call	0x3eea	; 0x3eea <nrk_time_compact_nanos>
return NRK_OK;
}
    3fbe:	81 e0       	ldi	r24, 0x01	; 1
    3fc0:	60 96       	adiw	r28, 0x10	; 16
    3fc2:	0f b6       	in	r0, 0x3f	; 63
    3fc4:	f8 94       	cli
    3fc6:	de bf       	out	0x3e, r29	; 62
    3fc8:	0f be       	out	0x3f, r0	; 63
    3fca:	cd bf       	out	0x3d, r28	; 61
    3fcc:	cf 91       	pop	r28
    3fce:	df 91       	pop	r29
    3fd0:	1f 91       	pop	r17
    3fd2:	0f 91       	pop	r16
    3fd4:	ff 90       	pop	r15
    3fd6:	ef 90       	pop	r14
    3fd8:	df 90       	pop	r13
    3fda:	cf 90       	pop	r12
    3fdc:	bf 90       	pop	r11
    3fde:	af 90       	pop	r10
    3fe0:	9f 90       	pop	r9
    3fe2:	8f 90       	pop	r8
    3fe4:	08 95       	ret

00003fe6 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    3fe6:	60 93 bc 05 	sts	0x05BC, r22
    3fea:	70 93 bd 05 	sts	0x05BD, r23
    3fee:	80 93 be 05 	sts	0x05BE, r24
    3ff2:	90 93 bf 05 	sts	0x05BF, r25
  nrk_system_time.nano_secs=nano_secs;
    3ff6:	20 93 c0 05 	sts	0x05C0, r18
    3ffa:	30 93 c1 05 	sts	0x05C1, r19
    3ffe:	40 93 c2 05 	sts	0x05C2, r20
    4002:	50 93 c3 05 	sts	0x05C3, r21
}
    4006:	08 95       	ret

00004008 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4008:	8f 92       	push	r8
    400a:	9f 92       	push	r9
    400c:	af 92       	push	r10
    400e:	bf 92       	push	r11
    4010:	cf 92       	push	r12
    4012:	df 92       	push	r13
    4014:	ef 92       	push	r14
    4016:	ff 92       	push	r15
    4018:	0f 93       	push	r16
    401a:	1f 93       	push	r17
    401c:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    401e:	20 81       	ld	r18, Z
    4020:	31 81       	ldd	r19, Z+1	; 0x01
    4022:	42 81       	ldd	r20, Z+2	; 0x02
    4024:	53 81       	ldd	r21, Z+3	; 0x03
    4026:	64 81       	ldd	r22, Z+4	; 0x04
    4028:	75 81       	ldd	r23, Z+5	; 0x05
    402a:	86 81       	ldd	r24, Z+6	; 0x06
    402c:	97 81       	ldd	r25, Z+7	; 0x07
    402e:	21 15       	cp	r18, r1
    4030:	31 05       	cpc	r19, r1
    4032:	41 05       	cpc	r20, r1
    4034:	51 05       	cpc	r21, r1
    4036:	09 f4       	brne	.+2      	; 0x403a <_nrk_time_to_ticks+0x32>
    4038:	61 c0       	rjmp	.+194    	; 0x40fc <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    403a:	22 34       	cpi	r18, 0x42	; 66
    403c:	31 05       	cpc	r19, r1
    403e:	41 05       	cpc	r20, r1
    4040:	51 05       	cpc	r21, r1
    4042:	08 f0       	brcs	.+2      	; 0x4046 <_nrk_time_to_ticks+0x3e>
    4044:	62 c0       	rjmp	.+196    	; 0x410a <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4046:	5b 01       	movw	r10, r22
    4048:	6c 01       	movw	r12, r24
    404a:	ee 24       	eor	r14, r14
    404c:	ff 24       	eor	r15, r15
    404e:	87 01       	movw	r16, r14
    4050:	60 e0       	ldi	r22, 0x00	; 0
    4052:	38 c0       	rjmp	.+112    	; 0x40c4 <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4054:	8a 2c       	mov	r8, r10
    4056:	ab 2d       	mov	r26, r11
    4058:	a6 53       	subi	r26, 0x36	; 54
    405a:	f1 e0       	ldi	r31, 0x01	; 1
    405c:	ab 15       	cp	r26, r11
    405e:	08 f0       	brcs	.+2      	; 0x4062 <_nrk_time_to_ticks+0x5a>
    4060:	f0 e0       	ldi	r31, 0x00	; 0
    4062:	8c 2d       	mov	r24, r12
    4064:	86 56       	subi	r24, 0x66	; 102
    4066:	91 e0       	ldi	r25, 0x01	; 1
    4068:	8c 15       	cp	r24, r12
    406a:	08 f0       	brcs	.+2      	; 0x406e <_nrk_time_to_ticks+0x66>
    406c:	90 e0       	ldi	r25, 0x00	; 0
    406e:	f8 0f       	add	r31, r24
    4070:	71 e0       	ldi	r23, 0x01	; 1
    4072:	f8 17       	cp	r31, r24
    4074:	08 f0       	brcs	.+2      	; 0x4078 <_nrk_time_to_ticks+0x70>
    4076:	70 e0       	ldi	r23, 0x00	; 0
    4078:	97 2b       	or	r25, r23
    407a:	7d 2d       	mov	r23, r13
    407c:	75 5c       	subi	r23, 0xC5	; 197
    407e:	e1 e0       	ldi	r30, 0x01	; 1
    4080:	7d 15       	cp	r23, r13
    4082:	08 f0       	brcs	.+2      	; 0x4086 <_nrk_time_to_ticks+0x7e>
    4084:	e0 e0       	ldi	r30, 0x00	; 0
    4086:	97 0f       	add	r25, r23
    4088:	81 e0       	ldi	r24, 0x01	; 1
    408a:	97 17       	cp	r25, r23
    408c:	08 f0       	brcs	.+2      	; 0x4090 <_nrk_time_to_ticks+0x88>
    408e:	80 e0       	ldi	r24, 0x00	; 0
    4090:	8e 2b       	or	r24, r30
    4092:	8e 0d       	add	r24, r14
    4094:	e1 e0       	ldi	r30, 0x01	; 1
    4096:	8e 15       	cp	r24, r14
    4098:	08 f0       	brcs	.+2      	; 0x409c <_nrk_time_to_ticks+0x94>
    409a:	e0 e0       	ldi	r30, 0x00	; 0
    409c:	ef 0d       	add	r30, r15
    409e:	71 e0       	ldi	r23, 0x01	; 1
    40a0:	ef 15       	cp	r30, r15
    40a2:	08 f0       	brcs	.+2      	; 0x40a6 <_nrk_time_to_ticks+0x9e>
    40a4:	70 e0       	ldi	r23, 0x00	; 0
    40a6:	70 0f       	add	r23, r16
    40a8:	b1 e0       	ldi	r27, 0x01	; 1
    40aa:	70 17       	cp	r23, r16
    40ac:	08 f0       	brcs	.+2      	; 0x40b0 <_nrk_time_to_ticks+0xa8>
    40ae:	b0 e0       	ldi	r27, 0x00	; 0
    40b0:	b1 0f       	add	r27, r17
    40b2:	a8 2c       	mov	r10, r8
    40b4:	ba 2e       	mov	r11, r26
    40b6:	cf 2e       	mov	r12, r31
    40b8:	d9 2e       	mov	r13, r25
    40ba:	e8 2e       	mov	r14, r24
    40bc:	fe 2e       	mov	r15, r30
    40be:	07 2f       	mov	r16, r23
    40c0:	1b 2f       	mov	r17, r27
    40c2:	6f 5f       	subi	r22, 0xFF	; 255
    40c4:	86 2f       	mov	r24, r22
    40c6:	90 e0       	ldi	r25, 0x00	; 0
    40c8:	a0 e0       	ldi	r26, 0x00	; 0
    40ca:	b0 e0       	ldi	r27, 0x00	; 0
    40cc:	82 17       	cp	r24, r18
    40ce:	93 07       	cpc	r25, r19
    40d0:	a4 07       	cpc	r26, r20
    40d2:	b5 07       	cpc	r27, r21
    40d4:	08 f4       	brcc	.+2      	; 0x40d8 <_nrk_time_to_ticks+0xd0>
    40d6:	be cf       	rjmp	.-132    	; 0x4054 <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    40d8:	95 01       	movw	r18, r10
    40da:	a6 01       	movw	r20, r12
    40dc:	b7 01       	movw	r22, r14
    40de:	c8 01       	movw	r24, r16
    40e0:	a3 eb       	ldi	r26, 0xB3	; 179
    40e2:	aa 2e       	mov	r10, r26
    40e4:	f6 ee       	ldi	r31, 0xE6	; 230
    40e6:	bf 2e       	mov	r11, r31
    40e8:	ee e0       	ldi	r30, 0x0E	; 14
    40ea:	ce 2e       	mov	r12, r30
    40ec:	dd 24       	eor	r13, r13
    40ee:	ee 24       	eor	r14, r14
    40f0:	ff 24       	eor	r15, r15
    40f2:	00 e0       	ldi	r16, 0x00	; 0
    40f4:	10 e0       	ldi	r17, 0x00	; 0
    40f6:	0e 94 8f 31 	call	0x631e	; 0x631e <__udivdi3>
    40fa:	09 c0       	rjmp	.+18     	; 0x410e <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    40fc:	23 eb       	ldi	r18, 0xB3	; 179
    40fe:	36 ee       	ldi	r19, 0xE6	; 230
    4100:	4e e0       	ldi	r20, 0x0E	; 14
    4102:	50 e0       	ldi	r21, 0x00	; 0
    4104:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    4108:	02 c0       	rjmp	.+4      	; 0x410e <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    410a:	20 e0       	ldi	r18, 0x00	; 0
    410c:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    410e:	c9 01       	movw	r24, r18
    4110:	1f 91       	pop	r17
    4112:	0f 91       	pop	r16
    4114:	ff 90       	pop	r15
    4116:	ef 90       	pop	r14
    4118:	df 90       	pop	r13
    411a:	cf 90       	pop	r12
    411c:	bf 90       	pop	r11
    411e:	af 90       	pop	r10
    4120:	9f 90       	pop	r9
    4122:	8f 90       	pop	r8
    4124:	08 95       	ret

00004126 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4126:	ef 92       	push	r14
    4128:	ff 92       	push	r15
    412a:	0f 93       	push	r16
    412c:	1f 93       	push	r17
    412e:	df 93       	push	r29
    4130:	cf 93       	push	r28
    4132:	cd b7       	in	r28, 0x3d	; 61
    4134:	de b7       	in	r29, 0x3e	; 62
    4136:	28 97       	sbiw	r28, 0x08	; 8
    4138:	0f b6       	in	r0, 0x3f	; 63
    413a:	f8 94       	cli
    413c:	de bf       	out	0x3e, r29	; 62
    413e:	0f be       	out	0x3f, r0	; 63
    4140:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4142:	7b 01       	movw	r14, r22
    4144:	8c 01       	movw	r16, r24
    4146:	ba e0       	ldi	r27, 0x0A	; 10
    4148:	16 95       	lsr	r17
    414a:	07 95       	ror	r16
    414c:	f7 94       	ror	r15
    414e:	e7 94       	ror	r14
    4150:	ba 95       	dec	r27
    4152:	d1 f7       	brne	.-12     	; 0x4148 <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4154:	e9 82       	std	Y+1, r14	; 0x01
    4156:	fa 82       	std	Y+2, r15	; 0x02
    4158:	0b 83       	std	Y+3, r16	; 0x03
    415a:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    415c:	73 70       	andi	r23, 0x03	; 3
    415e:	80 70       	andi	r24, 0x00	; 0
    4160:	90 70       	andi	r25, 0x00	; 0
    4162:	23 eb       	ldi	r18, 0xB3	; 179
    4164:	36 ee       	ldi	r19, 0xE6	; 230
    4166:	4e e0       	ldi	r20, 0x0E	; 14
    4168:	50 e0       	ldi	r21, 0x00	; 0
    416a:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    416e:	6d 83       	std	Y+5, r22	; 0x05
    4170:	7e 83       	std	Y+6, r23	; 0x06
    4172:	8f 83       	std	Y+7, r24	; 0x07
    4174:	98 87       	std	Y+8, r25	; 0x08
    4176:	2e 2d       	mov	r18, r14
    4178:	3a 81       	ldd	r19, Y+2	; 0x02
    417a:	4b 81       	ldd	r20, Y+3	; 0x03
    417c:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    417e:	28 96       	adiw	r28, 0x08	; 8
    4180:	0f b6       	in	r0, 0x3f	; 63
    4182:	f8 94       	cli
    4184:	de bf       	out	0x3e, r29	; 62
    4186:	0f be       	out	0x3f, r0	; 63
    4188:	cd bf       	out	0x3d, r28	; 61
    418a:	cf 91       	pop	r28
    418c:	df 91       	pop	r29
    418e:	1f 91       	pop	r17
    4190:	0f 91       	pop	r16
    4192:	ff 90       	pop	r15
    4194:	ef 90       	pop	r14
    4196:	08 95       	ret

00004198 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    4198:	8f 92       	push	r8
    419a:	9f 92       	push	r9
    419c:	af 92       	push	r10
    419e:	bf 92       	push	r11
    41a0:	cf 92       	push	r12
    41a2:	df 92       	push	r13
    41a4:	ef 92       	push	r14
    41a6:	ff 92       	push	r15
    41a8:	0f 93       	push	r16
    41aa:	1f 93       	push	r17
    41ac:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    41ae:	20 81       	ld	r18, Z
    41b0:	31 81       	ldd	r19, Z+1	; 0x01
    41b2:	42 81       	ldd	r20, Z+2	; 0x02
    41b4:	53 81       	ldd	r21, Z+3	; 0x03
    41b6:	64 81       	ldd	r22, Z+4	; 0x04
    41b8:	75 81       	ldd	r23, Z+5	; 0x05
    41ba:	86 81       	ldd	r24, Z+6	; 0x06
    41bc:	97 81       	ldd	r25, Z+7	; 0x07
    41be:	21 15       	cp	r18, r1
    41c0:	31 05       	cpc	r19, r1
    41c2:	41 05       	cpc	r20, r1
    41c4:	51 05       	cpc	r21, r1
    41c6:	09 f4       	brne	.+2      	; 0x41ca <_nrk_time_to_ticks_long+0x32>
    41c8:	5b c0       	rjmp	.+182    	; 0x4280 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    41ca:	5b 01       	movw	r10, r22
    41cc:	6c 01       	movw	r12, r24
    41ce:	ee 24       	eor	r14, r14
    41d0:	ff 24       	eor	r15, r15
    41d2:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    41d4:	60 e0       	ldi	r22, 0x00	; 0
    41d6:	38 c0       	rjmp	.+112    	; 0x4248 <_nrk_time_to_ticks_long+0xb0>
    41d8:	8a 2c       	mov	r8, r10
    41da:	ab 2d       	mov	r26, r11
    41dc:	a6 53       	subi	r26, 0x36	; 54
    41de:	f1 e0       	ldi	r31, 0x01	; 1
    41e0:	ab 15       	cp	r26, r11
    41e2:	08 f0       	brcs	.+2      	; 0x41e6 <_nrk_time_to_ticks_long+0x4e>
    41e4:	f0 e0       	ldi	r31, 0x00	; 0
    41e6:	8c 2d       	mov	r24, r12
    41e8:	86 56       	subi	r24, 0x66	; 102
    41ea:	91 e0       	ldi	r25, 0x01	; 1
    41ec:	8c 15       	cp	r24, r12
    41ee:	08 f0       	brcs	.+2      	; 0x41f2 <_nrk_time_to_ticks_long+0x5a>
    41f0:	90 e0       	ldi	r25, 0x00	; 0
    41f2:	f8 0f       	add	r31, r24
    41f4:	71 e0       	ldi	r23, 0x01	; 1
    41f6:	f8 17       	cp	r31, r24
    41f8:	08 f0       	brcs	.+2      	; 0x41fc <_nrk_time_to_ticks_long+0x64>
    41fa:	70 e0       	ldi	r23, 0x00	; 0
    41fc:	97 2b       	or	r25, r23
    41fe:	7d 2d       	mov	r23, r13
    4200:	75 5c       	subi	r23, 0xC5	; 197
    4202:	e1 e0       	ldi	r30, 0x01	; 1
    4204:	7d 15       	cp	r23, r13
    4206:	08 f0       	brcs	.+2      	; 0x420a <_nrk_time_to_ticks_long+0x72>
    4208:	e0 e0       	ldi	r30, 0x00	; 0
    420a:	97 0f       	add	r25, r23
    420c:	81 e0       	ldi	r24, 0x01	; 1
    420e:	97 17       	cp	r25, r23
    4210:	08 f0       	brcs	.+2      	; 0x4214 <_nrk_time_to_ticks_long+0x7c>
    4212:	80 e0       	ldi	r24, 0x00	; 0
    4214:	8e 2b       	or	r24, r30
    4216:	8e 0d       	add	r24, r14
    4218:	e1 e0       	ldi	r30, 0x01	; 1
    421a:	8e 15       	cp	r24, r14
    421c:	08 f0       	brcs	.+2      	; 0x4220 <_nrk_time_to_ticks_long+0x88>
    421e:	e0 e0       	ldi	r30, 0x00	; 0
    4220:	ef 0d       	add	r30, r15
    4222:	71 e0       	ldi	r23, 0x01	; 1
    4224:	ef 15       	cp	r30, r15
    4226:	08 f0       	brcs	.+2      	; 0x422a <_nrk_time_to_ticks_long+0x92>
    4228:	70 e0       	ldi	r23, 0x00	; 0
    422a:	70 0f       	add	r23, r16
    422c:	b1 e0       	ldi	r27, 0x01	; 1
    422e:	70 17       	cp	r23, r16
    4230:	08 f0       	brcs	.+2      	; 0x4234 <_nrk_time_to_ticks_long+0x9c>
    4232:	b0 e0       	ldi	r27, 0x00	; 0
    4234:	b1 0f       	add	r27, r17
    4236:	a8 2c       	mov	r10, r8
    4238:	ba 2e       	mov	r11, r26
    423a:	cf 2e       	mov	r12, r31
    423c:	d9 2e       	mov	r13, r25
    423e:	e8 2e       	mov	r14, r24
    4240:	fe 2e       	mov	r15, r30
    4242:	07 2f       	mov	r16, r23
    4244:	1b 2f       	mov	r17, r27
    4246:	6f 5f       	subi	r22, 0xFF	; 255
    4248:	86 2f       	mov	r24, r22
    424a:	90 e0       	ldi	r25, 0x00	; 0
    424c:	a0 e0       	ldi	r26, 0x00	; 0
    424e:	b0 e0       	ldi	r27, 0x00	; 0
    4250:	82 17       	cp	r24, r18
    4252:	93 07       	cpc	r25, r19
    4254:	a4 07       	cpc	r26, r20
    4256:	b5 07       	cpc	r27, r21
    4258:	08 f4       	brcc	.+2      	; 0x425c <_nrk_time_to_ticks_long+0xc4>
    425a:	be cf       	rjmp	.-132    	; 0x41d8 <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    425c:	95 01       	movw	r18, r10
    425e:	a6 01       	movw	r20, r12
    4260:	b7 01       	movw	r22, r14
    4262:	c8 01       	movw	r24, r16
    4264:	e3 eb       	ldi	r30, 0xB3	; 179
    4266:	ae 2e       	mov	r10, r30
    4268:	06 ee       	ldi	r16, 0xE6	; 230
    426a:	b0 2e       	mov	r11, r16
    426c:	1e e0       	ldi	r17, 0x0E	; 14
    426e:	c1 2e       	mov	r12, r17
    4270:	dd 24       	eor	r13, r13
    4272:	ee 24       	eor	r14, r14
    4274:	ff 24       	eor	r15, r15
    4276:	00 e0       	ldi	r16, 0x00	; 0
    4278:	10 e0       	ldi	r17, 0x00	; 0
    427a:	0e 94 8f 31 	call	0x631e	; 0x631e <__udivdi3>
    427e:	06 c0       	rjmp	.+12     	; 0x428c <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4280:	23 eb       	ldi	r18, 0xB3	; 179
    4282:	36 ee       	ldi	r19, 0xE6	; 230
    4284:	4e e0       	ldi	r20, 0x0E	; 14
    4286:	50 e0       	ldi	r21, 0x00	; 0
    4288:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    428c:	b9 01       	movw	r22, r18
    428e:	ca 01       	movw	r24, r20
}
return ticks;
}
    4290:	1f 91       	pop	r17
    4292:	0f 91       	pop	r16
    4294:	ff 90       	pop	r15
    4296:	ef 90       	pop	r14
    4298:	df 90       	pop	r13
    429a:	cf 90       	pop	r12
    429c:	bf 90       	pop	r11
    429e:	af 90       	pop	r10
    42a0:	9f 90       	pop	r9
    42a2:	8f 90       	pop	r8
    42a4:	08 95       	ret

000042a6 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    42a6:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    42a8:	11 e0       	ldi	r17, 0x01	; 1
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    42aa:	0e 94 10 17 	call	0x2e20	; 0x2e20 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    42ae:	0e 94 3a 24 	call	0x4874	; 0x4874 <_nrk_get_next_wakeup>
    42b2:	85 31       	cpi	r24, 0x15	; 21
    42b4:	10 f4       	brcc	.+4      	; 0x42ba <nrk_idle_task+0x14>
    {
	    _nrk_cpu_state=CPU_IDLE;
    42b6:	10 93 b9 05 	sts	0x05B9, r17
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    42ba:	0e 94 ac 25 	call	0x4b58	; 0x4b58 <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    42be:	80 91 60 04 	lds	r24, 0x0460
    42c2:	85 35       	cpi	r24, 0x55	; 85
    42c4:	19 f0       	breq	.+6      	; 0x42cc <nrk_idle_task+0x26>
    42c6:	88 e0       	ldi	r24, 0x08	; 8
    42c8:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    42cc:	80 91 7e 10 	lds	r24, 0x107E
    42d0:	85 35       	cpi	r24, 0x55	; 85
    42d2:	59 f3       	breq	.-42     	; 0x42aa <nrk_idle_task+0x4>
    42d4:	88 e0       	ldi	r24, 0x08	; 8
    42d6:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <nrk_error_add>
    42da:	e7 cf       	rjmp	.-50     	; 0x42aa <nrk_idle_task+0x4>

000042dc <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    42dc:	2f 92       	push	r2
    42de:	3f 92       	push	r3
    42e0:	4f 92       	push	r4
    42e2:	5f 92       	push	r5
    42e4:	6f 92       	push	r6
    42e6:	7f 92       	push	r7
    42e8:	8f 92       	push	r8
    42ea:	9f 92       	push	r9
    42ec:	af 92       	push	r10
    42ee:	bf 92       	push	r11
    42f0:	cf 92       	push	r12
    42f2:	df 92       	push	r13
    42f4:	ef 92       	push	r14
    42f6:	ff 92       	push	r15
    42f8:	0f 93       	push	r16
    42fa:	1f 93       	push	r17
    42fc:	df 93       	push	r29
    42fe:	cf 93       	push	r28
    4300:	0f 92       	push	r0
    4302:	cd b7       	in	r28, 0x3d	; 61
    4304:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    4306:	0e 94 39 24 	call	0x4872	; 0x4872 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    430a:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    430e:	0e 94 b5 23 	call	0x476a	; 0x476a <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    4312:	0e 94 bb 23 	call	0x4776	; 0x4776 <_nrk_high_speed_timer_get>
    4316:	2c 01       	movw	r4, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    4318:	8a ef       	ldi	r24, 0xFA	; 250
    431a:	0e 94 3d 24 	call	0x487a	; 0x487a <_nrk_set_next_wakeup>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    431e:	60 91 3b 04 	lds	r22, 0x043B
    4322:	70 e0       	ldi	r23, 0x00	; 0
    4324:	80 e0       	ldi	r24, 0x00	; 0
    4326:	90 e0       	ldi	r25, 0x00	; 0
    4328:	23 eb       	ldi	r18, 0xB3	; 179
    432a:	36 ee       	ldi	r19, 0xE6	; 230
    432c:	4e e0       	ldi	r20, 0x0E	; 14
    432e:	50 e0       	ldi	r21, 0x00	; 0
    4330:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    4334:	7b 01       	movw	r14, r22
    4336:	8c 01       	movw	r16, r24
    4338:	80 91 c0 05 	lds	r24, 0x05C0
    433c:	90 91 c1 05 	lds	r25, 0x05C1
    4340:	a0 91 c2 05 	lds	r26, 0x05C2
    4344:	b0 91 c3 05 	lds	r27, 0x05C3
    4348:	e8 0e       	add	r14, r24
    434a:	f9 1e       	adc	r15, r25
    434c:	0a 1f       	adc	r16, r26
    434e:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4350:	c8 01       	movw	r24, r16
    4352:	b7 01       	movw	r22, r14
    4354:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    4358:	e6 1a       	sub	r14, r22
    435a:	f7 0a       	sbc	r15, r23
    435c:	08 0b       	sbc	r16, r24
    435e:	19 0b       	sbc	r17, r25
    4360:	80 91 bc 05 	lds	r24, 0x05BC
    4364:	90 91 bd 05 	lds	r25, 0x05BD
    4368:	a0 91 be 05 	lds	r26, 0x05BE
    436c:	b0 91 bf 05 	lds	r27, 0x05BF

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4370:	73 eb       	ldi	r23, 0xB3	; 179
    4372:	a7 2e       	mov	r10, r23
    4374:	76 ee       	ldi	r23, 0xE6	; 230
    4376:	b7 2e       	mov	r11, r23
    4378:	7e e0       	ldi	r23, 0x0E	; 14
    437a:	c7 2e       	mov	r12, r23
    437c:	d1 2c       	mov	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    437e:	14 c0       	rjmp	.+40     	; 0x43a8 <_nrk_scheduler+0xcc>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    4380:	80 e0       	ldi	r24, 0x00	; 0
    4382:	96 e3       	ldi	r25, 0x36	; 54
    4384:	a5 e6       	ldi	r26, 0x65	; 101
    4386:	b4 ec       	ldi	r27, 0xC4	; 196
    4388:	e8 0e       	add	r14, r24
    438a:	f9 1e       	adc	r15, r25
    438c:	0a 1f       	adc	r16, r26
    438e:	1b 1f       	adc	r17, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4390:	c8 01       	movw	r24, r16
    4392:	b7 01       	movw	r22, r14
    4394:	a6 01       	movw	r20, r12
    4396:	95 01       	movw	r18, r10
    4398:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    439c:	e6 1a       	sub	r14, r22
    439e:	f7 0a       	sbc	r15, r23
    43a0:	08 0b       	sbc	r16, r24
    43a2:	19 0b       	sbc	r17, r25
    43a4:	d4 01       	movw	r26, r8
    43a6:	c3 01       	movw	r24, r6
    43a8:	3c 01       	movw	r6, r24
    43aa:	4d 01       	movw	r8, r26
    43ac:	08 94       	sec
    43ae:	61 1c       	adc	r6, r1
    43b0:	71 1c       	adc	r7, r1
    43b2:	81 1c       	adc	r8, r1
    43b4:	91 1c       	adc	r9, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    43b6:	e0 e0       	ldi	r30, 0x00	; 0
    43b8:	ee 16       	cp	r14, r30
    43ba:	ea ec       	ldi	r30, 0xCA	; 202
    43bc:	fe 06       	cpc	r15, r30
    43be:	ea e9       	ldi	r30, 0x9A	; 154
    43c0:	0e 07       	cpc	r16, r30
    43c2:	eb e3       	ldi	r30, 0x3B	; 59
    43c4:	1e 07       	cpc	r17, r30
    43c6:	e0 f6       	brcc	.-72     	; 0x4380 <_nrk_scheduler+0xa4>
    43c8:	80 93 bc 05 	sts	0x05BC, r24
    43cc:	90 93 bd 05 	sts	0x05BD, r25
    43d0:	a0 93 be 05 	sts	0x05BE, r26
    43d4:	b0 93 bf 05 	sts	0x05BF, r27
    43d8:	e0 92 c0 05 	sts	0x05C0, r14
    43dc:	f0 92 c1 05 	sts	0x05C1, r15
    43e0:	00 93 c2 05 	sts	0x05C2, r16
    43e4:	10 93 c3 05 	sts	0x05C3, r17
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    43e8:	e0 91 c5 05 	lds	r30, 0x05C5
    43ec:	f0 91 c6 05 	lds	r31, 0x05C6
    43f0:	85 81       	ldd	r24, Z+5	; 0x05
    43f2:	88 23       	and	r24, r24
    43f4:	b9 f0       	breq	.+46     	; 0x4424 <_nrk_scheduler+0x148>
    43f6:	81 85       	ldd	r24, Z+9	; 0x09
    43f8:	84 30       	cpi	r24, 0x04	; 4
    43fa:	a1 f0       	breq	.+40     	; 0x4424 <_nrk_scheduler+0x148>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    43fc:	87 81       	ldd	r24, Z+7	; 0x07
    43fe:	82 30       	cpi	r24, 0x02	; 2
    4400:	29 f0       	breq	.+10     	; 0x440c <_nrk_scheduler+0x130>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    4402:	88 23       	and	r24, r24
    4404:	41 f0       	breq	.+16     	; 0x4416 <_nrk_scheduler+0x13a>
    4406:	86 81       	ldd	r24, Z+6	; 0x06
    4408:	88 23       	and	r24, r24
    440a:	11 f4       	brne	.+4      	; 0x4410 <_nrk_scheduler+0x134>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    440c:	85 e0       	ldi	r24, 0x05	; 5
    440e:	01 c0       	rjmp	.+2      	; 0x4412 <_nrk_scheduler+0x136>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4410:	83 e0       	ldi	r24, 0x03	; 3
    4412:	81 87       	std	Z+9, r24	; 0x09
    4414:	04 c0       	rjmp	.+8      	; 0x441e <_nrk_scheduler+0x142>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4416:	83 e0       	ldi	r24, 0x03	; 3
    4418:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    441a:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    441c:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    441e:	80 85       	ldd	r24, Z+8	; 0x08
    4420:	0e 94 eb 1b 	call	0x37d6	; 0x37d6 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    4424:	e0 91 c5 05 	lds	r30, 0x05C5
    4428:	f0 91 c6 05 	lds	r31, 0x05C6
    442c:	85 8d       	ldd	r24, Z+29	; 0x1d
    442e:	96 8d       	ldd	r25, Z+30	; 0x1e
    4430:	00 97       	sbiw	r24, 0x00	; 0
    4432:	99 f1       	breq	.+102    	; 0x449a <_nrk_scheduler+0x1be>
    4434:	60 85       	ldd	r22, Z+8	; 0x08
    4436:	66 23       	and	r22, r22
    4438:	81 f1       	breq	.+96     	; 0x449a <_nrk_scheduler+0x1be>
    443a:	81 85       	ldd	r24, Z+9	; 0x09
    443c:	84 30       	cpi	r24, 0x04	; 4
    443e:	69 f1       	breq	.+90     	; 0x449a <_nrk_scheduler+0x1be>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    4440:	21 8d       	ldd	r18, Z+25	; 0x19
    4442:	32 8d       	ldd	r19, Z+26	; 0x1a
    4444:	80 91 3b 04 	lds	r24, 0x043B
    4448:	90 e0       	ldi	r25, 0x00	; 0
    444a:	28 17       	cp	r18, r24
    444c:	39 07       	cpc	r19, r25
    444e:	50 f4       	brcc	.+20     	; 0x4464 <_nrk_scheduler+0x188>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    4450:	82 e0       	ldi	r24, 0x02	; 2
    4452:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    4456:	e0 91 c5 05 	lds	r30, 0x05C5
    445a:	f0 91 c6 05 	lds	r31, 0x05C6
    445e:	12 8e       	std	Z+26, r1	; 0x1a
    4460:	11 8e       	std	Z+25, r1	; 0x19
    4462:	04 c0       	rjmp	.+8      	; 0x446c <_nrk_scheduler+0x190>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    4464:	28 1b       	sub	r18, r24
    4466:	39 0b       	sbc	r19, r25
    4468:	32 8f       	std	Z+26, r19	; 0x1a
    446a:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    446c:	e0 91 c5 05 	lds	r30, 0x05C5
    4470:	f0 91 c6 05 	lds	r31, 0x05C6
    4474:	00 85       	ldd	r16, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    4476:	21 8d       	ldd	r18, Z+25	; 0x19
    4478:	32 8d       	ldd	r19, Z+26	; 0x1a
    447a:	21 15       	cp	r18, r1
    447c:	31 05       	cpc	r19, r1
    447e:	69 f4       	brne	.+26     	; 0x449a <_nrk_scheduler+0x1be>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    4480:	83 e0       	ldi	r24, 0x03	; 3
    4482:	60 2f       	mov	r22, r16
    4484:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4488:	e0 91 c5 05 	lds	r30, 0x05C5
    448c:	f0 91 c6 05 	lds	r31, 0x05C6
    4490:	83 e0       	ldi	r24, 0x03	; 3
    4492:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    4494:	80 2f       	mov	r24, r16
    4496:	0e 94 eb 1b 	call	0x37d6	; 0x37d6 <nrk_rem_from_readyQ>
    449a:	62 e0       	ldi	r22, 0x02	; 2
    449c:	26 2e       	mov	r2, r22
    449e:	65 e0       	ldi	r22, 0x05	; 5
    44a0:	36 2e       	mov	r3, r22

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    44a2:	00 e6       	ldi	r16, 0x60	; 96
    44a4:	1a ee       	ldi	r17, 0xEA	; 234
    44a6:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    44a8:	51 e0       	ldi	r21, 0x01	; 1
    44aa:	65 2e       	mov	r6, r21
    44ac:	71 2c       	mov	r7, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    44ae:	4a ef       	ldi	r20, 0xFA	; 250
    44b0:	e4 2e       	mov	r14, r20
    44b2:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    44b4:	32 e0       	ldi	r19, 0x02	; 2
    44b6:	93 2e       	mov	r9, r19
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    44b8:	91 e0       	ldi	r25, 0x01	; 1
    44ba:	a9 2e       	mov	r10, r25
    44bc:	b1 2c       	mov	r11, r1
    44be:	c1 2c       	mov	r12, r1
    44c0:	d1 2c       	mov	r13, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    44c2:	d1 01       	movw	r26, r2
    44c4:	13 96       	adiw	r26, 0x03	; 3
    44c6:	8c 91       	ld	r24, X
    44c8:	13 97       	sbiw	r26, 0x03	; 3
    44ca:	8f 3f       	cpi	r24, 0xFF	; 255
    44cc:	09 f4       	brne	.+2      	; 0x44d0 <_nrk_scheduler+0x1f4>
    44ce:	c4 c0       	rjmp	.+392    	; 0x4658 <_nrk_scheduler+0x37c>
        nrk_task_TCB[task_ID].suspend_flag=0;
    44d0:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    44d2:	88 23       	and	r24, r24
    44d4:	09 f4       	brne	.+2      	; 0x44d8 <_nrk_scheduler+0x1fc>
    44d6:	43 c0       	rjmp	.+134    	; 0x455e <_nrk_scheduler+0x282>
    44d8:	14 96       	adiw	r26, 0x04	; 4
    44da:	8c 91       	ld	r24, X
    44dc:	14 97       	sbiw	r26, 0x04	; 4
    44de:	84 30       	cpi	r24, 0x04	; 4
    44e0:	f1 f1       	breq	.+124    	; 0x455e <_nrk_scheduler+0x282>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    44e2:	50 96       	adiw	r26, 0x10	; 16
    44e4:	4d 91       	ld	r20, X+
    44e6:	5c 91       	ld	r21, X
    44e8:	51 97       	sbiw	r26, 0x11	; 17
    44ea:	80 91 3b 04 	lds	r24, 0x043B
    44ee:	90 e0       	ldi	r25, 0x00	; 0
    44f0:	48 17       	cp	r20, r24
    44f2:	59 07       	cpc	r21, r25
    44f4:	38 f0       	brcs	.+14     	; 0x4504 <_nrk_scheduler+0x228>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    44f6:	48 1b       	sub	r20, r24
    44f8:	59 0b       	sbc	r21, r25
    44fa:	51 96       	adiw	r26, 0x11	; 17
    44fc:	5c 93       	st	X, r21
    44fe:	4e 93       	st	-X, r20
    4500:	50 97       	sbiw	r26, 0x10	; 16
    4502:	03 c0       	rjmp	.+6      	; 0x450a <_nrk_scheduler+0x22e>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    4504:	f1 01       	movw	r30, r2
    4506:	11 8a       	std	Z+17, r1	; 0x11
    4508:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    450a:	d1 01       	movw	r26, r2
    450c:	52 96       	adiw	r26, 0x12	; 18
    450e:	4d 91       	ld	r20, X+
    4510:	5c 91       	ld	r21, X
    4512:	53 97       	sbiw	r26, 0x13	; 19
    4514:	48 17       	cp	r20, r24
    4516:	59 07       	cpc	r21, r25
    4518:	38 f0       	brcs	.+14     	; 0x4528 <_nrk_scheduler+0x24c>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    451a:	48 1b       	sub	r20, r24
    451c:	59 0b       	sbc	r21, r25
    451e:	53 96       	adiw	r26, 0x13	; 19
    4520:	5c 93       	st	X, r21
    4522:	4e 93       	st	-X, r20
    4524:	52 97       	sbiw	r26, 0x12	; 18
    4526:	12 c0       	rjmp	.+36     	; 0x454c <_nrk_scheduler+0x270>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    4528:	f1 01       	movw	r30, r2
    452a:	66 89       	ldd	r22, Z+22	; 0x16
    452c:	77 89       	ldd	r23, Z+23	; 0x17
    452e:	86 17       	cp	r24, r22
    4530:	97 07       	cpc	r25, r23
    4532:	28 f4       	brcc	.+10     	; 0x453e <_nrk_scheduler+0x262>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    4534:	68 1b       	sub	r22, r24
    4536:	79 0b       	sbc	r23, r25
    4538:	73 8b       	std	Z+19, r23	; 0x13
    453a:	62 8b       	std	Z+18, r22	; 0x12
    453c:	07 c0       	rjmp	.+14     	; 0x454c <_nrk_scheduler+0x270>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    453e:	0e 94 2a 3f 	call	0x7e54	; 0x7e54 <__udivmodhi4>
    4542:	d1 01       	movw	r26, r2
    4544:	53 96       	adiw	r26, 0x13	; 19
    4546:	9c 93       	st	X, r25
    4548:	8e 93       	st	-X, r24
    454a:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    454c:	f1 01       	movw	r30, r2
    454e:	82 89       	ldd	r24, Z+18	; 0x12
    4550:	93 89       	ldd	r25, Z+19	; 0x13
    4552:	00 97       	sbiw	r24, 0x00	; 0
    4554:	21 f4       	brne	.+8      	; 0x455e <_nrk_scheduler+0x282>
    4556:	86 89       	ldd	r24, Z+22	; 0x16
    4558:	97 89       	ldd	r25, Z+23	; 0x17
    455a:	93 8b       	std	Z+19, r25	; 0x13
    455c:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    455e:	d1 01       	movw	r26, r2
    4560:	14 96       	adiw	r26, 0x04	; 4
    4562:	8c 91       	ld	r24, X
    4564:	14 97       	sbiw	r26, 0x04	; 4
    4566:	83 30       	cpi	r24, 0x03	; 3
    4568:	09 f0       	breq	.+2      	; 0x456c <_nrk_scheduler+0x290>
    456a:	76 c0       	rjmp	.+236    	; 0x4658 <_nrk_scheduler+0x37c>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    456c:	50 96       	adiw	r26, 0x10	; 16
    456e:	8d 91       	ld	r24, X+
    4570:	9c 91       	ld	r25, X
    4572:	51 97       	sbiw	r26, 0x11	; 17
    4574:	00 97       	sbiw	r24, 0x00	; 0
    4576:	09 f0       	breq	.+2      	; 0x457a <_nrk_scheduler+0x29e>
    4578:	66 c0       	rjmp	.+204    	; 0x4646 <_nrk_scheduler+0x36a>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    457a:	12 96       	adiw	r26, 0x02	; 2
    457c:	8c 91       	ld	r24, X
    457e:	12 97       	sbiw	r26, 0x02	; 2
    4580:	88 23       	and	r24, r24
    4582:	a9 f0       	breq	.+42     	; 0x45ae <_nrk_scheduler+0x2d2>
    4584:	11 96       	adiw	r26, 0x01	; 1
    4586:	8c 91       	ld	r24, X
    4588:	11 97       	sbiw	r26, 0x01	; 1
    458a:	88 23       	and	r24, r24
    458c:	81 f0       	breq	.+32     	; 0x45ae <_nrk_scheduler+0x2d2>
    458e:	d6 01       	movw	r26, r12
    4590:	c5 01       	movw	r24, r10
    4592:	00 90 b5 05 	lds	r0, 0x05B5
    4596:	04 c0       	rjmp	.+8      	; 0x45a0 <_nrk_scheduler+0x2c4>
    4598:	88 0f       	add	r24, r24
    459a:	99 1f       	adc	r25, r25
    459c:	aa 1f       	adc	r26, r26
    459e:	bb 1f       	adc	r27, r27
    45a0:	0a 94       	dec	r0
    45a2:	d2 f7       	brpl	.-12     	; 0x4598 <_nrk_scheduler+0x2bc>
    45a4:	f1 01       	movw	r30, r2
    45a6:	84 87       	std	Z+12, r24	; 0x0c
    45a8:	95 87       	std	Z+13, r25	; 0x0d
    45aa:	a6 87       	std	Z+14, r26	; 0x0e
    45ac:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    45ae:	d1 01       	movw	r26, r2
    45b0:	12 96       	adiw	r26, 0x02	; 2
    45b2:	1c 92       	st	X, r1
    45b4:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    45b6:	11 96       	adiw	r26, 0x01	; 1
    45b8:	1c 92       	st	X, r1
    45ba:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    45bc:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    45be:	5a 96       	adiw	r26, 0x1a	; 26
    45c0:	4d 91       	ld	r20, X+
    45c2:	5c 91       	ld	r21, X
    45c4:	5b 97       	sbiw	r26, 0x1b	; 27
    45c6:	56 96       	adiw	r26, 0x16	; 22
    45c8:	8d 91       	ld	r24, X+
    45ca:	9c 91       	ld	r25, X
    45cc:	57 97       	sbiw	r26, 0x17	; 23
    45ce:	58 96       	adiw	r26, 0x18	; 24
    45d0:	6d 91       	ld	r22, X+
    45d2:	7c 91       	ld	r23, X
    45d4:	59 97       	sbiw	r26, 0x19	; 25
    45d6:	41 30       	cpi	r20, 0x01	; 1
    45d8:	51 05       	cpc	r21, r1
    45da:	d9 f4       	brne	.+54     	; 0x4612 <_nrk_scheduler+0x336>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    45dc:	55 96       	adiw	r26, 0x15	; 21
    45de:	7c 93       	st	X, r23
    45e0:	6e 93       	st	-X, r22
    45e2:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    45e4:	14 96       	adiw	r26, 0x04	; 4
    45e6:	9c 92       	st	X, r9
    45e8:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    45ea:	52 96       	adiw	r26, 0x12	; 18
    45ec:	4d 91       	ld	r20, X+
    45ee:	5c 91       	ld	r21, X
    45f0:	53 97       	sbiw	r26, 0x13	; 19
    45f2:	51 96       	adiw	r26, 0x11	; 17
    45f4:	5c 93       	st	X, r21
    45f6:	4e 93       	st	-X, r20
    45f8:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    45fa:	00 97       	sbiw	r24, 0x00	; 0
    45fc:	21 f4       	brne	.+8      	; 0x4606 <_nrk_scheduler+0x32a>
    45fe:	51 96       	adiw	r26, 0x11	; 17
    4600:	fc 92       	st	X, r15
    4602:	ee 92       	st	-X, r14
    4604:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    4606:	82 2f       	mov	r24, r18
    4608:	29 83       	std	Y+1, r18	; 0x01
    460a:	0e 94 5b 1b 	call	0x36b6	; 0x36b6 <nrk_add_to_readyQ>
    460e:	29 81       	ldd	r18, Y+1	; 0x01
    4610:	1a c0       	rjmp	.+52     	; 0x4646 <_nrk_scheduler+0x36a>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4612:	f1 01       	movw	r30, r2
    4614:	75 8b       	std	Z+21, r23	; 0x15
    4616:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    4618:	ba 01       	movw	r22, r20
    461a:	61 50       	subi	r22, 0x01	; 1
    461c:	70 40       	sbci	r23, 0x00	; 0
    461e:	68 9f       	mul	r22, r24
    4620:	a0 01       	movw	r20, r0
    4622:	69 9f       	mul	r22, r25
    4624:	50 0d       	add	r21, r0
    4626:	78 9f       	mul	r23, r24
    4628:	50 0d       	add	r21, r0
    462a:	11 24       	eor	r1, r1
    462c:	51 8b       	std	Z+17, r21	; 0x11
    462e:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    4630:	53 8b       	std	Z+19, r21	; 0x13
    4632:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4634:	00 97       	sbiw	r24, 0x00	; 0
    4636:	11 f4       	brne	.+4      	; 0x463c <_nrk_scheduler+0x360>
    4638:	f1 8a       	std	Z+17, r15	; 0x11
    463a:	e0 8a       	std	Z+16, r14	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    463c:	d1 01       	movw	r26, r2
    463e:	5b 96       	adiw	r26, 0x1b	; 27
    4640:	7c 92       	st	X, r7
    4642:	6e 92       	st	-X, r6
    4644:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    4646:	f1 01       	movw	r30, r2
    4648:	80 89       	ldd	r24, Z+16	; 0x10
    464a:	91 89       	ldd	r25, Z+17	; 0x11
    464c:	00 97       	sbiw	r24, 0x00	; 0
    464e:	21 f0       	breq	.+8      	; 0x4658 <_nrk_scheduler+0x37c>
    4650:	80 17       	cp	r24, r16
    4652:	91 07       	cpc	r25, r17
    4654:	08 f4       	brcc	.+2      	; 0x4658 <_nrk_scheduler+0x37c>
    4656:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4658:	2f 5f       	subi	r18, 0xFF	; 255
    465a:	81 e2       	ldi	r24, 0x21	; 33
    465c:	90 e0       	ldi	r25, 0x00	; 0
    465e:	28 0e       	add	r2, r24
    4660:	39 1e       	adc	r3, r25
    4662:	25 30       	cpi	r18, 0x05	; 5
    4664:	09 f0       	breq	.+2      	; 0x4668 <_nrk_scheduler+0x38c>
    4666:	2d cf       	rjmp	.-422    	; 0x44c2 <_nrk_scheduler+0x1e6>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    4668:	0e 94 1e 1b 	call	0x363c	; 0x363c <nrk_get_high_ready_task_ID>
    466c:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    466e:	28 2f       	mov	r18, r24
    4670:	33 27       	eor	r19, r19
    4672:	27 fd       	sbrc	r18, 7
    4674:	30 95       	com	r19
    4676:	f9 01       	movw	r30, r18
    4678:	85 e0       	ldi	r24, 0x05	; 5
    467a:	ee 0f       	add	r30, r30
    467c:	ff 1f       	adc	r31, r31
    467e:	8a 95       	dec	r24
    4680:	e1 f7       	brne	.-8      	; 0x467a <_nrk_scheduler+0x39e>
    4682:	e2 0f       	add	r30, r18
    4684:	f3 1f       	adc	r31, r19
    4686:	e3 50       	subi	r30, 0x03	; 3
    4688:	fb 4f       	sbci	r31, 0xFB	; 251
    468a:	82 85       	ldd	r24, Z+10	; 0x0a
    468c:	80 93 c7 05 	sts	0x05C7, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    4690:	f0 93 b7 05 	sts	0x05B7, r31
    4694:	e0 93 b6 05 	sts	0x05B6, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    4698:	ee 20       	and	r14, r14
    469a:	b9 f0       	breq	.+46     	; 0x46ca <_nrk_scheduler+0x3ee>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    469c:	25 8d       	ldd	r18, Z+29	; 0x1d
    469e:	36 8d       	ldd	r19, Z+30	; 0x1e
    46a0:	21 15       	cp	r18, r1
    46a2:	31 05       	cpc	r19, r1
    46a4:	51 f0       	breq	.+20     	; 0x46ba <_nrk_scheduler+0x3de>
    46a6:	21 8d       	ldd	r18, Z+25	; 0x19
    46a8:	32 8d       	ldd	r19, Z+26	; 0x1a
    46aa:	2a 3f       	cpi	r18, 0xFA	; 250
    46ac:	31 05       	cpc	r19, r1
    46ae:	28 f4       	brcc	.+10     	; 0x46ba <_nrk_scheduler+0x3de>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    46b0:	20 17       	cp	r18, r16
    46b2:	31 07       	cpc	r19, r17
    46b4:	08 f4       	brcc	.+2      	; 0x46b8 <_nrk_scheduler+0x3dc>
    46b6:	4b c0       	rjmp	.+150    	; 0x474e <_nrk_scheduler+0x472>
    46b8:	0d c0       	rjmp	.+26     	; 0x46d4 <_nrk_scheduler+0x3f8>
    46ba:	98 01       	movw	r18, r16
    46bc:	0b 3f       	cpi	r16, 0xFB	; 251
    46be:	11 05       	cpc	r17, r1
    46c0:	08 f4       	brcc	.+2      	; 0x46c4 <_nrk_scheduler+0x3e8>
    46c2:	45 c0       	rjmp	.+138    	; 0x474e <_nrk_scheduler+0x472>
    46c4:	2a ef       	ldi	r18, 0xFA	; 250
    46c6:	30 e0       	ldi	r19, 0x00	; 0
    46c8:	42 c0       	rjmp	.+132    	; 0x474e <_nrk_scheduler+0x472>
    }*/


    //  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    46ca:	0b 3f       	cpi	r16, 0xFB	; 251
    46cc:	11 05       	cpc	r17, r1
    46ce:	10 f0       	brcs	.+4      	; 0x46d4 <_nrk_scheduler+0x3f8>
    46d0:	0a ef       	ldi	r16, 0xFA	; 250
    46d2:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    46d4:	80 93 b8 05 	sts	0x05B8, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    46d8:	f0 93 c6 05 	sts	0x05C6, r31
    46dc:	e0 93 c5 05 	sts	0x05C5, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    46e0:	00 93 3b 04 	sts	0x043B, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    46e4:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
    46e8:	28 2f       	mov	r18, r24
    46ea:	30 e0       	ldi	r19, 0x00	; 0
    46ec:	2f 5f       	subi	r18, 0xFF	; 255
    46ee:	3f 4f       	sbci	r19, 0xFF	; 255
    46f0:	20 17       	cp	r18, r16
    46f2:	31 07       	cpc	r19, r17
    46f4:	40 f0       	brcs	.+16     	; 0x4706 <_nrk_scheduler+0x42a>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    46f6:	0e 94 40 24 	call	0x4880	; 0x4880 <_nrk_os_timer_get>
    46fa:	08 2f       	mov	r16, r24
    46fc:	10 e0       	ldi	r17, 0x00	; 0
    46fe:	0e 5f       	subi	r16, 0xFE	; 254
    4700:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    4702:	00 93 3b 04 	sts	0x043B, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    4706:	ee 20       	and	r14, r14
    4708:	11 f0       	breq	.+4      	; 0x470e <_nrk_scheduler+0x432>
    470a:	10 92 b9 05 	sts	0x05B9, r1

    _nrk_set_next_wakeup(next_wake);
    470e:	80 2f       	mov	r24, r16
    4710:	0e 94 3d 24 	call	0x487a	; 0x487a <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    4714:	c2 01       	movw	r24, r4
    4716:	6e ee       	ldi	r22, 0xEE	; 238
    4718:	72 e0       	ldi	r23, 0x02	; 2
    471a:	0e 94 cc 23 	call	0x4798	; 0x4798 <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    471e:	0e 94 01 26 	call	0x4c02	; 0x4c02 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    4722:	0e 94 64 31 	call	0x62c8	; 0x62c8 <nrk_start_high_ready_task>

}
    4726:	0f 90       	pop	r0
    4728:	cf 91       	pop	r28
    472a:	df 91       	pop	r29
    472c:	1f 91       	pop	r17
    472e:	0f 91       	pop	r16
    4730:	ff 90       	pop	r15
    4732:	ef 90       	pop	r14
    4734:	df 90       	pop	r13
    4736:	cf 90       	pop	r12
    4738:	bf 90       	pop	r11
    473a:	af 90       	pop	r10
    473c:	9f 90       	pop	r9
    473e:	8f 90       	pop	r8
    4740:	7f 90       	pop	r7
    4742:	6f 90       	pop	r6
    4744:	5f 90       	pop	r5
    4746:	4f 90       	pop	r4
    4748:	3f 90       	pop	r3
    474a:	2f 90       	pop	r2
    474c:	08 95       	ret

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    474e:	89 01       	movw	r16, r18
    4750:	c1 cf       	rjmp	.-126    	; 0x46d4 <_nrk_scheduler+0x3f8>

00004752 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    475a:	01 97       	sbiw	r24, 0x01	; 1
    475c:	d1 f7       	brne	.-12     	; 0x4752 <nrk_spin_wait_us>

}
    475e:	08 95       	ret

00004760 <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    4760:	1e bc       	out	0x2e, r1	; 46
}
    4762:	08 95       	ret

00004764 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    4764:	81 e0       	ldi	r24, 0x01	; 1
    4766:	8e bd       	out	0x2e, r24	; 46
}
    4768:	08 95       	ret

0000476a <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    476a:	80 b5       	in	r24, 0x20	; 32
    476c:	81 60       	ori	r24, 0x01	; 1
    476e:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    4770:	1d bc       	out	0x2d, r1	; 45
    4772:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    4774:	08 95       	ret

00004776 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    4776:	df 93       	push	r29
    4778:	cf 93       	push	r28
    477a:	00 d0       	rcall	.+0      	; 0x477c <_nrk_high_speed_timer_get+0x6>
    477c:	cd b7       	in	r28, 0x3d	; 61
    477e:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    4780:	8c b5       	in	r24, 0x2c	; 44
    4782:	9d b5       	in	r25, 0x2d	; 45
    4784:	9a 83       	std	Y+2, r25	; 0x02
    4786:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4788:	29 81       	ldd	r18, Y+1	; 0x01
    478a:	3a 81       	ldd	r19, Y+2	; 0x02
}
    478c:	c9 01       	movw	r24, r18
    478e:	0f 90       	pop	r0
    4790:	0f 90       	pop	r0
    4792:	cf 91       	pop	r28
    4794:	df 91       	pop	r29
    4796:	08 95       	ret

00004798 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4798:	ef 92       	push	r14
    479a:	ff 92       	push	r15
    479c:	0f 93       	push	r16
    479e:	1f 93       	push	r17
    47a0:	cf 93       	push	r28
    47a2:	df 93       	push	r29
    47a4:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    47a6:	8f ef       	ldi	r24, 0xFF	; 255
    47a8:	c9 37       	cpi	r28, 0x79	; 121
    47aa:	d8 07       	cpc	r29, r24
    47ac:	10 f0       	brcs	.+4      	; 0x47b2 <nrk_high_speed_timer_wait+0x1a>
    47ae:	c0 e0       	ldi	r28, 0x00	; 0
    47b0:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    47b2:	7e 01       	movw	r14, r28
    47b4:	00 e0       	ldi	r16, 0x00	; 0
    47b6:	10 e0       	ldi	r17, 0x00	; 0
    47b8:	80 e0       	ldi	r24, 0x00	; 0
    47ba:	90 e0       	ldi	r25, 0x00	; 0
    47bc:	e6 0e       	add	r14, r22
    47be:	f7 1e       	adc	r15, r23
    47c0:	08 1f       	adc	r16, r24
    47c2:	19 1f       	adc	r17, r25
    if(tmp>65536)
    47c4:	91 e0       	ldi	r25, 0x01	; 1
    47c6:	e9 16       	cp	r14, r25
    47c8:	90 e0       	ldi	r25, 0x00	; 0
    47ca:	f9 06       	cpc	r15, r25
    47cc:	91 e0       	ldi	r25, 0x01	; 1
    47ce:	09 07       	cpc	r16, r25
    47d0:	90 e0       	ldi	r25, 0x00	; 0
    47d2:	19 07       	cpc	r17, r25
    47d4:	68 f0       	brcs	.+26     	; 0x47f0 <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    47d6:	80 e0       	ldi	r24, 0x00	; 0
    47d8:	90 e0       	ldi	r25, 0x00	; 0
    47da:	af ef       	ldi	r26, 0xFF	; 255
    47dc:	bf ef       	ldi	r27, 0xFF	; 255
    47de:	e8 0e       	add	r14, r24
    47e0:	f9 1e       	adc	r15, r25
    47e2:	0a 1f       	adc	r16, r26
    47e4:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    47e6:	0e 94 bb 23 	call	0x4776	; 0x4776 <_nrk_high_speed_timer_get>
    47ea:	c8 17       	cp	r28, r24
    47ec:	d9 07       	cpc	r29, r25
    47ee:	d8 f3       	brcs	.-10     	; 0x47e6 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    47f0:	0e 94 bb 23 	call	0x4776	; 0x4776 <_nrk_high_speed_timer_get>
    47f4:	8e 15       	cp	r24, r14
    47f6:	9f 05       	cpc	r25, r15
    47f8:	d8 f3       	brcs	.-10     	; 0x47f0 <nrk_high_speed_timer_wait+0x58>
}
    47fa:	df 91       	pop	r29
    47fc:	cf 91       	pop	r28
    47fe:	1f 91       	pop	r17
    4800:	0f 91       	pop	r16
    4802:	ff 90       	pop	r15
    4804:	ef 90       	pop	r14
    4806:	08 95       	ret

00004808 <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    4808:	82 bf       	out	0x32, r24	; 50
}
    480a:	08 95       	ret

0000480c <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    480c:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    480e:	87 b7       	in	r24, 0x37	; 55
    4810:	8d 7f       	andi	r24, 0xFD	; 253
    4812:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    4814:	87 b7       	in	r24, 0x37	; 55
    4816:	8e 7f       	andi	r24, 0xFE	; 254
    4818:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    481a:	08 95       	ret

0000481c <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    481c:	8b e0       	ldi	r24, 0x0B	; 11
    481e:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    4820:	87 b7       	in	r24, 0x37	; 55
    4822:	83 60       	ori	r24, 0x03	; 3
    4824:	87 bf       	out	0x37, r24	; 55
}
    4826:	08 95       	ret

00004828 <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    4828:	80 b5       	in	r24, 0x20	; 32
    482a:	82 60       	ori	r24, 0x02	; 2
    482c:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    482e:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    4830:	10 92 90 03 	sts	0x0390, r1
    _nrk_prev_timer_val=0;
    4834:	10 92 3b 04 	sts	0x043B, r1
}
    4838:	08 95       	ret

0000483a <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    483a:	8e ef       	ldi	r24, 0xFE	; 254
    483c:	80 93 3b 04 	sts	0x043B, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    4840:	98 e0       	ldi	r25, 0x08	; 8
    4842:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    4844:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    4846:	83 e0       	ldi	r24, 0x03	; 3
    4848:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    484a:	8b e0       	ldi	r24, 0x0B	; 11
    484c:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    484e:	80 b5       	in	r24, 0x20	; 32
    4850:	87 60       	ori	r24, 0x07	; 7
    4852:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    4854:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    4856:	81 e0       	ldi	r24, 0x01	; 1
    4858:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    485a:	1d bc       	out	0x2d, r1	; 45
    485c:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    485e:	80 b5       	in	r24, 0x20	; 32
    4860:	81 60       	ori	r24, 0x01	; 1
    4862:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    4864:	0e 94 14 24 	call	0x4828	; 0x4828 <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    4868:	0e 94 0e 24 	call	0x481c	; 0x481c <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    486c:	10 92 90 03 	sts	0x0390, r1
}
    4870:	08 95       	ret

00004872 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    4872:	08 95       	ret

00004874 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    4874:	81 b7       	in	r24, 0x31	; 49
}
    4876:	8f 5f       	subi	r24, 0xFF	; 255
    4878:	08 95       	ret

0000487a <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    487a:	81 50       	subi	r24, 0x01	; 1
    487c:	81 bf       	out	0x31, r24	; 49
}
    487e:	08 95       	ret

00004880 <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    4880:	82 b7       	in	r24, 0x32	; 50
}
    4882:	08 95       	ret

00004884 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    4884:	1f 92       	push	r1
    4886:	0f 92       	push	r0
    4888:	0f b6       	in	r0, 0x3f	; 63
    488a:	0f 92       	push	r0
    488c:	0b b6       	in	r0, 0x3b	; 59
    488e:	0f 92       	push	r0
    4890:	11 24       	eor	r1, r1
    4892:	2f 93       	push	r18
    4894:	3f 93       	push	r19
    4896:	4f 93       	push	r20
    4898:	5f 93       	push	r21
    489a:	6f 93       	push	r22
    489c:	7f 93       	push	r23
    489e:	8f 93       	push	r24
    48a0:	9f 93       	push	r25
    48a2:	af 93       	push	r26
    48a4:	bf 93       	push	r27
    48a6:	ef 93       	push	r30
    48a8:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    48aa:	8a e0       	ldi	r24, 0x0A	; 10
    48ac:	60 e0       	ldi	r22, 0x00	; 0
    48ae:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
}
    48b2:	ff 91       	pop	r31
    48b4:	ef 91       	pop	r30
    48b6:	bf 91       	pop	r27
    48b8:	af 91       	pop	r26
    48ba:	9f 91       	pop	r25
    48bc:	8f 91       	pop	r24
    48be:	7f 91       	pop	r23
    48c0:	6f 91       	pop	r22
    48c2:	5f 91       	pop	r21
    48c4:	4f 91       	pop	r20
    48c6:	3f 91       	pop	r19
    48c8:	2f 91       	pop	r18
    48ca:	0f 90       	pop	r0
    48cc:	0b be       	out	0x3b, r0	; 59
    48ce:	0f 90       	pop	r0
    48d0:	0f be       	out	0x3f, r0	; 63
    48d2:	0f 90       	pop	r0
    48d4:	1f 90       	pop	r1
    48d6:	18 95       	reti

000048d8 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    48d8:	0f 92       	push	r0
    48da:	0f b6       	in	r0, 0x3f	; 63
    48dc:	0f 92       	push	r0
    48de:	1f 92       	push	r1
    48e0:	2f 92       	push	r2
    48e2:	3f 92       	push	r3
    48e4:	4f 92       	push	r4
    48e6:	5f 92       	push	r5
    48e8:	6f 92       	push	r6
    48ea:	7f 92       	push	r7
    48ec:	8f 92       	push	r8
    48ee:	9f 92       	push	r9
    48f0:	af 92       	push	r10
    48f2:	bf 92       	push	r11
    48f4:	cf 92       	push	r12
    48f6:	df 92       	push	r13
    48f8:	ef 92       	push	r14
    48fa:	ff 92       	push	r15
    48fc:	0f 93       	push	r16
    48fe:	1f 93       	push	r17
    4900:	2f 93       	push	r18
    4902:	3f 93       	push	r19
    4904:	4f 93       	push	r20
    4906:	5f 93       	push	r21
    4908:	6f 93       	push	r22
    490a:	7f 93       	push	r23
    490c:	8f 93       	push	r24
    490e:	9f 93       	push	r25
    4910:	af 93       	push	r26
    4912:	bf 93       	push	r27
    4914:	cf 93       	push	r28
    4916:	df 93       	push	r29
    4918:	ef 93       	push	r30
    491a:	ff 93       	push	r31
    491c:	a0 91 c5 05 	lds	r26, 0x05C5
    4920:	b0 91 c6 05 	lds	r27, 0x05C6
    4924:	0d b6       	in	r0, 0x3d	; 61
    4926:	0d 92       	st	X+, r0
    4928:	0e b6       	in	r0, 0x3e	; 62
    492a:	0d 92       	st	X+, r0
    492c:	1f 92       	push	r1
    492e:	a0 91 38 04 	lds	r26, 0x0438
    4932:	b0 91 39 04 	lds	r27, 0x0439
    4936:	1e 90       	ld	r1, -X
    4938:	be bf       	out	0x3e, r27	; 62
    493a:	ad bf       	out	0x3d, r26	; 61
    493c:	08 95       	ret

0000493e <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    493e:	88 23       	and	r24, r24
    4940:	19 f4       	brne	.+6      	; 0x4948 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    4942:	87 b7       	in	r24, 0x37	; 55
    4944:	8f 77       	andi	r24, 0x7F	; 127
    4946:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    4948:	8f ef       	ldi	r24, 0xFF	; 255
    494a:	08 95       	ret

0000494c <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    494c:	88 23       	and	r24, r24
    494e:	19 f4       	brne	.+6      	; 0x4956 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    4950:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    4952:	81 e0       	ldi	r24, 0x01	; 1
    4954:	08 95       	ret
    }
    return NRK_ERROR;
    4956:	8f ef       	ldi	r24, 0xFF	; 255
}
    4958:	08 95       	ret

0000495a <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    495a:	88 23       	and	r24, r24
    495c:	19 f4       	brne	.+6      	; 0x4964 <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    495e:	24 b5       	in	r18, 0x24	; 36
    4960:	30 e0       	ldi	r19, 0x00	; 0
    4962:	02 c0       	rjmp	.+4      	; 0x4968 <nrk_timer_int_read+0xe>
    }
    return 0;
    4964:	20 e0       	ldi	r18, 0x00	; 0
    4966:	30 e0       	ldi	r19, 0x00	; 0

}
    4968:	c9 01       	movw	r24, r18
    496a:	08 95       	ret

0000496c <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    496c:	88 23       	and	r24, r24
    496e:	29 f4       	brne	.+10     	; 0x497a <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    4970:	87 b7       	in	r24, 0x37	; 55
    4972:	80 68       	ori	r24, 0x80	; 128
    4974:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    4976:	81 e0       	ldi	r24, 0x01	; 1
    4978:	08 95       	ret
    }
    return NRK_ERROR;
    497a:	8f ef       	ldi	r24, 0xFF	; 255
}
    497c:	08 95       	ret

0000497e <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    497e:	88 23       	and	r24, r24
    4980:	59 f5       	brne	.+86     	; 0x49d8 <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4982:	cb 01       	movw	r24, r22
    4984:	01 97       	sbiw	r24, 0x01	; 1
    4986:	85 30       	cpi	r24, 0x05	; 5
    4988:	91 05       	cpc	r25, r1
    498a:	10 f4       	brcc	.+4      	; 0x4990 <nrk_timer_int_configure+0x12>
    498c:	60 93 3a 04 	sts	0x043A, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    4990:	88 e0       	ldi	r24, 0x08	; 8
    4992:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    4994:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    4996:	30 93 0c 03 	sts	0x030C, r19
    499a:	20 93 0b 03 	sts	0x030B, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    499e:	80 91 3a 04 	lds	r24, 0x043A
    49a2:	81 30       	cpi	r24, 0x01	; 1
    49a4:	19 f4       	brne	.+6      	; 0x49ac <nrk_timer_int_configure+0x2e>
    49a6:	85 b5       	in	r24, 0x25	; 37
    49a8:	81 60       	ori	r24, 0x01	; 1
    49aa:	09 c0       	rjmp	.+18     	; 0x49be <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    49ac:	82 30       	cpi	r24, 0x02	; 2
    49ae:	19 f4       	brne	.+6      	; 0x49b6 <nrk_timer_int_configure+0x38>
    49b0:	85 b5       	in	r24, 0x25	; 37
    49b2:	82 60       	ori	r24, 0x02	; 2
    49b4:	04 c0       	rjmp	.+8      	; 0x49be <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    49b6:	83 30       	cpi	r24, 0x03	; 3
    49b8:	29 f4       	brne	.+10     	; 0x49c4 <nrk_timer_int_configure+0x46>
    49ba:	85 b5       	in	r24, 0x25	; 37
    49bc:	83 60       	ori	r24, 0x03	; 3
    49be:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    49c0:	81 e0       	ldi	r24, 0x01	; 1
    49c2:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    49c4:	84 30       	cpi	r24, 0x04	; 4
    49c6:	19 f4       	brne	.+6      	; 0x49ce <nrk_timer_int_configure+0x50>
    49c8:	85 b5       	in	r24, 0x25	; 37
    49ca:	84 60       	ori	r24, 0x04	; 4
    49cc:	f8 cf       	rjmp	.-16     	; 0x49be <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    49ce:	85 30       	cpi	r24, 0x05	; 5
    49d0:	29 f4       	brne	.+10     	; 0x49dc <nrk_timer_int_configure+0x5e>
    49d2:	85 b5       	in	r24, 0x25	; 37
    49d4:	85 60       	ori	r24, 0x05	; 5
    49d6:	f3 cf       	rjmp	.-26     	; 0x49be <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    49d8:	8f ef       	ldi	r24, 0xFF	; 255
    49da:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    49dc:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    49de:	08 95       	ret

000049e0 <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    49e0:	1f 92       	push	r1
    49e2:	0f 92       	push	r0
    49e4:	0f b6       	in	r0, 0x3f	; 63
    49e6:	0f 92       	push	r0
    49e8:	0b b6       	in	r0, 0x3b	; 59
    49ea:	0f 92       	push	r0
    49ec:	11 24       	eor	r1, r1
    49ee:	2f 93       	push	r18
    49f0:	3f 93       	push	r19
    49f2:	4f 93       	push	r20
    49f4:	5f 93       	push	r21
    49f6:	6f 93       	push	r22
    49f8:	7f 93       	push	r23
    49fa:	8f 93       	push	r24
    49fc:	9f 93       	push	r25
    49fe:	af 93       	push	r26
    4a00:	bf 93       	push	r27
    4a02:	ef 93       	push	r30
    4a04:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    4a06:	e0 91 0b 03 	lds	r30, 0x030B
    4a0a:	f0 91 0c 03 	lds	r31, 0x030C
    4a0e:	30 97       	sbiw	r30, 0x00	; 0
    4a10:	11 f0       	breq	.+4      	; 0x4a16 <__vector_9+0x36>
    4a12:	09 95       	icall
    4a14:	04 c0       	rjmp	.+8      	; 0x4a1e <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4a16:	8a e0       	ldi	r24, 0x0A	; 10
    4a18:	60 e0       	ldi	r22, 0x00	; 0
    4a1a:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
    return;
}
    4a1e:	ff 91       	pop	r31
    4a20:	ef 91       	pop	r30
    4a22:	bf 91       	pop	r27
    4a24:	af 91       	pop	r26
    4a26:	9f 91       	pop	r25
    4a28:	8f 91       	pop	r24
    4a2a:	7f 91       	pop	r23
    4a2c:	6f 91       	pop	r22
    4a2e:	5f 91       	pop	r21
    4a30:	4f 91       	pop	r20
    4a32:	3f 91       	pop	r19
    4a34:	2f 91       	pop	r18
    4a36:	0f 90       	pop	r0
    4a38:	0b be       	out	0x3b, r0	; 59
    4a3a:	0f 90       	pop	r0
    4a3c:	0f be       	out	0x3f, r0	; 63
    4a3e:	0f 90       	pop	r0
    4a40:	1f 90       	pop	r1
    4a42:	18 95       	reti

00004a44 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4a44:	04 b6       	in	r0, 0x34	; 52
    4a46:	03 fc       	sbrc	r0, 3
    4a48:	02 c0       	rjmp	.+4      	; 0x4a4e <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4a4a:	80 e0       	ldi	r24, 0x00	; 0
    4a4c:	01 c0       	rjmp	.+2      	; 0x4a50 <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    4a4e:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4a50:	04 b6       	in	r0, 0x34	; 52
    4a52:	02 fe       	sbrs	r0, 2
    4a54:	06 c0       	rjmp	.+12     	; 0x4a62 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4a56:	94 b7       	in	r25, 0x34	; 52
    4a58:	9b 7f       	andi	r25, 0xFB	; 251
    4a5a:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4a5c:	04 b6       	in	r0, 0x34	; 52
    4a5e:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4a60:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4a62:	04 b6       	in	r0, 0x34	; 52
    4a64:	01 fe       	sbrs	r0, 1
    4a66:	05 c0       	rjmp	.+10     	; 0x4a72 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    4a68:	94 b7       	in	r25, 0x34	; 52
    4a6a:	9d 7f       	andi	r25, 0xFD	; 253
    4a6c:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    4a6e:	82 60       	ori	r24, 0x02	; 2
    4a70:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4a72:	88 23       	and	r24, r24
    4a74:	59 f4       	brne	.+22     	; 0x4a8c <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4a76:	04 b6       	in	r0, 0x34	; 52
    4a78:	00 fe       	sbrs	r0, 0
    4a7a:	04 c0       	rjmp	.+8      	; 0x4a84 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    4a7c:	94 b7       	in	r25, 0x34	; 52
    4a7e:	9e 7f       	andi	r25, 0xFE	; 254
    4a80:	94 bf       	out	0x34, r25	; 52
    4a82:	01 c0       	rjmp	.+2      	; 0x4a86 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4a84:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    4a86:	93 b7       	in	r25, 0x33	; 51
    4a88:	91 11       	cpse	r25, r1
    4a8a:	81 60       	ori	r24, 0x01	; 1

return error;
}
    4a8c:	08 95       	ret

00004a8e <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    4a8e:	8f ef       	ldi	r24, 0xFF	; 255
    4a90:	08 95       	ret

00004a92 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    4a92:	8f ef       	ldi	r24, 0xFF	; 255
    4a94:	08 95       	ret

00004a96 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    4a96:	8f ef       	ldi	r24, 0xFF	; 255
    4a98:	08 95       	ret

00004a9a <__vector_1>:



SIGNAL(INT0_vect) {
    4a9a:	1f 92       	push	r1
    4a9c:	0f 92       	push	r0
    4a9e:	0f b6       	in	r0, 0x3f	; 63
    4aa0:	0f 92       	push	r0
    4aa2:	0b b6       	in	r0, 0x3b	; 59
    4aa4:	0f 92       	push	r0
    4aa6:	11 24       	eor	r1, r1
    4aa8:	2f 93       	push	r18
    4aaa:	3f 93       	push	r19
    4aac:	4f 93       	push	r20
    4aae:	5f 93       	push	r21
    4ab0:	6f 93       	push	r22
    4ab2:	7f 93       	push	r23
    4ab4:	8f 93       	push	r24
    4ab6:	9f 93       	push	r25
    4ab8:	af 93       	push	r26
    4aba:	bf 93       	push	r27
    4abc:	ef 93       	push	r30
    4abe:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4ac0:	8a e0       	ldi	r24, 0x0A	; 10
    4ac2:	60 e0       	ldi	r22, 0x00	; 0
    4ac4:	0e 94 de 15 	call	0x2bbc	; 0x2bbc <nrk_kernel_error_add>
	return;  	
}
    4ac8:	ff 91       	pop	r31
    4aca:	ef 91       	pop	r30
    4acc:	bf 91       	pop	r27
    4ace:	af 91       	pop	r26
    4ad0:	9f 91       	pop	r25
    4ad2:	8f 91       	pop	r24
    4ad4:	7f 91       	pop	r23
    4ad6:	6f 91       	pop	r22
    4ad8:	5f 91       	pop	r21
    4ada:	4f 91       	pop	r20
    4adc:	3f 91       	pop	r19
    4ade:	2f 91       	pop	r18
    4ae0:	0f 90       	pop	r0
    4ae2:	0b be       	out	0x3b, r0	; 59
    4ae4:	0f 90       	pop	r0
    4ae6:	0f be       	out	0x3f, r0	; 63
    4ae8:	0f 90       	pop	r0
    4aea:	1f 90       	pop	r1
    4aec:	18 95       	reti

00004aee <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    4aee:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4af2:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    4af4:	84 b7       	in	r24, 0x34	; 52
    4af6:	87 7f       	andi	r24, 0xF7	; 247
    4af8:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4afa:	81 b5       	in	r24, 0x21	; 33
    4afc:	88 61       	ori	r24, 0x18	; 24
    4afe:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    4b00:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    4b02:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>
}
    4b06:	08 95       	ret

00004b08 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    4b08:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    4b0c:	84 b7       	in	r24, 0x34	; 52
    4b0e:	87 7f       	andi	r24, 0xF7	; 247
    4b10:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4b12:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4b14:	81 b5       	in	r24, 0x21	; 33
    4b16:	88 61       	ori	r24, 0x18	; 24
    4b18:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    4b1a:	8f e0       	ldi	r24, 0x0F	; 15
    4b1c:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    4b1e:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>

}
    4b22:	08 95       	ret

00004b24 <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4b24:	04 b6       	in	r0, 0x34	; 52
    4b26:	03 fc       	sbrc	r0, 3
    4b28:	02 c0       	rjmp	.+4      	; 0x4b2e <nrk_watchdog_check+0xa>
    4b2a:	81 e0       	ldi	r24, 0x01	; 1
    4b2c:	08 95       	ret
    return NRK_ERROR;
    4b2e:	8f ef       	ldi	r24, 0xFF	; 255
}
    4b30:	08 95       	ret

00004b32 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4b32:	a8 95       	wdr

}
    4b34:	08 95       	ret

00004b36 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    4b36:	08 95       	ret

00004b38 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    4b38:	fc 01       	movw	r30, r24
    4b3a:	76 83       	std	Z+6, r23	; 0x06
    4b3c:	65 83       	std	Z+5, r22	; 0x05
}
    4b3e:	08 95       	ret

00004b40 <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    4b40:	85 b7       	in	r24, 0x35	; 53
    4b42:	83 7e       	andi	r24, 0xE3	; 227
    4b44:	88 61       	ori	r24, 0x18	; 24
    4b46:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4b48:	85 b7       	in	r24, 0x35	; 53
    4b4a:	80 62       	ori	r24, 0x20	; 32
    4b4c:	85 bf       	out	0x35, r24	; 53
    4b4e:	88 95       	sleep
    4b50:	85 b7       	in	r24, 0x35	; 53
    4b52:	8f 7d       	andi	r24, 0xDF	; 223
    4b54:	85 bf       	out	0x35, r24	; 53

}
    4b56:	08 95       	ret

00004b58 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    4b58:	85 b7       	in	r24, 0x35	; 53
    4b5a:	83 7e       	andi	r24, 0xE3	; 227
    4b5c:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4b5e:	85 b7       	in	r24, 0x35	; 53
    4b60:	80 62       	ori	r24, 0x20	; 32
    4b62:	85 bf       	out	0x35, r24	; 53
    4b64:	88 95       	sleep
    4b66:	85 b7       	in	r24, 0x35	; 53
    4b68:	8f 7d       	andi	r24, 0xDF	; 223
    4b6a:	85 bf       	out	0x35, r24	; 53

}
    4b6c:	08 95       	ret

00004b6e <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    4b6e:	25 e5       	ldi	r18, 0x55	; 85
    4b70:	fa 01       	movw	r30, r20
    4b72:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    4b74:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    4b76:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4b78:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4b7a:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    4b7c:	12 92       	st	-Z, r1
    4b7e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4b80:	12 92       	st	-Z, r1
    4b82:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4b84:	12 92       	st	-Z, r1
    4b86:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4b88:	12 92       	st	-Z, r1
    4b8a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4b8c:	12 92       	st	-Z, r1
    4b8e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4b90:	12 92       	st	-Z, r1
    4b92:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4b94:	12 92       	st	-Z, r1
    4b96:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4b98:	12 92       	st	-Z, r1
    4b9a:	12 92       	st	-Z, r1

    *(--stk) = 0;
    4b9c:	12 92       	st	-Z, r1
    4b9e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4ba0:	12 92       	st	-Z, r1
    4ba2:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4ba4:	12 92       	st	-Z, r1
    4ba6:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4ba8:	12 92       	st	-Z, r1
    4baa:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4bac:	12 92       	st	-Z, r1
    4bae:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4bb0:	12 92       	st	-Z, r1
    4bb2:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4bb4:	12 92       	st	-Z, r1
    4bb6:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4bb8:	12 92       	st	-Z, r1
    4bba:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4bbc:	12 92       	st	-Z, r1
    4bbe:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    4bc0:	cf 01       	movw	r24, r30
    4bc2:	08 95       	ret

00004bc4 <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    4bc4:	ef 92       	push	r14
    4bc6:	ff 92       	push	r15
    4bc8:	0f 93       	push	r16
    4bca:	1f 93       	push	r17
    4bcc:	cf 93       	push	r28
    4bce:	df 93       	push	r29
    4bd0:	ec 01       	movw	r28, r24
    4bd2:	8b 01       	movw	r16, r22
    4bd4:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    4bd6:	40 32       	cpi	r20, 0x20	; 32
    4bd8:	51 05       	cpc	r21, r1
    4bda:	18 f4       	brcc	.+6      	; 0x4be2 <nrk_task_set_stk+0x1e>
    4bdc:	81 e1       	ldi	r24, 0x11	; 17
    4bde:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    4be2:	08 94       	sec
    4be4:	e1 08       	sbc	r14, r1
    4be6:	f1 08       	sbc	r15, r1
    4be8:	e0 0e       	add	r14, r16
    4bea:	f1 1e       	adc	r15, r17
    4bec:	fa 82       	std	Y+2, r15	; 0x02
    4bee:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    4bf0:	1c 83       	std	Y+4, r17	; 0x04
    4bf2:	0b 83       	std	Y+3, r16	; 0x03

}
    4bf4:	df 91       	pop	r29
    4bf6:	cf 91       	pop	r28
    4bf8:	1f 91       	pop	r17
    4bfa:	0f 91       	pop	r16
    4bfc:	ff 90       	pop	r15
    4bfe:	ef 90       	pop	r14
    4c00:	08 95       	ret

00004c02 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4c02:	8d ef       	ldi	r24, 0xFD	; 253
    4c04:	93 e1       	ldi	r25, 0x13	; 19
    4c06:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4c0a:	80 93 ff 10 	sts	0x10FF, r24
}
    4c0e:	08 95       	ret

00004c10 <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    4c10:	85 e5       	ldi	r24, 0x55	; 85
    4c12:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    4c16:	ee ef       	ldi	r30, 0xFE	; 254
    4c18:	f0 e1       	ldi	r31, 0x10	; 16
    4c1a:	f0 93 39 04 	sts	0x0439, r31
    4c1e:	e0 93 38 04 	sts	0x0438, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4c22:	8d ef       	ldi	r24, 0xFD	; 253
    4c24:	93 e1       	ldi	r25, 0x13	; 19
    4c26:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4c28:	80 93 ff 10 	sts	0x10FF, r24

}
    4c2c:	08 95       	ret

00004c2e <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    4c2e:	0e 94 1d 24 	call	0x483a	; 0x483a <_nrk_setup_timer>
    nrk_int_enable();
    4c32:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_int_enable>

}
    4c36:	08 95       	ret

00004c38 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    4c38:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <i2c_init>
}
    4c3c:	08 95       	ret

00004c3e <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    4c3e:	1f 93       	push	r17
    4c40:	df 93       	push	r29
    4c42:	cf 93       	push	r28
    4c44:	0f 92       	push	r0
    4c46:	cd b7       	in	r28, 0x3d	; 61
    4c48:	de b7       	in	r29, 0x3e	; 62
    4c4a:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    4c4c:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    4c4e:	8c 62       	ori	r24, 0x2C	; 44
    4c50:	69 83       	std	Y+1, r22	; 0x01
    4c52:	0e 94 dd 26 	call	0x4dba	; 0x4dba <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    4c56:	69 81       	ldd	r22, Y+1	; 0x01
    4c58:	61 30       	cpi	r22, 0x01	; 1
    4c5a:	11 f4       	brne	.+4      	; 0x4c60 <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    4c5c:	80 e0       	ldi	r24, 0x00	; 0
    4c5e:	01 c0       	rjmp	.+2      	; 0x4c62 <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    4c60:	80 e8       	ldi	r24, 0x80	; 128
    4c62:	0e 94 a5 26 	call	0x4d4a	; 0x4d4a <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    4c66:	81 2f       	mov	r24, r17
    4c68:	0e 94 a5 26 	call	0x4d4a	; 0x4d4a <i2c_send>
		
	i2c_stop();
    4c6c:	0e 94 99 26 	call	0x4d32	; 0x4d32 <i2c_stop>
}
    4c70:	0f 90       	pop	r0
    4c72:	cf 91       	pop	r28
    4c74:	df 91       	pop	r29
    4c76:	1f 91       	pop	r17
    4c78:	08 95       	ret

00004c7a <adc_init>:
#include <util/delay.h>



void adc_init()
{
    4c7a:	df 93       	push	r29
    4c7c:	cf 93       	push	r28
    4c7e:	00 d0       	rcall	.+0      	; 0x4c80 <adc_init+0x6>
    4c80:	cd b7       	in	r28, 0x3d	; 61
    4c82:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    4c84:	80 e4       	ldi	r24, 0x40	; 64
    4c86:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    4c88:	86 e0       	ldi	r24, 0x06	; 6
    4c8a:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    4c8c:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    4c8e:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    4c90:	36 99       	sbic	0x06, 6	; 6
    4c92:	fe cf       	rjmp	.-4      	; 0x4c90 <adc_init+0x16>
  dummy = ADCW;
    4c94:	84 b1       	in	r24, 0x04	; 4
    4c96:	95 b1       	in	r25, 0x05	; 5
    4c98:	9a 83       	std	Y+2, r25	; 0x02
    4c9a:	89 83       	std	Y+1, r24	; 0x01
}
    4c9c:	0f 90       	pop	r0
    4c9e:	0f 90       	pop	r0
    4ca0:	cf 91       	pop	r28
    4ca2:	df 91       	pop	r29
    4ca4:	08 95       	ret

00004ca6 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    4ca6:	37 98       	cbi	0x06, 7	; 6
}
    4ca8:	08 95       	ret

00004caa <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    4caa:	97 b1       	in	r25, 0x07	; 7
    4cac:	8f 71       	andi	r24, 0x1F	; 31
    4cae:	90 7e       	andi	r25, 0xE0	; 224
    4cb0:	89 2b       	or	r24, r25
    4cb2:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    4cb4:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    4cb6:	36 99       	sbic	0x06, 6	; 6
    4cb8:	fe cf       	rjmp	.-4      	; 0x4cb6 <adc_GetChannel+0xc>
  return ADCW;
    4cba:	24 b1       	in	r18, 0x04	; 4
    4cbc:	35 b1       	in	r19, 0x05	; 5
}
    4cbe:	c9 01       	movw	r24, r18
    4cc0:	08 95       	ret

00004cc2 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    4cc2:	8e e1       	ldi	r24, 0x1E	; 30
    4cc4:	0e 94 55 26 	call	0x4caa	; 0x4caa <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    4cc8:	bc 01       	movw	r22, r24
    4cca:	80 e0       	ldi	r24, 0x00	; 0
    4ccc:	90 e0       	ldi	r25, 0x00	; 0
    4cce:	0e 94 8d 3c 	call	0x791a	; 0x791a <__floatunsisf>
    4cd2:	9b 01       	movw	r18, r22
    4cd4:	ac 01       	movw	r20, r24
    4cd6:	64 ea       	ldi	r22, 0xA4	; 164
    4cd8:	70 e7       	ldi	r23, 0x70	; 112
    4cda:	8d e9       	ldi	r24, 0x9D	; 157
    4cdc:	94 e4       	ldi	r25, 0x44	; 68
    4cde:	0e 94 f9 3b 	call	0x77f2	; 0x77f2 <__divsf3>
}
    4ce2:	08 95       	ret

00004ce4 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    4ce4:	e1 e7       	ldi	r30, 0x71	; 113
    4ce6:	f0 e0       	ldi	r31, 0x00	; 0
    4ce8:	80 81       	ld	r24, Z
    4cea:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    4cec:	81 e0       	ldi	r24, 0x01	; 1
    4cee:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    4cf2:	84 e0       	ldi	r24, 0x04	; 4
    4cf4:	80 93 74 00 	sts	0x0074, r24
}
    4cf8:	08 95       	ret

00004cfa <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    4cfa:	80 91 74 00 	lds	r24, 0x0074
    4cfe:	87 ff       	sbrs	r24, 7
    4d00:	fc cf       	rjmp	.-8      	; 0x4cfa <i2c_waitForInterruptFlag>
}
    4d02:	08 95       	ret

00004d04 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    4d04:	e4 e7       	ldi	r30, 0x74	; 116
    4d06:	f0 e0       	ldi	r31, 0x00	; 0
    4d08:	80 81       	ld	r24, Z
    4d0a:	80 68       	ori	r24, 0x80	; 128
    4d0c:	80 83       	st	Z, r24
}
    4d0e:	08 95       	ret

00004d10 <i2c_start>:



void i2c_start()
{
    4d10:	cf 93       	push	r28
    4d12:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    4d14:	c4 e7       	ldi	r28, 0x74	; 116
    4d16:	d0 e0       	ldi	r29, 0x00	; 0
    4d18:	88 81       	ld	r24, Y
    4d1a:	80 62       	ori	r24, 0x20	; 32
    4d1c:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    4d1e:	0e 94 82 26 	call	0x4d04	; 0x4d04 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    4d22:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    4d26:	88 81       	ld	r24, Y
    4d28:	8f 7d       	andi	r24, 0xDF	; 223
    4d2a:	88 83       	st	Y, r24
}
    4d2c:	df 91       	pop	r29
    4d2e:	cf 91       	pop	r28
    4d30:	08 95       	ret

00004d32 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    4d32:	80 91 74 00 	lds	r24, 0x0074
    4d36:	80 61       	ori	r24, 0x10	; 16
    4d38:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    4d3c:	0e 94 82 26 	call	0x4d04	; 0x4d04 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    4d40:	80 91 74 00 	lds	r24, 0x0074
    4d44:	84 fd       	sbrc	r24, 4
    4d46:	fc cf       	rjmp	.-8      	; 0x4d40 <i2c_stop+0xe>
}
    4d48:	08 95       	ret

00004d4a <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    4d4a:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    4d4e:	0e 94 82 26 	call	0x4d04	; 0x4d04 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    4d52:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    4d56:	80 91 71 00 	lds	r24, 0x0071
    4d5a:	88 7f       	andi	r24, 0xF8	; 248
    4d5c:	88 32       	cpi	r24, 0x28	; 40
    4d5e:	41 f0       	breq	.+16     	; 0x4d70 <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    4d60:	90 91 71 00 	lds	r25, 0x0071
    4d64:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    4d66:	81 e0       	ldi	r24, 0x01	; 1
    4d68:	98 31       	cpi	r25, 0x18	; 24
    4d6a:	19 f4       	brne	.+6      	; 0x4d72 <i2c_send+0x28>
    4d6c:	80 e0       	ldi	r24, 0x00	; 0
    4d6e:	08 95       	ret
    4d70:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    4d72:	08 95       	ret

00004d74 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    4d74:	00 97       	sbiw	r24, 0x00	; 0
    4d76:	21 f0       	breq	.+8      	; 0x4d80 <i2c_receive+0xc>
    4d78:	80 91 74 00 	lds	r24, 0x0074
    4d7c:	80 64       	ori	r24, 0x40	; 64
    4d7e:	03 c0       	rjmp	.+6      	; 0x4d86 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    4d80:	80 91 74 00 	lds	r24, 0x0074
    4d84:	8f 7b       	andi	r24, 0xBF	; 191
    4d86:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    4d8a:	0e 94 82 26 	call	0x4d04	; 0x4d04 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    4d8e:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <i2c_waitForInterruptFlag>
	return TWDR;
    4d92:	80 91 73 00 	lds	r24, 0x0073
}
    4d96:	08 95       	ret

00004d98 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    4d98:	df 93       	push	r29
    4d9a:	cf 93       	push	r28
    4d9c:	0f 92       	push	r0
    4d9e:	cd b7       	in	r28, 0x3d	; 61
    4da0:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    4da2:	89 83       	std	Y+1, r24	; 0x01
    4da4:	0e 94 88 26 	call	0x4d10	; 0x4d10 <i2c_start>
	i2c_send((address << 1) | 0x01);
    4da8:	89 81       	ldd	r24, Y+1	; 0x01
    4daa:	88 0f       	add	r24, r24
    4dac:	81 60       	ori	r24, 0x01	; 1
    4dae:	0e 94 a5 26 	call	0x4d4a	; 0x4d4a <i2c_send>
}
    4db2:	0f 90       	pop	r0
    4db4:	cf 91       	pop	r28
    4db6:	df 91       	pop	r29
    4db8:	08 95       	ret

00004dba <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    4dba:	df 93       	push	r29
    4dbc:	cf 93       	push	r28
    4dbe:	0f 92       	push	r0
    4dc0:	cd b7       	in	r28, 0x3d	; 61
    4dc2:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    4dc4:	89 83       	std	Y+1, r24	; 0x01
    4dc6:	0e 94 88 26 	call	0x4d10	; 0x4d10 <i2c_start>
	i2c_send(address << 1);
    4dca:	89 81       	ldd	r24, Y+1	; 0x01
    4dcc:	88 0f       	add	r24, r24
    4dce:	0e 94 a5 26 	call	0x4d4a	; 0x4d4a <i2c_send>
}
    4dd2:	0f 90       	pop	r0
    4dd4:	cf 91       	pop	r28
    4dd6:	df 91       	pop	r29
    4dd8:	08 95       	ret

00004dda <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    4dda:	0e 94 3d 26 	call	0x4c7a	; 0x4c7a <adc_init>
	mda100_initDone = 1;
    4dde:	81 e0       	ldi	r24, 0x01	; 1
    4de0:	80 93 fc 02 	sts	0x02FC, r24
}
    4de4:	08 95       	ret

00004de6 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    4de6:	80 91 fc 02 	lds	r24, 0x02FC
    4dea:	88 23       	and	r24, r24
    4dec:	11 f4       	brne	.+4      	; 0x4df2 <mda100_Powersave+0xc>
    4dee:	0e 94 ed 26 	call	0x4dda	; 0x4dda <mda100_init>
	adc_Powersave();
    4df2:	0e 94 53 26 	call	0x4ca6	; 0x4ca6 <adc_Powersave>
}
    4df6:	08 95       	ret

00004df8 <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    4df8:	df 93       	push	r29
    4dfa:	cf 93       	push	r28
    4dfc:	0f 92       	push	r0
    4dfe:	cd b7       	in	r28, 0x3d	; 61
    4e00:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4e02:	90 91 fc 02 	lds	r25, 0x02FC
    4e06:	99 23       	and	r25, r25
    4e08:	21 f4       	brne	.+8      	; 0x4e12 <mda100_LightSensor_Power+0x1a>
    4e0a:	89 83       	std	Y+1, r24	; 0x01
    4e0c:	0e 94 ed 26 	call	0x4dda	; 0x4dda <mda100_init>
    4e10:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    4e12:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    4e14:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    4e16:	81 30       	cpi	r24, 0x01	; 1
    4e18:	19 f4       	brne	.+6      	; 0x4e20 <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    4e1a:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    4e1c:	15 9a       	sbi	0x02, 5	; 2
    4e1e:	02 c0       	rjmp	.+4      	; 0x4e24 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    4e20:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    4e22:	15 98       	cbi	0x02, 5	; 2
	}
}
    4e24:	0f 90       	pop	r0
    4e26:	cf 91       	pop	r28
    4e28:	df 91       	pop	r29
    4e2a:	08 95       	ret

00004e2c <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    4e2c:	df 93       	push	r29
    4e2e:	cf 93       	push	r28
    4e30:	0f 92       	push	r0
    4e32:	cd b7       	in	r28, 0x3d	; 61
    4e34:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4e36:	90 91 fc 02 	lds	r25, 0x02FC
    4e3a:	99 23       	and	r25, r25
    4e3c:	21 f4       	brne	.+8      	; 0x4e46 <mda100_TemperatureSensor_Power+0x1a>
    4e3e:	89 83       	std	Y+1, r24	; 0x01
    4e40:	0e 94 ed 26 	call	0x4dda	; 0x4dda <mda100_init>
    4e44:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    4e46:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    4e48:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    4e4a:	81 30       	cpi	r24, 0x01	; 1
    4e4c:	19 f4       	brne	.+6      	; 0x4e54 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    4e4e:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    4e50:	a0 9a       	sbi	0x14, 0	; 20
    4e52:	02 c0       	rjmp	.+4      	; 0x4e58 <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    4e54:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    4e56:	a0 98       	cbi	0x14, 0	; 20
	}
}
    4e58:	0f 90       	pop	r0
    4e5a:	cf 91       	pop	r28
    4e5c:	df 91       	pop	r29
    4e5e:	08 95       	ret

00004e60 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    4e60:	80 91 fc 02 	lds	r24, 0x02FC
    4e64:	88 23       	and	r24, r24
    4e66:	11 f4       	brne	.+4      	; 0x4e6c <mda100_LightSensor_GetCounts+0xc>
    4e68:	0e 94 ed 26 	call	0x4dda	; 0x4dda <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    4e6c:	81 e0       	ldi	r24, 0x01	; 1
    4e6e:	0e 94 fc 26 	call	0x4df8	; 0x4df8 <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    4e72:	81 e0       	ldi	r24, 0x01	; 1
    4e74:	0e 94 55 26 	call	0x4caa	; 0x4caa <adc_GetChannel>
}
    4e78:	08 95       	ret

00004e7a <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    4e7a:	80 91 fc 02 	lds	r24, 0x02FC
    4e7e:	88 23       	and	r24, r24
    4e80:	11 f4       	brne	.+4      	; 0x4e86 <mda100_TemperatureSensor_GetCounts+0xc>
    4e82:	0e 94 ed 26 	call	0x4dda	; 0x4dda <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    4e86:	81 e0       	ldi	r24, 0x01	; 1
    4e88:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    4e8c:	81 e0       	ldi	r24, 0x01	; 1
    4e8e:	0e 94 55 26 	call	0x4caa	; 0x4caa <adc_GetChannel>
}
    4e92:	08 95       	ret

00004e94 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    4e94:	af 92       	push	r10
    4e96:	bf 92       	push	r11
    4e98:	cf 92       	push	r12
    4e9a:	df 92       	push	r13
    4e9c:	ef 92       	push	r14
    4e9e:	ff 92       	push	r15
    4ea0:	0f 93       	push	r16
    4ea2:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    4ea4:	0e 94 3d 27 	call	0x4e7a	; 0x4e7a <mda100_TemperatureSensor_GetCounts>
    4ea8:	bc 01       	movw	r22, r24
    4eaa:	80 e0       	ldi	r24, 0x00	; 0
    4eac:	90 e0       	ldi	r25, 0x00	; 0
    4eae:	0e 94 8d 3c 	call	0x791a	; 0x791a <__floatunsisf>
    4eb2:	8b 01       	movw	r16, r22
    4eb4:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    4eb6:	60 e0       	ldi	r22, 0x00	; 0
    4eb8:	70 ec       	ldi	r23, 0xC0	; 192
    4eba:	8f e7       	ldi	r24, 0x7F	; 127
    4ebc:	94 e4       	ldi	r25, 0x44	; 68
    4ebe:	20 2f       	mov	r18, r16
    4ec0:	31 2f       	mov	r19, r17
    4ec2:	4e 2d       	mov	r20, r14
    4ec4:	5f 2d       	mov	r21, r15
    4ec6:	0e 94 94 3b 	call	0x7728	; 0x7728 <__subsf3>
    4eca:	20 e0       	ldi	r18, 0x00	; 0
    4ecc:	30 e4       	ldi	r19, 0x40	; 64
    4ece:	4c e1       	ldi	r20, 0x1C	; 28
    4ed0:	56 e4       	ldi	r21, 0x46	; 70
    4ed2:	0e 94 64 3d 	call	0x7ac8	; 0x7ac8 <__mulsf3>
    4ed6:	20 2f       	mov	r18, r16
    4ed8:	31 2f       	mov	r19, r17
    4eda:	4e 2d       	mov	r20, r14
    4edc:	5f 2d       	mov	r21, r15
    4ede:	0e 94 f9 3b 	call	0x77f2	; 0x77f2 <__divsf3>
    4ee2:	0e 94 24 3d 	call	0x7a48	; 0x7a48 <log>
    4ee6:	7b 01       	movw	r14, r22
    4ee8:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    4eea:	20 e0       	ldi	r18, 0x00	; 0
    4eec:	30 e0       	ldi	r19, 0x00	; 0
    4eee:	40 e4       	ldi	r20, 0x40	; 64
    4ef0:	50 e4       	ldi	r21, 0x40	; 64
    4ef2:	0e 94 c7 3d 	call	0x7b8e	; 0x7b8e <pow>
    4ef6:	d6 2e       	mov	r13, r22
    4ef8:	c7 2e       	mov	r12, r23
    4efa:	b8 2e       	mov	r11, r24
    4efc:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    4efe:	c8 01       	movw	r24, r16
    4f00:	b7 01       	movw	r22, r14
    4f02:	29 e7       	ldi	r18, 0x79	; 121
    4f04:	33 ee       	ldi	r19, 0xE3	; 227
    4f06:	4d e7       	ldi	r20, 0x7D	; 125
    4f08:	59 e3       	ldi	r21, 0x39	; 57
    4f0a:	0e 94 64 3d 	call	0x7ac8	; 0x7ac8 <__mulsf3>
    4f0e:	28 ec       	ldi	r18, 0xC8	; 200
    4f10:	32 e6       	ldi	r19, 0x62	; 98
    4f12:	44 e8       	ldi	r20, 0x84	; 132
    4f14:	5a e3       	ldi	r21, 0x3A	; 58
    4f16:	0e 94 95 3b 	call	0x772a	; 0x772a <__addsf3>
    4f1a:	7b 01       	movw	r14, r22
    4f1c:	8c 01       	movw	r16, r24
    4f1e:	a6 01       	movw	r20, r12
    4f20:	95 01       	movw	r18, r10
    4f22:	65 2f       	mov	r22, r21
    4f24:	74 2f       	mov	r23, r20
    4f26:	83 2f       	mov	r24, r19
    4f28:	92 2f       	mov	r25, r18
    4f2a:	2d e2       	ldi	r18, 0x2D	; 45
    4f2c:	34 ec       	ldi	r19, 0xC4	; 196
    4f2e:	4c e1       	ldi	r20, 0x1C	; 28
    4f30:	54 e3       	ldi	r21, 0x34	; 52
    4f32:	0e 94 64 3d 	call	0x7ac8	; 0x7ac8 <__mulsf3>
    4f36:	9b 01       	movw	r18, r22
    4f38:	ac 01       	movw	r20, r24
    4f3a:	c8 01       	movw	r24, r16
    4f3c:	b7 01       	movw	r22, r14
    4f3e:	0e 94 95 3b 	call	0x772a	; 0x772a <__addsf3>
    4f42:	9b 01       	movw	r18, r22
    4f44:	ac 01       	movw	r20, r24
    4f46:	60 e0       	ldi	r22, 0x00	; 0
    4f48:	70 e0       	ldi	r23, 0x00	; 0
    4f4a:	80 e8       	ldi	r24, 0x80	; 128
    4f4c:	9f e3       	ldi	r25, 0x3F	; 63
    4f4e:	0e 94 f9 3b 	call	0x77f2	; 0x77f2 <__divsf3>
}
    4f52:	1f 91       	pop	r17
    4f54:	0f 91       	pop	r16
    4f56:	ff 90       	pop	r15
    4f58:	ef 90       	pop	r14
    4f5a:	df 90       	pop	r13
    4f5c:	cf 90       	pop	r12
    4f5e:	bf 90       	pop	r11
    4f60:	af 90       	pop	r10
    4f62:	08 95       	ret

00004f64 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    4f64:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <mda100_TemperatureSensor_GetKelvin>
    4f68:	23 e3       	ldi	r18, 0x33	; 51
    4f6a:	33 e9       	ldi	r19, 0x93	; 147
    4f6c:	48 e8       	ldi	r20, 0x88	; 136
    4f6e:	53 e4       	ldi	r21, 0x43	; 67
    4f70:	0e 94 94 3b 	call	0x7728	; 0x7728 <__subsf3>
}
    4f74:	08 95       	ret

00004f76 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    4f76:	0e 94 3d 26 	call	0x4c7a	; 0x4c7a <adc_init>
	ad5242_init();
    4f7a:	0e 94 1c 26 	call	0x4c38	; 0x4c38 <ad5242_init>
	mts310cb_initDone = 1;
    4f7e:	81 e0       	ldi	r24, 0x01	; 1
    4f80:	80 93 fd 02 	sts	0x02FD, r24
}
    4f84:	08 95       	ret

00004f86 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    4f86:	80 91 fd 02 	lds	r24, 0x02FD
    4f8a:	88 23       	and	r24, r24
    4f8c:	11 f4       	brne	.+4      	; 0x4f92 <mts310cb_Powersave+0xc>
    4f8e:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
	adc_Powersave();
    4f92:	0e 94 53 26 	call	0x4ca6	; 0x4ca6 <adc_Powersave>
}
    4f96:	08 95       	ret

00004f98 <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    4f98:	df 93       	push	r29
    4f9a:	cf 93       	push	r28
    4f9c:	0f 92       	push	r0
    4f9e:	cd b7       	in	r28, 0x3d	; 61
    4fa0:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4fa2:	90 91 fd 02 	lds	r25, 0x02FD
    4fa6:	99 23       	and	r25, r25
    4fa8:	21 f4       	brne	.+8      	; 0x4fb2 <mts310cb_Accelerometer_Power+0x1a>
    4faa:	89 83       	std	Y+1, r24	; 0x01
    4fac:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
    4fb0:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    4fb2:	81 30       	cpi	r24, 0x01	; 1
    4fb4:	11 f4       	brne	.+4      	; 0x4fba <mts310cb_Accelerometer_Power+0x22>
    4fb6:	ac 9a       	sbi	0x15, 4	; 21
    4fb8:	01 c0       	rjmp	.+2      	; 0x4fbc <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    4fba:	ac 98       	cbi	0x15, 4	; 21
}
    4fbc:	0f 90       	pop	r0
    4fbe:	cf 91       	pop	r28
    4fc0:	df 91       	pop	r29
    4fc2:	08 95       	ret

00004fc4 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    4fc4:	df 93       	push	r29
    4fc6:	cf 93       	push	r28
    4fc8:	0f 92       	push	r0
    4fca:	cd b7       	in	r28, 0x3d	; 61
    4fcc:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4fce:	90 91 fd 02 	lds	r25, 0x02FD
    4fd2:	99 23       	and	r25, r25
    4fd4:	21 f4       	brne	.+8      	; 0x4fde <mts310cb_Magnetometer_Power+0x1a>
    4fd6:	89 83       	std	Y+1, r24	; 0x01
    4fd8:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
    4fdc:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    4fde:	81 30       	cpi	r24, 0x01	; 1
    4fe0:	11 f4       	brne	.+4      	; 0x4fe6 <mts310cb_Magnetometer_Power+0x22>
    4fe2:	ad 9a       	sbi	0x15, 5	; 21
    4fe4:	01 c0       	rjmp	.+2      	; 0x4fe8 <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    4fe6:	ad 98       	cbi	0x15, 5	; 21
}
    4fe8:	0f 90       	pop	r0
    4fea:	cf 91       	pop	r28
    4fec:	df 91       	pop	r29
    4fee:	08 95       	ret

00004ff0 <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    4ff0:	1f 93       	push	r17
    4ff2:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    4ff4:	80 91 fd 02 	lds	r24, 0x02FD
    4ff8:	88 23       	and	r24, r24
    4ffa:	11 f4       	brne	.+4      	; 0x5000 <mts310cb_TemperatureSensor_Power+0x10>
    4ffc:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    5000:	80 e0       	ldi	r24, 0x00	; 0
    5002:	0e 94 0c 28 	call	0x5018	; 0x5018 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    5006:	11 30       	cpi	r17, 0x01	; 1
    5008:	19 f4       	brne	.+6      	; 0x5010 <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    500a:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    500c:	a0 9a       	sbi	0x14, 0	; 20
    500e:	02 c0       	rjmp	.+4      	; 0x5014 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    5010:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    5012:	a0 98       	cbi	0x14, 0	; 20
	}
}
    5014:	1f 91       	pop	r17
    5016:	08 95       	ret

00005018 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    5018:	1f 93       	push	r17
    501a:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    501c:	80 91 fd 02 	lds	r24, 0x02FD
    5020:	88 23       	and	r24, r24
    5022:	11 f4       	brne	.+4      	; 0x5028 <mts310cb_LightSensor_Power+0x10>
    5024:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    5028:	80 e0       	ldi	r24, 0x00	; 0
    502a:	0e 94 f8 27 	call	0x4ff0	; 0x4ff0 <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    502e:	11 30       	cpi	r17, 0x01	; 1
    5030:	19 f4       	brne	.+6      	; 0x5038 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    5032:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    5034:	15 9a       	sbi	0x02, 5	; 2
    5036:	02 c0       	rjmp	.+4      	; 0x503c <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    5038:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    503a:	15 98       	cbi	0x02, 5	; 2
	}
}
    503c:	1f 91       	pop	r17
    503e:	08 95       	ret

00005040 <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    5040:	df 93       	push	r29
    5042:	cf 93       	push	r28
    5044:	0f 92       	push	r0
    5046:	cd b7       	in	r28, 0x3d	; 61
    5048:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    504a:	90 91 fd 02 	lds	r25, 0x02FD
    504e:	99 23       	and	r25, r25
    5050:	21 f4       	brne	.+8      	; 0x505a <mts310cb_Sounder_Power+0x1a>
    5052:	89 83       	std	Y+1, r24	; 0x01
    5054:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
    5058:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    505a:	81 30       	cpi	r24, 0x01	; 1
    505c:	11 f4       	brne	.+4      	; 0x5062 <mts310cb_Sounder_Power+0x22>
    505e:	aa 9a       	sbi	0x15, 2	; 21
    5060:	01 c0       	rjmp	.+2      	; 0x5064 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    5062:	aa 98       	cbi	0x15, 2	; 21
}
    5064:	0f 90       	pop	r0
    5066:	cf 91       	pop	r28
    5068:	df 91       	pop	r29
    506a:	08 95       	ret

0000506c <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    506c:	df 93       	push	r29
    506e:	cf 93       	push	r28
    5070:	0f 92       	push	r0
    5072:	cd b7       	in	r28, 0x3d	; 61
    5074:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5076:	90 91 fd 02 	lds	r25, 0x02FD
    507a:	99 23       	and	r25, r25
    507c:	21 f4       	brne	.+8      	; 0x5086 <mts310cb_Microphone_Power+0x1a>
    507e:	89 83       	std	Y+1, r24	; 0x01
    5080:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
    5084:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    5086:	81 30       	cpi	r24, 0x01	; 1
    5088:	11 f4       	brne	.+4      	; 0x508e <mts310cb_Microphone_Power+0x22>
    508a:	ab 9a       	sbi	0x15, 3	; 21
    508c:	01 c0       	rjmp	.+2      	; 0x5090 <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    508e:	ab 98       	cbi	0x15, 3	; 21
}
    5090:	0f 90       	pop	r0
    5092:	cf 91       	pop	r28
    5094:	df 91       	pop	r29
    5096:	08 95       	ret

00005098 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    5098:	df 93       	push	r29
    509a:	cf 93       	push	r28
    509c:	0f 92       	push	r0
    509e:	cd b7       	in	r28, 0x3d	; 61
    50a0:	de b7       	in	r29, 0x3e	; 62
    50a2:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    50a4:	80 91 fd 02 	lds	r24, 0x02FD
    50a8:	88 23       	and	r24, r24
    50aa:	21 f4       	brne	.+8      	; 0x50b4 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    50ac:	49 83       	std	Y+1, r20	; 0x01
    50ae:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
    50b2:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    50b4:	80 e0       	ldi	r24, 0x00	; 0
    50b6:	61 e0       	ldi	r22, 0x01	; 1
    50b8:	0e 94 1f 26 	call	0x4c3e	; 0x4c3e <ad5242_set>
}
    50bc:	0f 90       	pop	r0
    50be:	cf 91       	pop	r28
    50c0:	df 91       	pop	r29
    50c2:	08 95       	ret

000050c4 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    50c4:	df 93       	push	r29
    50c6:	cf 93       	push	r28
    50c8:	0f 92       	push	r0
    50ca:	cd b7       	in	r28, 0x3d	; 61
    50cc:	de b7       	in	r29, 0x3e	; 62
    50ce:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    50d0:	80 91 fd 02 	lds	r24, 0x02FD
    50d4:	88 23       	and	r24, r24
    50d6:	21 f4       	brne	.+8      	; 0x50e0 <mts310cb_Magnetometer_y_SetOffset+0x1c>
    50d8:	49 83       	std	Y+1, r20	; 0x01
    50da:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
    50de:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    50e0:	80 e0       	ldi	r24, 0x00	; 0
    50e2:	62 e0       	ldi	r22, 0x02	; 2
    50e4:	0e 94 1f 26 	call	0x4c3e	; 0x4c3e <ad5242_set>
}
    50e8:	0f 90       	pop	r0
    50ea:	cf 91       	pop	r28
    50ec:	df 91       	pop	r29
    50ee:	08 95       	ret

000050f0 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    50f0:	df 93       	push	r29
    50f2:	cf 93       	push	r28
    50f4:	0f 92       	push	r0
    50f6:	cd b7       	in	r28, 0x3d	; 61
    50f8:	de b7       	in	r29, 0x3e	; 62
    50fa:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    50fc:	80 91 fd 02 	lds	r24, 0x02FD
    5100:	88 23       	and	r24, r24
    5102:	21 f4       	brne	.+8      	; 0x510c <mts310cb_Microphone_SetGain+0x1c>
    5104:	49 83       	std	Y+1, r20	; 0x01
    5106:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
    510a:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    510c:	81 e0       	ldi	r24, 0x01	; 1
    510e:	61 e0       	ldi	r22, 0x01	; 1
    5110:	0e 94 1f 26 	call	0x4c3e	; 0x4c3e <ad5242_set>
}
    5114:	0f 90       	pop	r0
    5116:	cf 91       	pop	r28
    5118:	df 91       	pop	r29
    511a:	08 95       	ret

0000511c <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    511c:	df 93       	push	r29
    511e:	cf 93       	push	r28
    5120:	0f 92       	push	r0
    5122:	cd b7       	in	r28, 0x3d	; 61
    5124:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5126:	90 91 fd 02 	lds	r25, 0x02FD
    512a:	99 23       	and	r25, r25
    512c:	21 f4       	brne	.+8      	; 0x5136 <mts310cb_Microphone_SetMode+0x1a>
    512e:	89 83       	std	Y+1, r24	; 0x01
    5130:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
    5134:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    5136:	88 23       	and	r24, r24
    5138:	11 f4       	brne	.+4      	; 0x513e <mts310cb_Microphone_SetMode+0x22>
    513a:	ae 9a       	sbi	0x15, 6	; 21
    513c:	03 c0       	rjmp	.+6      	; 0x5144 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    513e:	81 30       	cpi	r24, 0x01	; 1
    5140:	09 f4       	brne	.+2      	; 0x5144 <mts310cb_Microphone_SetMode+0x28>
    5142:	ae 98       	cbi	0x15, 6	; 21
}
    5144:	0f 90       	pop	r0
    5146:	cf 91       	pop	r28
    5148:	df 91       	pop	r29
    514a:	08 95       	ret

0000514c <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    514c:	80 91 fd 02 	lds	r24, 0x02FD
    5150:	88 23       	and	r24, r24
    5152:	11 f4       	brne	.+4      	; 0x5158 <mts310cb_LightSensor_GetCounts+0xc>
    5154:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    5158:	81 e0       	ldi	r24, 0x01	; 1
    515a:	0e 94 0c 28 	call	0x5018	; 0x5018 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    515e:	81 e0       	ldi	r24, 0x01	; 1
    5160:	0e 94 55 26 	call	0x4caa	; 0x4caa <adc_GetChannel>
}
    5164:	08 95       	ret

00005166 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    5166:	80 91 fd 02 	lds	r24, 0x02FD
    516a:	88 23       	and	r24, r24
    516c:	11 f4       	brne	.+4      	; 0x5172 <mts310cb_TemperatureSensor_GetCounts+0xc>
    516e:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    5172:	81 e0       	ldi	r24, 0x01	; 1
    5174:	0e 94 f8 27 	call	0x4ff0	; 0x4ff0 <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    5178:	81 e0       	ldi	r24, 0x01	; 1
    517a:	0e 94 55 26 	call	0x4caa	; 0x4caa <adc_GetChannel>
}
    517e:	08 95       	ret

00005180 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    5180:	80 91 fd 02 	lds	r24, 0x02FD
    5184:	88 23       	and	r24, r24
    5186:	11 f4       	brne	.+4      	; 0x518c <mts310cb_Microphone_GetCounts+0xc>
    5188:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
	return adc_GetChannel(2);
    518c:	82 e0       	ldi	r24, 0x02	; 2
    518e:	0e 94 55 26 	call	0x4caa	; 0x4caa <adc_GetChannel>
}
    5192:	08 95       	ret

00005194 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    5194:	80 91 fd 02 	lds	r24, 0x02FD
    5198:	88 23       	and	r24, r24
    519a:	11 f4       	brne	.+4      	; 0x51a0 <mts310cb_Accelerometer_x_GetCounts+0xc>
    519c:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
	return adc_GetChannel(3);
    51a0:	83 e0       	ldi	r24, 0x03	; 3
    51a2:	0e 94 55 26 	call	0x4caa	; 0x4caa <adc_GetChannel>
}
    51a6:	08 95       	ret

000051a8 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    51a8:	80 91 fd 02 	lds	r24, 0x02FD
    51ac:	88 23       	and	r24, r24
    51ae:	11 f4       	brne	.+4      	; 0x51b4 <mts310cb_Accelerometer_y_GetCounts+0xc>
    51b0:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
	return adc_GetChannel(4);
    51b4:	84 e0       	ldi	r24, 0x04	; 4
    51b6:	0e 94 55 26 	call	0x4caa	; 0x4caa <adc_GetChannel>
}
    51ba:	08 95       	ret

000051bc <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    51bc:	80 91 fd 02 	lds	r24, 0x02FD
    51c0:	88 23       	and	r24, r24
    51c2:	11 f4       	brne	.+4      	; 0x51c8 <mts310cb_Magnetometer_x_GetCounts+0xc>
    51c4:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
	return adc_GetChannel(5);
    51c8:	85 e0       	ldi	r24, 0x05	; 5
    51ca:	0e 94 55 26 	call	0x4caa	; 0x4caa <adc_GetChannel>
}
    51ce:	08 95       	ret

000051d0 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    51d0:	80 91 fd 02 	lds	r24, 0x02FD
    51d4:	88 23       	and	r24, r24
    51d6:	11 f4       	brne	.+4      	; 0x51dc <mts310cb_Magnetometer_y_GetCounts+0xc>
    51d8:	0e 94 bb 27 	call	0x4f76	; 0x4f76 <mts310cb_init>
	return adc_GetChannel(6);
    51dc:	86 e0       	ldi	r24, 0x06	; 6
    51de:	0e 94 55 26 	call	0x4caa	; 0x4caa <adc_GetChannel>
}
    51e2:	08 95       	ret

000051e4 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    51e4:	89 e9       	ldi	r24, 0x99	; 153
    51e6:	93 e0       	ldi	r25, 0x03	; 3
    51e8:	01 97       	sbiw	r24, 0x01	; 1
    51ea:	f1 f7       	brne	.-4      	; 0x51e8 <Maxim_1Wire_ResetPulse+0x4>
    51ec:	00 c0       	rjmp	.+0      	; 0x51ee <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    51ee:	dc 98       	cbi	0x1b, 4	; 27
    51f0:	d4 9a       	sbi	0x1a, 4	; 26
    51f2:	89 e9       	ldi	r24, 0x99	; 153
    51f4:	93 e0       	ldi	r25, 0x03	; 3
    51f6:	01 97       	sbiw	r24, 0x01	; 1
    51f8:	f1 f7       	brne	.-4      	; 0x51f6 <Maxim_1Wire_ResetPulse+0x12>
    51fa:	00 c0       	rjmp	.+0      	; 0x51fc <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    51fc:	d4 98       	cbi	0x1a, 4	; 26
    51fe:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    5200:	cc 9b       	sbis	0x19, 4	; 25
    5202:	fe cf       	rjmp	.-4      	; 0x5200 <Maxim_1Wire_ResetPulse+0x1c>
    5204:	80 e0       	ldi	r24, 0x00	; 0
    5206:	07 c0       	rjmp	.+14     	; 0x5216 <Maxim_1Wire_ResetPulse+0x32>
    5208:	91 e3       	ldi	r25, 0x31	; 49
    520a:	9a 95       	dec	r25
    520c:	f1 f7       	brne	.-4      	; 0x520a <Maxim_1Wire_ResetPulse+0x26>
    520e:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    5210:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    5212:	8f 31       	cpi	r24, 0x1F	; 31
    5214:	49 f0       	breq	.+18     	; 0x5228 <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    5216:	cc 99       	sbic	0x19, 4	; 25
    5218:	f7 cf       	rjmp	.-18     	; 0x5208 <Maxim_1Wire_ResetPulse+0x24>
    521a:	89 e9       	ldi	r24, 0x99	; 153
    521c:	93 e0       	ldi	r25, 0x03	; 3
    521e:	01 97       	sbiw	r24, 0x01	; 1
    5220:	f1 f7       	brne	.-4      	; 0x521e <Maxim_1Wire_ResetPulse+0x3a>
    5222:	00 c0       	rjmp	.+0      	; 0x5224 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    5224:	80 e0       	ldi	r24, 0x00	; 0
    5226:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    5228:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    522a:	08 95       	ret

0000522c <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    522c:	88 23       	and	r24, r24
    522e:	61 f4       	brne	.+24     	; 0x5248 <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    5230:	dc 98       	cbi	0x1b, 4	; 27
    5232:	d4 9a       	sbi	0x1a, 4	; 26
    5234:	84 ec       	ldi	r24, 0xC4	; 196
    5236:	8a 95       	dec	r24
    5238:	f1 f7       	brne	.-4      	; 0x5236 <Maxim_1Wire_WriteBit+0xa>
    523a:	00 c0       	rjmp	.+0      	; 0x523c <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    523c:	d4 98       	cbi	0x1a, 4	; 26
    523e:	dc 9a       	sbi	0x1b, 4	; 27
    5240:	81 e3       	ldi	r24, 0x31	; 49
    5242:	8a 95       	dec	r24
    5244:	f1 f7       	brne	.-4      	; 0x5242 <Maxim_1Wire_WriteBit+0x16>
    5246:	0b c0       	rjmp	.+22     	; 0x525e <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    5248:	dc 98       	cbi	0x1b, 4	; 27
    524a:	d4 9a       	sbi	0x1a, 4	; 26
    524c:	88 e1       	ldi	r24, 0x18	; 24
    524e:	8a 95       	dec	r24
    5250:	f1 f7       	brne	.-4      	; 0x524e <Maxim_1Wire_WriteBit+0x22>
    5252:	00 c0       	rjmp	.+0      	; 0x5254 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    5254:	d4 98       	cbi	0x1a, 4	; 26
    5256:	dc 9a       	sbi	0x1b, 4	; 27
    5258:	8d ed       	ldi	r24, 0xDD	; 221
    525a:	8a 95       	dec	r24
    525c:	f1 f7       	brne	.-4      	; 0x525a <Maxim_1Wire_WriteBit+0x2e>
    525e:	00 00       	nop
    5260:	08 95       	ret

00005262 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    5262:	dc 98       	cbi	0x1b, 4	; 27
    5264:	d4 9a       	sbi	0x1a, 4	; 26
    5266:	82 e0       	ldi	r24, 0x02	; 2
    5268:	8a 95       	dec	r24
    526a:	f1 f7       	brne	.-4      	; 0x5268 <Maxim_1Wire_ReadBit+0x6>
    526c:	00 c0       	rjmp	.+0      	; 0x526e <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    526e:	d4 98       	cbi	0x1a, 4	; 26
    5270:	dc 9a       	sbi	0x1b, 4	; 27
    5272:	96 e1       	ldi	r25, 0x16	; 22
    5274:	9a 95       	dec	r25
    5276:	f1 f7       	brne	.-4      	; 0x5274 <Maxim_1Wire_ReadBit+0x12>
    5278:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    527a:	89 b3       	in	r24, 0x19	; 25
    527c:	94 ec       	ldi	r25, 0xC4	; 196
    527e:	9a 95       	dec	r25
    5280:	f1 f7       	brne	.-4      	; 0x527e <Maxim_1Wire_ReadBit+0x1c>
    5282:	00 c0       	rjmp	.+0      	; 0x5284 <Maxim_1Wire_ReadBit+0x22>
    5284:	90 e0       	ldi	r25, 0x00	; 0
    5286:	80 71       	andi	r24, 0x10	; 16
    5288:	90 70       	andi	r25, 0x00	; 0
    528a:	24 e0       	ldi	r18, 0x04	; 4
    528c:	95 95       	asr	r25
    528e:	87 95       	ror	r24
    5290:	2a 95       	dec	r18
    5292:	e1 f7       	brne	.-8      	; 0x528c <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    5294:	08 95       	ret

00005296 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    5296:	ff 92       	push	r15
    5298:	0f 93       	push	r16
    529a:	1f 93       	push	r17
    529c:	cf 93       	push	r28
    529e:	df 93       	push	r29
    52a0:	f8 2e       	mov	r15, r24
    52a2:	c0 e0       	ldi	r28, 0x00	; 0
    52a4:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    52a6:	01 e0       	ldi	r16, 0x01	; 1
    52a8:	10 e0       	ldi	r17, 0x00	; 0
    52aa:	98 01       	movw	r18, r16
    52ac:	0c 2e       	mov	r0, r28
    52ae:	02 c0       	rjmp	.+4      	; 0x52b4 <Maxim_1Wire_WriteByte+0x1e>
    52b0:	22 0f       	add	r18, r18
    52b2:	33 1f       	adc	r19, r19
    52b4:	0a 94       	dec	r0
    52b6:	e2 f7       	brpl	.-8      	; 0x52b0 <Maxim_1Wire_WriteByte+0x1a>
    52b8:	8f 2d       	mov	r24, r15
    52ba:	82 23       	and	r24, r18
    52bc:	0e 94 16 29 	call	0x522c	; 0x522c <Maxim_1Wire_WriteBit>
    52c0:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    52c2:	c8 30       	cpi	r28, 0x08	; 8
    52c4:	d1 05       	cpc	r29, r1
    52c6:	89 f7       	brne	.-30     	; 0x52aa <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    52c8:	df 91       	pop	r29
    52ca:	cf 91       	pop	r28
    52cc:	1f 91       	pop	r17
    52ce:	0f 91       	pop	r16
    52d0:	ff 90       	pop	r15
    52d2:	08 95       	ret

000052d4 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    52d4:	1f 93       	push	r17
    52d6:	cf 93       	push	r28
    52d8:	df 93       	push	r29
    52da:	c0 e0       	ldi	r28, 0x00	; 0
    52dc:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    52de:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    52e0:	0e 94 31 29 	call	0x5262	; 0x5262 <Maxim_1Wire_ReadBit>
    52e4:	28 2f       	mov	r18, r24
    52e6:	30 e0       	ldi	r19, 0x00	; 0
    52e8:	0c 2e       	mov	r0, r28
    52ea:	02 c0       	rjmp	.+4      	; 0x52f0 <Maxim_1Wire_ReadByte+0x1c>
    52ec:	22 0f       	add	r18, r18
    52ee:	33 1f       	adc	r19, r19
    52f0:	0a 94       	dec	r0
    52f2:	e2 f7       	brpl	.-8      	; 0x52ec <Maxim_1Wire_ReadByte+0x18>
    52f4:	12 2b       	or	r17, r18
    52f6:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    52f8:	c8 30       	cpi	r28, 0x08	; 8
    52fa:	d1 05       	cpc	r29, r1
    52fc:	89 f7       	brne	.-30     	; 0x52e0 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    52fe:	81 2f       	mov	r24, r17
    5300:	df 91       	pop	r29
    5302:	cf 91       	pop	r28
    5304:	1f 91       	pop	r17
    5306:	08 95       	ret

00005308 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    5308:	8f e0       	ldi	r24, 0x0F	; 15
    530a:	0e 94 4b 29 	call	0x5296	; 0x5296 <Maxim_1Wire_WriteByte>
}
    530e:	08 95       	ret

00005310 <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    5310:	80 b5       	in	r24, 0x20	; 32
    5312:	8b 7f       	andi	r24, 0xFB	; 251
    5314:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    5316:	d4 98       	cbi	0x1a, 4	; 26
    5318:	dc 9a       	sbi	0x1b, 4	; 27
    531a:	86 ef       	ldi	r24, 0xF6	; 246
    531c:	8a 95       	dec	r24
    531e:	f1 f7       	brne	.-4      	; 0x531c <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    5320:	08 95       	ret

00005322 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    5322:	ef 92       	push	r14
    5324:	ff 92       	push	r15
    5326:	0f 93       	push	r16
    5328:	1f 93       	push	r17
    532a:	df 93       	push	r29
    532c:	cf 93       	push	r28
    532e:	00 d0       	rcall	.+0      	; 0x5330 <DS2401_getSerialNumber+0xe>
    5330:	00 d0       	rcall	.+0      	; 0x5332 <DS2401_getSerialNumber+0x10>
    5332:	cd b7       	in	r28, 0x3d	; 61
    5334:	de b7       	in	r29, 0x3e	; 62
    5336:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    5338:	19 82       	std	Y+1, r1	; 0x01
    533a:	1a 82       	std	Y+2, r1	; 0x02
    533c:	1b 82       	std	Y+3, r1	; 0x03
    533e:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    5340:	0e 94 f2 28 	call	0x51e4	; 0x51e4 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    5344:	88 23       	and	r24, r24
    5346:	39 f0       	breq	.+14     	; 0x5356 <DS2401_getSerialNumber+0x34>
    5348:	28 2f       	mov	r18, r24
    534a:	33 27       	eor	r19, r19
    534c:	27 fd       	sbrc	r18, 7
    534e:	30 95       	com	r19
    5350:	43 2f       	mov	r20, r19
    5352:	53 2f       	mov	r21, r19
    5354:	27 c0       	rjmp	.+78     	; 0x53a4 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    5356:	0e 94 84 29 	call	0x5308	; 0x5308 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    535a:	0e 94 6a 29 	call	0x52d4	; 0x52d4 <Maxim_1Wire_ReadByte>
    535e:	81 30       	cpi	r24, 0x01	; 1
    5360:	19 f0       	breq	.+6      	; 0x5368 <DS2401_getSerialNumber+0x46>
    5362:	8e ef       	ldi	r24, 0xFE	; 254
    5364:	f7 01       	movw	r30, r14
    5366:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    5368:	8e 01       	movw	r16, r28
    536a:	0f 5f       	subi	r16, 0xFF	; 255
    536c:	1f 4f       	sbci	r17, 0xFF	; 255
    536e:	0e 94 6a 29 	call	0x52d4	; 0x52d4 <Maxim_1Wire_ReadByte>
    5372:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    5374:	0e 94 6a 29 	call	0x52d4	; 0x52d4 <Maxim_1Wire_ReadByte>
    5378:	f8 01       	movw	r30, r16
    537a:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    537c:	0e 94 6a 29 	call	0x52d4	; 0x52d4 <Maxim_1Wire_ReadByte>
    5380:	f8 01       	movw	r30, r16
    5382:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    5384:	0e 94 6a 29 	call	0x52d4	; 0x52d4 <Maxim_1Wire_ReadByte>
    5388:	f8 01       	movw	r30, r16
    538a:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    538c:	0e 94 6a 29 	call	0x52d4	; 0x52d4 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    5390:	0e 94 6a 29 	call	0x52d4	; 0x52d4 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    5394:	0e 94 6a 29 	call	0x52d4	; 0x52d4 <Maxim_1Wire_ReadByte>
    *valid = 0;
    5398:	f7 01       	movw	r30, r14
    539a:	10 82       	st	Z, r1
    return serialNumber;
    539c:	29 81       	ldd	r18, Y+1	; 0x01
    539e:	3a 81       	ldd	r19, Y+2	; 0x02
    53a0:	4b 81       	ldd	r20, Y+3	; 0x03
    53a2:	5c 81       	ldd	r21, Y+4	; 0x04
}
    53a4:	b9 01       	movw	r22, r18
    53a6:	ca 01       	movw	r24, r20
    53a8:	0f 90       	pop	r0
    53aa:	0f 90       	pop	r0
    53ac:	0f 90       	pop	r0
    53ae:	0f 90       	pop	r0
    53b0:	cf 91       	pop	r28
    53b2:	df 91       	pop	r29
    53b4:	1f 91       	pop	r17
    53b6:	0f 91       	pop	r16
    53b8:	ff 90       	pop	r15
    53ba:	ef 90       	pop	r14
    53bc:	08 95       	ret

000053be <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    53be:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    53c0:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    53c2:	87 ff       	sbrs	r24, 7
    53c4:	02 c0       	rjmp	.+4      	; 0x53ca <DOGM128_6_usart1_sendByte+0xc>
    53c6:	93 9a       	sbi	0x12, 3	; 18
    53c8:	01 c0       	rjmp	.+2      	; 0x53cc <DOGM128_6_usart1_sendByte+0xe>
    53ca:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    53cc:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    53ce:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    53d0:	86 ff       	sbrs	r24, 6
    53d2:	02 c0       	rjmp	.+4      	; 0x53d8 <DOGM128_6_usart1_sendByte+0x1a>
    53d4:	93 9a       	sbi	0x12, 3	; 18
    53d6:	01 c0       	rjmp	.+2      	; 0x53da <DOGM128_6_usart1_sendByte+0x1c>
    53d8:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    53da:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    53dc:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    53de:	85 ff       	sbrs	r24, 5
    53e0:	02 c0       	rjmp	.+4      	; 0x53e6 <DOGM128_6_usart1_sendByte+0x28>
    53e2:	93 9a       	sbi	0x12, 3	; 18
    53e4:	01 c0       	rjmp	.+2      	; 0x53e8 <DOGM128_6_usart1_sendByte+0x2a>
    53e6:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    53e8:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    53ea:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    53ec:	84 ff       	sbrs	r24, 4
    53ee:	02 c0       	rjmp	.+4      	; 0x53f4 <DOGM128_6_usart1_sendByte+0x36>
    53f0:	93 9a       	sbi	0x12, 3	; 18
    53f2:	01 c0       	rjmp	.+2      	; 0x53f6 <DOGM128_6_usart1_sendByte+0x38>
    53f4:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    53f6:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    53f8:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    53fa:	83 ff       	sbrs	r24, 3
    53fc:	02 c0       	rjmp	.+4      	; 0x5402 <DOGM128_6_usart1_sendByte+0x44>
    53fe:	93 9a       	sbi	0x12, 3	; 18
    5400:	01 c0       	rjmp	.+2      	; 0x5404 <DOGM128_6_usart1_sendByte+0x46>
    5402:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5404:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5406:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    5408:	82 ff       	sbrs	r24, 2
    540a:	02 c0       	rjmp	.+4      	; 0x5410 <DOGM128_6_usart1_sendByte+0x52>
    540c:	93 9a       	sbi	0x12, 3	; 18
    540e:	01 c0       	rjmp	.+2      	; 0x5412 <DOGM128_6_usart1_sendByte+0x54>
    5410:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5412:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5414:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    5416:	81 ff       	sbrs	r24, 1
    5418:	02 c0       	rjmp	.+4      	; 0x541e <DOGM128_6_usart1_sendByte+0x60>
    541a:	93 9a       	sbi	0x12, 3	; 18
    541c:	01 c0       	rjmp	.+2      	; 0x5420 <DOGM128_6_usart1_sendByte+0x62>
    541e:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5420:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5422:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    5424:	80 ff       	sbrs	r24, 0
    5426:	02 c0       	rjmp	.+4      	; 0x542c <DOGM128_6_usart1_sendByte+0x6e>
    5428:	93 9a       	sbi	0x12, 3	; 18
    542a:	01 c0       	rjmp	.+2      	; 0x542e <DOGM128_6_usart1_sendByte+0x70>
    542c:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    542e:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    5430:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    5432:	aa 9a       	sbi	0x15, 2	; 21
}
    5434:	08 95       	ret

00005436 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    5436:	df 93       	push	r29
    5438:	cf 93       	push	r28
    543a:	00 d0       	rcall	.+0      	; 0x543c <DOGM128_6_clear_display+0x6>
    543c:	0f 92       	push	r0
    543e:	cd b7       	in	r28, 0x3d	; 61
    5440:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    5442:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    5444:	19 82       	std	Y+1, r1	; 0x01
    5446:	1f c0       	rjmp	.+62     	; 0x5486 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    5448:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    544a:	89 81       	ldd	r24, Y+1	; 0x01
    544c:	80 55       	subi	r24, 0x50	; 80
    544e:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    5452:	80 e1       	ldi	r24, 0x10	; 16
    5454:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    5458:	80 e0       	ldi	r24, 0x00	; 0
    545a:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
    DisA0high;
    545e:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    5460:	1b 82       	std	Y+3, r1	; 0x03
    5462:	1a 82       	std	Y+2, r1	; 0x02
    5464:	08 c0       	rjmp	.+16     	; 0x5476 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    5466:	80 e0       	ldi	r24, 0x00	; 0
    5468:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    546c:	8a 81       	ldd	r24, Y+2	; 0x02
    546e:	9b 81       	ldd	r25, Y+3	; 0x03
    5470:	01 96       	adiw	r24, 0x01	; 1
    5472:	9b 83       	std	Y+3, r25	; 0x03
    5474:	8a 83       	std	Y+2, r24	; 0x02
    5476:	8a 81       	ldd	r24, Y+2	; 0x02
    5478:	9b 81       	ldd	r25, Y+3	; 0x03
    547a:	80 38       	cpi	r24, 0x80	; 128
    547c:	91 05       	cpc	r25, r1
    547e:	9c f3       	brlt	.-26     	; 0x5466 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    5480:	89 81       	ldd	r24, Y+1	; 0x01
    5482:	8f 5f       	subi	r24, 0xFF	; 255
    5484:	89 83       	std	Y+1, r24	; 0x01
    5486:	89 81       	ldd	r24, Y+1	; 0x01
    5488:	88 30       	cpi	r24, 0x08	; 8
    548a:	f0 f2       	brcs	.-68     	; 0x5448 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    548c:	0f 90       	pop	r0
    548e:	0f 90       	pop	r0
    5490:	0f 90       	pop	r0
    5492:	cf 91       	pop	r28
    5494:	df 91       	pop	r29
    5496:	08 95       	ret

00005498 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    5498:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    549a:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    549c:	85 b3       	in	r24, 0x15	; 21
    549e:	87 60       	ori	r24, 0x07	; 7
    54a0:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    54a2:	84 b3       	in	r24, 0x14	; 20
    54a4:	87 60       	ori	r24, 0x07	; 7
    54a6:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    54a8:	81 b3       	in	r24, 0x11	; 17
    54aa:	88 62       	ori	r24, 0x28	; 40
    54ac:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    54ae:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    54b0:	88 e7       	ldi	r24, 0x78	; 120
    54b2:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    54b4:	84 b3       	in	r24, 0x14	; 20
    54b6:	87 78       	andi	r24, 0x87	; 135
    54b8:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    54ba:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    54bc:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    54be:	8f ef       	ldi	r24, 0xFF	; 255
    54c0:	9f e3       	ldi	r25, 0x3F	; 63
    54c2:	a2 e0       	ldi	r26, 0x02	; 2
    54c4:	81 50       	subi	r24, 0x01	; 1
    54c6:	90 40       	sbci	r25, 0x00	; 0
    54c8:	a0 40       	sbci	r26, 0x00	; 0
    54ca:	e1 f7       	brne	.-8      	; 0x54c4 <DOGM128_6_display_init+0x2c>
    54cc:	00 c0       	rjmp	.+0      	; 0x54ce <DOGM128_6_display_init+0x36>
    54ce:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    54d0:	a9 9a       	sbi	0x15, 1	; 21
    54d2:	8f ef       	ldi	r24, 0xFF	; 255
    54d4:	9f e3       	ldi	r25, 0x3F	; 63
    54d6:	a2 e0       	ldi	r26, 0x02	; 2
    54d8:	81 50       	subi	r24, 0x01	; 1
    54da:	90 40       	sbci	r25, 0x00	; 0
    54dc:	a0 40       	sbci	r26, 0x00	; 0
    54de:	e1 f7       	brne	.-8      	; 0x54d8 <DOGM128_6_display_init+0x40>
    54e0:	00 c0       	rjmp	.+0      	; 0x54e2 <DOGM128_6_display_init+0x4a>
    54e2:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    54e4:	80 e4       	ldi	r24, 0x40	; 64
    54e6:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    54ea:	81 ea       	ldi	r24, 0xA1	; 161
    54ec:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    54f0:	80 ec       	ldi	r24, 0xC0	; 192
    54f2:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    54f6:	86 ea       	ldi	r24, 0xA6	; 166
    54f8:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    54fc:	82 ea       	ldi	r24, 0xA2	; 162
    54fe:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    5502:	8f e2       	ldi	r24, 0x2F	; 47
    5504:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    5508:	88 ef       	ldi	r24, 0xF8	; 248
    550a:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    550e:	80 e0       	ldi	r24, 0x00	; 0
    5510:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    5514:	87 e2       	ldi	r24, 0x27	; 39
    5516:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    551a:	81 e8       	ldi	r24, 0x81	; 129
    551c:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    5520:	80 e1       	ldi	r24, 0x10	; 16
    5522:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    5526:	8c ea       	ldi	r24, 0xAC	; 172
    5528:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    552c:	80 e0       	ldi	r24, 0x00	; 0
    552e:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    5532:	8f ea       	ldi	r24, 0xAF	; 175
    5534:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    5538:	0e 94 1b 2a 	call	0x5436	; 0x5436 <DOGM128_6_clear_display>
}
    553c:	08 95       	ret

0000553e <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    553e:	81 30       	cpi	r24, 0x01	; 1
    5540:	11 f4       	brne	.+4      	; 0x5546 <DOGM128_6_display_backlight+0x8>
    5542:	c4 9a       	sbi	0x18, 4	; 24
    5544:	08 95       	ret
	else DisBLIGHToff;
    5546:	c4 98       	cbi	0x18, 4	; 24
    5548:	08 95       	ret

0000554a <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    554a:	ef 92       	push	r14
    554c:	ff 92       	push	r15
    554e:	0f 93       	push	r16
    5550:	1f 93       	push	r17
    5552:	df 93       	push	r29
    5554:	cf 93       	push	r28
    5556:	0f 92       	push	r0
    5558:	cd b7       	in	r28, 0x3d	; 61
    555a:	de b7       	in	r29, 0x3e	; 62
    555c:	08 2f       	mov	r16, r24
    555e:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    5560:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    5562:	84 2f       	mov	r24, r20
    5564:	80 55       	subi	r24, 0x50	; 80
    5566:	99 83       	std	Y+1, r25	; 0x01
    5568:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    556c:	81 2f       	mov	r24, r17
    556e:	82 95       	swap	r24
    5570:	8f 70       	andi	r24, 0x0F	; 15
    5572:	80 61       	ori	r24, 0x10	; 16
    5574:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    5578:	81 2f       	mov	r24, r17
    557a:	8f 70       	andi	r24, 0x0F	; 15
    557c:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>

	DisA0high;
    5580:	a8 9a       	sbi	0x15, 0	; 21
    5582:	99 81       	ldd	r25, Y+1	; 0x01
    5584:	60 2f       	mov	r22, r16
    5586:	79 2f       	mov	r23, r25
    5588:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    558a:	1a c0       	rjmp	.+52     	; 0x55c0 <DOGM128_6_LCD_print+0x76>
    558c:	00 e0       	ldi	r16, 0x00	; 0
    558e:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    5590:	d7 01       	movw	r26, r14
    5592:	ec 91       	ld	r30, X
    5594:	b5 e0       	ldi	r27, 0x05	; 5
    5596:	eb 9f       	mul	r30, r27
    5598:	f0 01       	movw	r30, r0
    559a:	11 24       	eor	r1, r1
    559c:	e0 0f       	add	r30, r16
    559e:	f1 1f       	adc	r31, r17
    55a0:	eb 55       	subi	r30, 0x5B	; 91
    55a2:	fc 4f       	sbci	r31, 0xFC	; 252
    55a4:	84 91       	lpm	r24, Z+
    55a6:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    55aa:	0f 5f       	subi	r16, 0xFF	; 255
    55ac:	1f 4f       	sbci	r17, 0xFF	; 255
    55ae:	05 30       	cpi	r16, 0x05	; 5
    55b0:	11 05       	cpc	r17, r1
    55b2:	71 f7       	brne	.-36     	; 0x5590 <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    55b4:	80 e0       	ldi	r24, 0x00	; 0
    55b6:	0e 94 df 29 	call	0x53be	; 0x53be <DOGM128_6_usart1_sendByte>
    55ba:	08 94       	sec
    55bc:	e1 1c       	adc	r14, r1
    55be:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    55c0:	f7 01       	movw	r30, r14
    55c2:	80 81       	ld	r24, Z
    55c4:	88 23       	and	r24, r24
    55c6:	11 f7       	brne	.-60     	; 0x558c <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    55c8:	0f 90       	pop	r0
    55ca:	cf 91       	pop	r28
    55cc:	df 91       	pop	r29
    55ce:	1f 91       	pop	r17
    55d0:	0f 91       	pop	r16
    55d2:	ff 90       	pop	r15
    55d4:	ef 90       	pop	r14
    55d6:	08 95       	ret

000055d8 <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    55d8:	60 91 f6 05 	lds	r22, 0x05F6
    55dc:	70 91 f7 05 	lds	r23, 0x05F7
    55e0:	90 e0       	ldi	r25, 0x00	; 0
    55e2:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
}
    55e6:	08 95       	ret

000055e8 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    55e8:	80 e0       	ldi	r24, 0x00	; 0
    55ea:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <nrk_uart_data_ready>
    55ee:	88 23       	and	r24, r24
    55f0:	49 f0       	breq	.+18     	; 0x5604 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    55f2:	80 91 f4 05 	lds	r24, 0x05F4
    55f6:	90 91 f5 05 	lds	r25, 0x05F5
    55fa:	0e 94 d0 40 	call	0x81a0	; 0x81a0 <fgetc>
    55fe:	28 2f       	mov	r18, r24
    5600:	30 e0       	ldi	r19, 0x00	; 0
    5602:	02 c0       	rjmp	.+4      	; 0x5608 <USART0_getchar+0x20>
	else return -1;
    5604:	2f ef       	ldi	r18, 0xFF	; 255
    5606:	3f ef       	ldi	r19, 0xFF	; 255
}
    5608:	c9 01       	movw	r24, r18
    560a:	08 95       	ret

0000560c <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    560c:	bf 92       	push	r11
    560e:	cf 92       	push	r12
    5610:	df 92       	push	r13
    5612:	ef 92       	push	r14
    5614:	ff 92       	push	r15
    5616:	0f 93       	push	r16
    5618:	1f 93       	push	r17
    561a:	df 93       	push	r29
    561c:	cf 93       	push	r28
    561e:	00 d0       	rcall	.+0      	; 0x5620 <eDIP240_7_Display_send_packet+0x14>
    5620:	00 d0       	rcall	.+0      	; 0x5622 <eDIP240_7_Display_send_packet+0x16>
    5622:	0f 92       	push	r0
    5624:	cd b7       	in	r28, 0x3d	; 61
    5626:	de b7       	in	r29, 0x3e	; 62
    5628:	d8 2e       	mov	r13, r24
    562a:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    562c:	20 ea       	ldi	r18, 0xA0	; 160
    562e:	36 e8       	ldi	r19, 0x86	; 134
    5630:	41 e0       	ldi	r20, 0x01	; 1
    5632:	50 e0       	ldi	r21, 0x00	; 0
    5634:	29 83       	std	Y+1, r18	; 0x01
    5636:	3a 83       	std	Y+2, r19	; 0x02
    5638:	4b 83       	std	Y+3, r20	; 0x03
    563a:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    563c:	81 e1       	ldi	r24, 0x11	; 17
    563e:	9d 83       	std	Y+5, r25	; 0x05
    5640:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    5644:	8b 2d       	mov	r24, r11
    5646:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 checksum = 0x11 + length;
    564a:	81 e1       	ldi	r24, 0x11	; 17
    564c:	c8 2e       	mov	r12, r24
    564e:	cb 0c       	add	r12, r11
 while(i < length)
    5650:	9d 81       	ldd	r25, Y+5	; 0x05
    5652:	0d 2d       	mov	r16, r13
    5654:	19 2f       	mov	r17, r25
    5656:	09 c0       	rjmp	.+18     	; 0x566a <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    5658:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    565a:	f8 01       	movw	r30, r16
    565c:	81 91       	ld	r24, Z+
    565e:	8f 01       	movw	r16, r30
    5660:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
	checksum += data[i];
    5664:	f7 01       	movw	r30, r14
    5666:	80 81       	ld	r24, Z
    5668:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    566a:	80 2f       	mov	r24, r16
    566c:	8d 19       	sub	r24, r13
    566e:	8b 15       	cp	r24, r11
    5670:	98 f3       	brcs	.-26     	; 0x5658 <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    5672:	8c 2d       	mov	r24, r12
    5674:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5678:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
	ack_timeout--;
    567c:	29 81       	ldd	r18, Y+1	; 0x01
    567e:	3a 81       	ldd	r19, Y+2	; 0x02
    5680:	4b 81       	ldd	r20, Y+3	; 0x03
    5682:	5c 81       	ldd	r21, Y+4	; 0x04
    5684:	21 50       	subi	r18, 0x01	; 1
    5686:	30 40       	sbci	r19, 0x00	; 0
    5688:	40 40       	sbci	r20, 0x00	; 0
    568a:	50 40       	sbci	r21, 0x00	; 0
    568c:	29 83       	std	Y+1, r18	; 0x01
    568e:	3a 83       	std	Y+2, r19	; 0x02
    5690:	4b 83       	std	Y+3, r20	; 0x03
    5692:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5694:	86 30       	cpi	r24, 0x06	; 6
    5696:	51 f0       	breq	.+20     	; 0x56ac <eDIP240_7_Display_send_packet+0xa0>
    5698:	89 81       	ldd	r24, Y+1	; 0x01
    569a:	9a 81       	ldd	r25, Y+2	; 0x02
    569c:	ab 81       	ldd	r26, Y+3	; 0x03
    569e:	bc 81       	ldd	r27, Y+4	; 0x04
    56a0:	00 97       	sbiw	r24, 0x00	; 0
    56a2:	a1 05       	cpc	r26, r1
    56a4:	b1 05       	cpc	r27, r1
    56a6:	41 f7       	brne	.-48     	; 0x5678 <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    56a8:	8f ef       	ldi	r24, 0xFF	; 255
    56aa:	01 c0       	rjmp	.+2      	; 0x56ae <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    56ac:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    56ae:	0f 90       	pop	r0
    56b0:	0f 90       	pop	r0
    56b2:	0f 90       	pop	r0
    56b4:	0f 90       	pop	r0
    56b6:	0f 90       	pop	r0
    56b8:	cf 91       	pop	r28
    56ba:	df 91       	pop	r29
    56bc:	1f 91       	pop	r17
    56be:	0f 91       	pop	r16
    56c0:	ff 90       	pop	r15
    56c2:	ef 90       	pop	r14
    56c4:	df 90       	pop	r13
    56c6:	cf 90       	pop	r12
    56c8:	bf 90       	pop	r11
    56ca:	08 95       	ret

000056cc <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    56cc:	cf 92       	push	r12
    56ce:	df 92       	push	r13
    56d0:	ef 92       	push	r14
    56d2:	ff 92       	push	r15
    56d4:	0f 93       	push	r16
    56d6:	1f 93       	push	r17
    56d8:	df 93       	push	r29
    56da:	cf 93       	push	r28
    56dc:	00 d0       	rcall	.+0      	; 0x56de <eDIP240_7_Display_get_buffer+0x12>
    56de:	00 d0       	rcall	.+0      	; 0x56e0 <eDIP240_7_Display_get_buffer+0x14>
    56e0:	cd b7       	in	r28, 0x3d	; 61
    56e2:	de b7       	in	r29, 0x3e	; 62
    56e4:	f8 2e       	mov	r15, r24
    56e6:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    56e8:	20 ea       	ldi	r18, 0xA0	; 160
    56ea:	36 e8       	ldi	r19, 0x86	; 134
    56ec:	41 e0       	ldi	r20, 0x01	; 1
    56ee:	50 e0       	ldi	r21, 0x00	; 0
    56f0:	29 83       	std	Y+1, r18	; 0x01
    56f2:	3a 83       	std	Y+2, r19	; 0x02
    56f4:	4b 83       	std	Y+3, r20	; 0x03
    56f6:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    56f8:	82 e1       	ldi	r24, 0x12	; 18
    56fa:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    56fe:	81 e0       	ldi	r24, 0x01	; 1
    5700:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    5704:	83 e5       	ldi	r24, 0x53	; 83
    5706:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    570a:	86 e6       	ldi	r24, 0x66	; 102
    570c:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5710:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
	ack_timeout--;
    5714:	29 81       	ldd	r18, Y+1	; 0x01
    5716:	3a 81       	ldd	r19, Y+2	; 0x02
    5718:	4b 81       	ldd	r20, Y+3	; 0x03
    571a:	5c 81       	ldd	r21, Y+4	; 0x04
    571c:	21 50       	subi	r18, 0x01	; 1
    571e:	30 40       	sbci	r19, 0x00	; 0
    5720:	40 40       	sbci	r20, 0x00	; 0
    5722:	50 40       	sbci	r21, 0x00	; 0
    5724:	29 83       	std	Y+1, r18	; 0x01
    5726:	3a 83       	std	Y+2, r19	; 0x02
    5728:	4b 83       	std	Y+3, r20	; 0x03
    572a:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    572c:	86 30       	cpi	r24, 0x06	; 6
    572e:	61 f0       	breq	.+24     	; 0x5748 <eDIP240_7_Display_get_buffer+0x7c>
    5730:	29 81       	ldd	r18, Y+1	; 0x01
    5732:	3a 81       	ldd	r19, Y+2	; 0x02
    5734:	4b 81       	ldd	r20, Y+3	; 0x03
    5736:	5c 81       	ldd	r21, Y+4	; 0x04
    5738:	21 15       	cp	r18, r1
    573a:	31 05       	cpc	r19, r1
    573c:	41 05       	cpc	r20, r1
    573e:	51 05       	cpc	r21, r1
    5740:	39 f7       	brne	.-50     	; 0x5710 <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    5742:	ee 24       	eor	r14, r14
    5744:	e3 94       	inc	r14
    5746:	01 c0       	rjmp	.+2      	; 0x574a <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    5748:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    574a:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    574e:	2f ef       	ldi	r18, 0xFF	; 255
    5750:	8f 3f       	cpi	r24, 0xFF	; 255
    5752:	92 07       	cpc	r25, r18
    5754:	d1 f3       	breq	.-12     	; 0x574a <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5756:	81 31       	cpi	r24, 0x11	; 17
    5758:	91 05       	cpc	r25, r1
    575a:	59 f5       	brne	.+86     	; 0x57b2 <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    575c:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5760:	ef ef       	ldi	r30, 0xFF	; 255
    5762:	8f 3f       	cpi	r24, 0xFF	; 255
    5764:	9e 07       	cpc	r25, r30
    5766:	d1 f3       	breq	.-12     	; 0x575c <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    5768:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    576a:	91 e1       	ldi	r25, 0x11	; 17
    576c:	c9 2e       	mov	r12, r25
    576e:	cd 0c       	add	r12, r13
	while (i < length)
    5770:	80 2f       	mov	r24, r16
    5772:	0f 2d       	mov	r16, r15
    5774:	18 2f       	mov	r17, r24
    5776:	0a c0       	rjmp	.+20     	; 0x578c <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5778:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    577c:	ff ef       	ldi	r31, 0xFF	; 255
    577e:	8f 3f       	cpi	r24, 0xFF	; 255
    5780:	9f 07       	cpc	r25, r31
    5782:	d1 f3       	breq	.-12     	; 0x5778 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    5784:	f8 01       	movw	r30, r16
    5786:	81 93       	st	Z+, r24
    5788:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    578a:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    578c:	80 2f       	mov	r24, r16
    578e:	8f 19       	sub	r24, r15
    5790:	8d 15       	cp	r24, r13
    5792:	90 f3       	brcs	.-28     	; 0x5778 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5794:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5798:	ff ef       	ldi	r31, 0xFF	; 255
    579a:	8f 3f       	cpi	r24, 0xFF	; 255
    579c:	9f 07       	cpc	r25, r31
    579e:	d1 f3       	breq	.-12     	; 0x5794 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    57a0:	2c 2d       	mov	r18, r12
    57a2:	30 e0       	ldi	r19, 0x00	; 0
    57a4:	82 17       	cp	r24, r18
    57a6:	93 07       	cpc	r25, r19
    57a8:	21 f4       	brne	.+8      	; 0x57b2 <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    57aa:	ee 20       	and	r14, r14
    57ac:	11 f4       	brne	.+4      	; 0x57b2 <eDIP240_7_Display_get_buffer+0xe6>
    57ae:	8d 2d       	mov	r24, r13
    57b0:	01 c0       	rjmp	.+2      	; 0x57b4 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    57b2:	8f ef       	ldi	r24, 0xFF	; 255
}
    57b4:	0f 90       	pop	r0
    57b6:	0f 90       	pop	r0
    57b8:	0f 90       	pop	r0
    57ba:	0f 90       	pop	r0
    57bc:	cf 91       	pop	r28
    57be:	df 91       	pop	r29
    57c0:	1f 91       	pop	r17
    57c2:	0f 91       	pop	r16
    57c4:	ff 90       	pop	r15
    57c6:	ef 90       	pop	r14
    57c8:	df 90       	pop	r13
    57ca:	cf 90       	pop	r12
    57cc:	08 95       	ret

000057ce <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    57ce:	cf 92       	push	r12
    57d0:	df 92       	push	r13
    57d2:	ef 92       	push	r14
    57d4:	ff 92       	push	r15
    57d6:	0f 93       	push	r16
    57d8:	1f 93       	push	r17
    57da:	df 93       	push	r29
    57dc:	cf 93       	push	r28
    57de:	00 d0       	rcall	.+0      	; 0x57e0 <eDIP240_7_Display_request_buffer_info+0x12>
    57e0:	00 d0       	rcall	.+0      	; 0x57e2 <eDIP240_7_Display_request_buffer_info+0x14>
    57e2:	cd b7       	in	r28, 0x3d	; 61
    57e4:	de b7       	in	r29, 0x3e	; 62
    57e6:	8c 01       	movw	r16, r24
    57e8:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    57ea:	80 e4       	ldi	r24, 0x40	; 64
    57ec:	92 e4       	ldi	r25, 0x42	; 66
    57ee:	af e0       	ldi	r26, 0x0F	; 15
    57f0:	b0 e0       	ldi	r27, 0x00	; 0
    57f2:	89 83       	std	Y+1, r24	; 0x01
    57f4:	9a 83       	std	Y+2, r25	; 0x02
    57f6:	ab 83       	std	Y+3, r26	; 0x03
    57f8:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    57fa:	82 e1       	ldi	r24, 0x12	; 18
    57fc:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    5800:	81 e0       	ldi	r24, 0x01	; 1
    5802:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    5806:	89 e4       	ldi	r24, 0x49	; 73
    5808:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    580c:	8c e5       	ldi	r24, 0x5C	; 92
    580e:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5812:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
	ack_timeout--;
    5816:	29 81       	ldd	r18, Y+1	; 0x01
    5818:	3a 81       	ldd	r19, Y+2	; 0x02
    581a:	4b 81       	ldd	r20, Y+3	; 0x03
    581c:	5c 81       	ldd	r21, Y+4	; 0x04
    581e:	21 50       	subi	r18, 0x01	; 1
    5820:	30 40       	sbci	r19, 0x00	; 0
    5822:	40 40       	sbci	r20, 0x00	; 0
    5824:	50 40       	sbci	r21, 0x00	; 0
    5826:	29 83       	std	Y+1, r18	; 0x01
    5828:	3a 83       	std	Y+2, r19	; 0x02
    582a:	4b 83       	std	Y+3, r20	; 0x03
    582c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    582e:	86 30       	cpi	r24, 0x06	; 6
    5830:	59 f0       	breq	.+22     	; 0x5848 <eDIP240_7_Display_request_buffer_info+0x7a>
    5832:	89 81       	ldd	r24, Y+1	; 0x01
    5834:	9a 81       	ldd	r25, Y+2	; 0x02
    5836:	ab 81       	ldd	r26, Y+3	; 0x03
    5838:	bc 81       	ldd	r27, Y+4	; 0x04
    583a:	00 97       	sbiw	r24, 0x00	; 0
    583c:	a1 05       	cpc	r26, r1
    583e:	b1 05       	cpc	r27, r1
    5840:	41 f7       	brne	.-48     	; 0x5812 <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    5842:	dd 24       	eor	r13, r13
    5844:	d3 94       	inc	r13
    5846:	01 c0       	rjmp	.+2      	; 0x584a <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    5848:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    584a:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    584e:	2f ef       	ldi	r18, 0xFF	; 255
    5850:	8f 3f       	cpi	r24, 0xFF	; 255
    5852:	92 07       	cpc	r25, r18
    5854:	d1 f3       	breq	.-12     	; 0x584a <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5856:	82 31       	cpi	r24, 0x12	; 18
    5858:	91 05       	cpc	r25, r1
    585a:	51 f5       	brne	.+84     	; 0x58b0 <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    585c:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5860:	ef ef       	ldi	r30, 0xFF	; 255
    5862:	8f 3f       	cpi	r24, 0xFF	; 255
    5864:	9e 07       	cpc	r25, r30
    5866:	d1 f3       	breq	.-12     	; 0x585c <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    5868:	82 30       	cpi	r24, 0x02	; 2
    586a:	11 f5       	brne	.+68     	; 0x58b0 <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    586c:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5870:	ff ef       	ldi	r31, 0xFF	; 255
    5872:	8f 3f       	cpi	r24, 0xFF	; 255
    5874:	9f 07       	cpc	r25, r31
    5876:	d1 f3       	breq	.-12     	; 0x586c <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    5878:	24 e1       	ldi	r18, 0x14	; 20
    587a:	c2 2e       	mov	r12, r18
    587c:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    587e:	f8 01       	movw	r30, r16
    5880:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5882:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5886:	ff ef       	ldi	r31, 0xFF	; 255
    5888:	8f 3f       	cpi	r24, 0xFF	; 255
    588a:	9f 07       	cpc	r25, r31
    588c:	d1 f3       	breq	.-12     	; 0x5882 <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    588e:	0c 2d       	mov	r16, r12
    5890:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    5892:	f7 01       	movw	r30, r14
    5894:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5896:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    589a:	ff ef       	ldi	r31, 0xFF	; 255
    589c:	8f 3f       	cpi	r24, 0xFF	; 255
    589e:	9f 07       	cpc	r25, r31
    58a0:	d1 f3       	breq	.-12     	; 0x5896 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    58a2:	20 2f       	mov	r18, r16
    58a4:	30 e0       	ldi	r19, 0x00	; 0
    58a6:	82 17       	cp	r24, r18
    58a8:	93 07       	cpc	r25, r19
    58aa:	11 f4       	brne	.+4      	; 0x58b0 <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    58ac:	dd 20       	and	r13, r13
    58ae:	11 f0       	breq	.+4      	; 0x58b4 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    58b0:	8f ef       	ldi	r24, 0xFF	; 255
    58b2:	01 c0       	rjmp	.+2      	; 0x58b6 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    58b4:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    58b6:	0f 90       	pop	r0
    58b8:	0f 90       	pop	r0
    58ba:	0f 90       	pop	r0
    58bc:	0f 90       	pop	r0
    58be:	cf 91       	pop	r28
    58c0:	df 91       	pop	r29
    58c2:	1f 91       	pop	r17
    58c4:	0f 91       	pop	r16
    58c6:	ff 90       	pop	r15
    58c8:	ef 90       	pop	r14
    58ca:	df 90       	pop	r13
    58cc:	cf 90       	pop	r12
    58ce:	08 95       	ret

000058d0 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    58d0:	0f 93       	push	r16
    58d2:	1f 93       	push	r17
    58d4:	df 93       	push	r29
    58d6:	cf 93       	push	r28
    58d8:	00 d0       	rcall	.+0      	; 0x58da <eDIP240_7_Display_set_protocol+0xa>
    58da:	00 d0       	rcall	.+0      	; 0x58dc <eDIP240_7_Display_set_protocol+0xc>
    58dc:	cd b7       	in	r28, 0x3d	; 61
    58de:	de b7       	in	r29, 0x3e	; 62
    58e0:	18 2f       	mov	r17, r24
    58e2:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    58e4:	20 e4       	ldi	r18, 0x40	; 64
    58e6:	32 e4       	ldi	r19, 0x42	; 66
    58e8:	4f e0       	ldi	r20, 0x0F	; 15
    58ea:	50 e0       	ldi	r21, 0x00	; 0
    58ec:	29 83       	std	Y+1, r18	; 0x01
    58ee:	3a 83       	std	Y+2, r19	; 0x02
    58f0:	4b 83       	std	Y+3, r20	; 0x03
    58f2:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    58f4:	82 e1       	ldi	r24, 0x12	; 18
    58f6:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(3);
    58fa:	83 e0       	ldi	r24, 0x03	; 3
    58fc:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar('D');
    5900:	84 e4       	ldi	r24, 0x44	; 68
    5902:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    5906:	81 2f       	mov	r24, r17
    5908:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(timeout);
    590c:	80 2f       	mov	r24, r16
    590e:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    5912:	81 2f       	mov	r24, r17
    5914:	87 5a       	subi	r24, 0xA7	; 167
    5916:	80 0f       	add	r24, r16
    5918:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    591c:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
	ack_timeout--;
    5920:	29 81       	ldd	r18, Y+1	; 0x01
    5922:	3a 81       	ldd	r19, Y+2	; 0x02
    5924:	4b 81       	ldd	r20, Y+3	; 0x03
    5926:	5c 81       	ldd	r21, Y+4	; 0x04
    5928:	21 50       	subi	r18, 0x01	; 1
    592a:	30 40       	sbci	r19, 0x00	; 0
    592c:	40 40       	sbci	r20, 0x00	; 0
    592e:	50 40       	sbci	r21, 0x00	; 0
    5930:	29 83       	std	Y+1, r18	; 0x01
    5932:	3a 83       	std	Y+2, r19	; 0x02
    5934:	4b 83       	std	Y+3, r20	; 0x03
    5936:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5938:	86 30       	cpi	r24, 0x06	; 6
    593a:	51 f0       	breq	.+20     	; 0x5950 <eDIP240_7_Display_set_protocol+0x80>
    593c:	89 81       	ldd	r24, Y+1	; 0x01
    593e:	9a 81       	ldd	r25, Y+2	; 0x02
    5940:	ab 81       	ldd	r26, Y+3	; 0x03
    5942:	bc 81       	ldd	r27, Y+4	; 0x04
    5944:	00 97       	sbiw	r24, 0x00	; 0
    5946:	a1 05       	cpc	r26, r1
    5948:	b1 05       	cpc	r27, r1
    594a:	41 f7       	brne	.-48     	; 0x591c <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    594c:	8f ef       	ldi	r24, 0xFF	; 255
    594e:	01 c0       	rjmp	.+2      	; 0x5952 <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    5950:	80 e0       	ldi	r24, 0x00	; 0
}
    5952:	0f 90       	pop	r0
    5954:	0f 90       	pop	r0
    5956:	0f 90       	pop	r0
    5958:	0f 90       	pop	r0
    595a:	cf 91       	pop	r28
    595c:	df 91       	pop	r29
    595e:	1f 91       	pop	r17
    5960:	0f 91       	pop	r16
    5962:	08 95       	ret

00005964 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    5964:	bf 92       	push	r11
    5966:	cf 92       	push	r12
    5968:	df 92       	push	r13
    596a:	ef 92       	push	r14
    596c:	ff 92       	push	r15
    596e:	0f 93       	push	r16
    5970:	1f 93       	push	r17
    5972:	df 93       	push	r29
    5974:	cf 93       	push	r28
    5976:	00 d0       	rcall	.+0      	; 0x5978 <eDIP240_7_Display_get_protocoll_info+0x14>
    5978:	00 d0       	rcall	.+0      	; 0x597a <eDIP240_7_Display_get_protocoll_info+0x16>
    597a:	cd b7       	in	r28, 0x3d	; 61
    597c:	de b7       	in	r29, 0x3e	; 62
    597e:	6c 01       	movw	r12, r24
    5980:	8b 01       	movw	r16, r22
    5982:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5984:	80 e4       	ldi	r24, 0x40	; 64
    5986:	92 e4       	ldi	r25, 0x42	; 66
    5988:	af e0       	ldi	r26, 0x0F	; 15
    598a:	b0 e0       	ldi	r27, 0x00	; 0
    598c:	89 83       	std	Y+1, r24	; 0x01
    598e:	9a 83       	std	Y+2, r25	; 0x02
    5990:	ab 83       	std	Y+3, r26	; 0x03
    5992:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5994:	82 e1       	ldi	r24, 0x12	; 18
    5996:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(1);
    599a:	81 e0       	ldi	r24, 0x01	; 1
    599c:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar('P');
    59a0:	80 e5       	ldi	r24, 0x50	; 80
    59a2:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    59a6:	83 e6       	ldi	r24, 0x63	; 99
    59a8:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    59ac:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
	ack_timeout--;
    59b0:	29 81       	ldd	r18, Y+1	; 0x01
    59b2:	3a 81       	ldd	r19, Y+2	; 0x02
    59b4:	4b 81       	ldd	r20, Y+3	; 0x03
    59b6:	5c 81       	ldd	r21, Y+4	; 0x04
    59b8:	21 50       	subi	r18, 0x01	; 1
    59ba:	30 40       	sbci	r19, 0x00	; 0
    59bc:	40 40       	sbci	r20, 0x00	; 0
    59be:	50 40       	sbci	r21, 0x00	; 0
    59c0:	29 83       	std	Y+1, r18	; 0x01
    59c2:	3a 83       	std	Y+2, r19	; 0x02
    59c4:	4b 83       	std	Y+3, r20	; 0x03
    59c6:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    59c8:	86 30       	cpi	r24, 0x06	; 6
    59ca:	49 f0       	breq	.+18     	; 0x59de <eDIP240_7_Display_get_protocoll_info+0x7a>
    59cc:	89 81       	ldd	r24, Y+1	; 0x01
    59ce:	9a 81       	ldd	r25, Y+2	; 0x02
    59d0:	ab 81       	ldd	r26, Y+3	; 0x03
    59d2:	bc 81       	ldd	r27, Y+4	; 0x04
    59d4:	00 97       	sbiw	r24, 0x00	; 0
    59d6:	a1 05       	cpc	r26, r1
    59d8:	b1 05       	cpc	r27, r1
    59da:	41 f7       	brne	.-48     	; 0x59ac <eDIP240_7_Display_get_protocoll_info+0x48>
    59dc:	3b c0       	rjmp	.+118    	; 0x5a54 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    59de:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    59e2:	2f ef       	ldi	r18, 0xFF	; 255
    59e4:	8f 3f       	cpi	r24, 0xFF	; 255
    59e6:	92 07       	cpc	r25, r18
    59e8:	d1 f3       	breq	.-12     	; 0x59de <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    59ea:	82 31       	cpi	r24, 0x12	; 18
    59ec:	91 05       	cpc	r25, r1
    59ee:	91 f5       	brne	.+100    	; 0x5a54 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    59f0:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    59f4:	ef ef       	ldi	r30, 0xFF	; 255
    59f6:	8f 3f       	cpi	r24, 0xFF	; 255
    59f8:	9e 07       	cpc	r25, r30
    59fa:	d1 f3       	breq	.-12     	; 0x59f0 <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    59fc:	83 30       	cpi	r24, 0x03	; 3
    59fe:	51 f5       	brne	.+84     	; 0x5a54 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5a00:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5a04:	ff ef       	ldi	r31, 0xFF	; 255
    5a06:	8f 3f       	cpi	r24, 0xFF	; 255
    5a08:	9f 07       	cpc	r25, r31
    5a0a:	d1 f3       	breq	.-12     	; 0x5a00 <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    5a0c:	35 e1       	ldi	r19, 0x15	; 21
    5a0e:	b3 2e       	mov	r11, r19
    5a10:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    5a12:	f6 01       	movw	r30, r12
    5a14:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5a16:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5a1a:	ff ef       	ldi	r31, 0xFF	; 255
    5a1c:	8f 3f       	cpi	r24, 0xFF	; 255
    5a1e:	9f 07       	cpc	r25, r31
    5a20:	d1 f3       	breq	.-12     	; 0x5a16 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    5a22:	cb 2c       	mov	r12, r11
    5a24:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    5a26:	f8 01       	movw	r30, r16
    5a28:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5a2a:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5a2e:	ff ef       	ldi	r31, 0xFF	; 255
    5a30:	8f 3f       	cpi	r24, 0xFF	; 255
    5a32:	9f 07       	cpc	r25, r31
    5a34:	d1 f3       	breq	.-12     	; 0x5a2a <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    5a36:	0c 2d       	mov	r16, r12
    5a38:	08 0f       	add	r16, r24
	  *timeout = ch;
    5a3a:	f7 01       	movw	r30, r14
    5a3c:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5a3e:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5a42:	ff ef       	ldi	r31, 0xFF	; 255
    5a44:	8f 3f       	cpi	r24, 0xFF	; 255
    5a46:	9f 07       	cpc	r25, r31
    5a48:	d1 f3       	breq	.-12     	; 0x5a3e <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5a4a:	20 2f       	mov	r18, r16
    5a4c:	30 e0       	ldi	r19, 0x00	; 0
    5a4e:	82 17       	cp	r24, r18
    5a50:	93 07       	cpc	r25, r19
    5a52:	11 f0       	breq	.+4      	; 0x5a58 <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5a54:	8f ef       	ldi	r24, 0xFF	; 255
    5a56:	01 c0       	rjmp	.+2      	; 0x5a5a <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5a58:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    5a5a:	0f 90       	pop	r0
    5a5c:	0f 90       	pop	r0
    5a5e:	0f 90       	pop	r0
    5a60:	0f 90       	pop	r0
    5a62:	cf 91       	pop	r28
    5a64:	df 91       	pop	r29
    5a66:	1f 91       	pop	r17
    5a68:	0f 91       	pop	r16
    5a6a:	ff 90       	pop	r15
    5a6c:	ef 90       	pop	r14
    5a6e:	df 90       	pop	r13
    5a70:	cf 90       	pop	r12
    5a72:	bf 90       	pop	r11
    5a74:	08 95       	ret

00005a76 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    5a76:	ef 92       	push	r14
    5a78:	ff 92       	push	r15
    5a7a:	0f 93       	push	r16
    5a7c:	1f 93       	push	r17
    5a7e:	df 93       	push	r29
    5a80:	cf 93       	push	r28
    5a82:	00 d0       	rcall	.+0      	; 0x5a84 <eDIP240_7_Display_repeat_last_packet+0xe>
    5a84:	00 d0       	rcall	.+0      	; 0x5a86 <eDIP240_7_Display_repeat_last_packet+0x10>
    5a86:	cd b7       	in	r28, 0x3d	; 61
    5a88:	de b7       	in	r29, 0x3e	; 62
    5a8a:	f8 2e       	mov	r15, r24
    5a8c:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5a8e:	20 e4       	ldi	r18, 0x40	; 64
    5a90:	32 e4       	ldi	r19, 0x42	; 66
    5a92:	4f e0       	ldi	r20, 0x0F	; 15
    5a94:	50 e0       	ldi	r21, 0x00	; 0
    5a96:	29 83       	std	Y+1, r18	; 0x01
    5a98:	3a 83       	std	Y+2, r19	; 0x02
    5a9a:	4b 83       	std	Y+3, r20	; 0x03
    5a9c:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5a9e:	82 e1       	ldi	r24, 0x12	; 18
    5aa0:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(1);
    5aa4:	81 e0       	ldi	r24, 0x01	; 1
    5aa6:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar('R');
    5aaa:	82 e5       	ldi	r24, 0x52	; 82
    5aac:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    5ab0:	85 e6       	ldi	r24, 0x65	; 101
    5ab2:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ab6:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
	ack_timeout--;
    5aba:	29 81       	ldd	r18, Y+1	; 0x01
    5abc:	3a 81       	ldd	r19, Y+2	; 0x02
    5abe:	4b 81       	ldd	r20, Y+3	; 0x03
    5ac0:	5c 81       	ldd	r21, Y+4	; 0x04
    5ac2:	21 50       	subi	r18, 0x01	; 1
    5ac4:	30 40       	sbci	r19, 0x00	; 0
    5ac6:	40 40       	sbci	r20, 0x00	; 0
    5ac8:	50 40       	sbci	r21, 0x00	; 0
    5aca:	29 83       	std	Y+1, r18	; 0x01
    5acc:	3a 83       	std	Y+2, r19	; 0x02
    5ace:	4b 83       	std	Y+3, r20	; 0x03
    5ad0:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5ad2:	86 30       	cpi	r24, 0x06	; 6
    5ad4:	59 f0       	breq	.+22     	; 0x5aec <eDIP240_7_Display_repeat_last_packet+0x76>
    5ad6:	29 81       	ldd	r18, Y+1	; 0x01
    5ad8:	3a 81       	ldd	r19, Y+2	; 0x02
    5ada:	4b 81       	ldd	r20, Y+3	; 0x03
    5adc:	5c 81       	ldd	r21, Y+4	; 0x04
    5ade:	21 15       	cp	r18, r1
    5ae0:	31 05       	cpc	r19, r1
    5ae2:	41 05       	cpc	r20, r1
    5ae4:	51 05       	cpc	r21, r1
    5ae6:	39 f7       	brne	.-50     	; 0x5ab6 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    5ae8:	8f ef       	ldi	r24, 0xFF	; 255
    5aea:	28 c0       	rjmp	.+80     	; 0x5b3c <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5aec:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5af0:	2f ef       	ldi	r18, 0xFF	; 255
    5af2:	8f 3f       	cpi	r24, 0xFF	; 255
    5af4:	92 07       	cpc	r25, r18
    5af6:	d1 f3       	breq	.-12     	; 0x5aec <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5af8:	81 31       	cpi	r24, 0x11	; 17
    5afa:	91 05       	cpc	r25, r1
    5afc:	f1 f4       	brne	.+60     	; 0x5b3a <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5afe:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5b02:	ef ef       	ldi	r30, 0xFF	; 255
    5b04:	8f 3f       	cpi	r24, 0xFF	; 255
    5b06:	9e 07       	cpc	r25, r30
    5b08:	d1 f3       	breq	.-12     	; 0x5afe <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    5b0a:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5b0c:	80 2f       	mov	r24, r16
    5b0e:	0f 2d       	mov	r16, r15
    5b10:	18 2f       	mov	r17, r24
    5b12:	09 c0       	rjmp	.+18     	; 0x5b26 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5b14:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5b18:	ff ef       	ldi	r31, 0xFF	; 255
    5b1a:	8f 3f       	cpi	r24, 0xFF	; 255
    5b1c:	9f 07       	cpc	r25, r31
    5b1e:	d1 f3       	breq	.-12     	; 0x5b14 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    5b20:	f8 01       	movw	r30, r16
    5b22:	81 93       	st	Z+, r24
    5b24:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5b26:	80 2f       	mov	r24, r16
    5b28:	8f 19       	sub	r24, r15
    5b2a:	8e 15       	cp	r24, r14
    5b2c:	98 f3       	brcs	.-26     	; 0x5b14 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5b2e:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
    5b32:	ff ef       	ldi	r31, 0xFF	; 255
    5b34:	8f 3f       	cpi	r24, 0xFF	; 255
    5b36:	9f 07       	cpc	r25, r31
    5b38:	d1 f3       	breq	.-12     	; 0x5b2e <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    5b3a:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5b3c:	0f 90       	pop	r0
    5b3e:	0f 90       	pop	r0
    5b40:	0f 90       	pop	r0
    5b42:	0f 90       	pop	r0
    5b44:	cf 91       	pop	r28
    5b46:	df 91       	pop	r29
    5b48:	1f 91       	pop	r17
    5b4a:	0f 91       	pop	r16
    5b4c:	ff 90       	pop	r15
    5b4e:	ef 90       	pop	r14
    5b50:	08 95       	ret

00005b52 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    5b52:	1f 93       	push	r17
    5b54:	df 93       	push	r29
    5b56:	cf 93       	push	r28
    5b58:	00 d0       	rcall	.+0      	; 0x5b5a <eDIP240_7_Display_select+0x8>
    5b5a:	00 d0       	rcall	.+0      	; 0x5b5c <eDIP240_7_Display_select+0xa>
    5b5c:	cd b7       	in	r28, 0x3d	; 61
    5b5e:	de b7       	in	r29, 0x3e	; 62
    5b60:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5b62:	20 e4       	ldi	r18, 0x40	; 64
    5b64:	32 e4       	ldi	r19, 0x42	; 66
    5b66:	4f e0       	ldi	r20, 0x0F	; 15
    5b68:	50 e0       	ldi	r21, 0x00	; 0
    5b6a:	29 83       	std	Y+1, r18	; 0x01
    5b6c:	3a 83       	std	Y+2, r19	; 0x02
    5b6e:	4b 83       	std	Y+3, r20	; 0x03
    5b70:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5b72:	82 e1       	ldi	r24, 0x12	; 18
    5b74:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(3);
    5b78:	83 e0       	ldi	r24, 0x03	; 3
    5b7a:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar('A');
    5b7e:	81 e4       	ldi	r24, 0x41	; 65
    5b80:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar('S');
    5b84:	83 e5       	ldi	r24, 0x53	; 83
    5b86:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(address);
    5b8a:	81 2f       	mov	r24, r17
    5b8c:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    5b90:	81 2f       	mov	r24, r17
    5b92:	87 55       	subi	r24, 0x57	; 87
    5b94:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5b98:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
	ack_timeout--;
    5b9c:	29 81       	ldd	r18, Y+1	; 0x01
    5b9e:	3a 81       	ldd	r19, Y+2	; 0x02
    5ba0:	4b 81       	ldd	r20, Y+3	; 0x03
    5ba2:	5c 81       	ldd	r21, Y+4	; 0x04
    5ba4:	21 50       	subi	r18, 0x01	; 1
    5ba6:	30 40       	sbci	r19, 0x00	; 0
    5ba8:	40 40       	sbci	r20, 0x00	; 0
    5baa:	50 40       	sbci	r21, 0x00	; 0
    5bac:	29 83       	std	Y+1, r18	; 0x01
    5bae:	3a 83       	std	Y+2, r19	; 0x02
    5bb0:	4b 83       	std	Y+3, r20	; 0x03
    5bb2:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5bb4:	86 30       	cpi	r24, 0x06	; 6
    5bb6:	51 f0       	breq	.+20     	; 0x5bcc <eDIP240_7_Display_select+0x7a>
    5bb8:	89 81       	ldd	r24, Y+1	; 0x01
    5bba:	9a 81       	ldd	r25, Y+2	; 0x02
    5bbc:	ab 81       	ldd	r26, Y+3	; 0x03
    5bbe:	bc 81       	ldd	r27, Y+4	; 0x04
    5bc0:	00 97       	sbiw	r24, 0x00	; 0
    5bc2:	a1 05       	cpc	r26, r1
    5bc4:	b1 05       	cpc	r27, r1
    5bc6:	41 f7       	brne	.-48     	; 0x5b98 <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    5bc8:	8f ef       	ldi	r24, 0xFF	; 255
    5bca:	01 c0       	rjmp	.+2      	; 0x5bce <eDIP240_7_Display_select+0x7c>
 return 0;
    5bcc:	80 e0       	ldi	r24, 0x00	; 0
}
    5bce:	0f 90       	pop	r0
    5bd0:	0f 90       	pop	r0
    5bd2:	0f 90       	pop	r0
    5bd4:	0f 90       	pop	r0
    5bd6:	cf 91       	pop	r28
    5bd8:	df 91       	pop	r29
    5bda:	1f 91       	pop	r17
    5bdc:	08 95       	ret

00005bde <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    5bde:	1f 93       	push	r17
    5be0:	df 93       	push	r29
    5be2:	cf 93       	push	r28
    5be4:	00 d0       	rcall	.+0      	; 0x5be6 <eDIP240_7_Display_deselect+0x8>
    5be6:	00 d0       	rcall	.+0      	; 0x5be8 <eDIP240_7_Display_deselect+0xa>
    5be8:	cd b7       	in	r28, 0x3d	; 61
    5bea:	de b7       	in	r29, 0x3e	; 62
    5bec:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5bee:	20 e4       	ldi	r18, 0x40	; 64
    5bf0:	32 e4       	ldi	r19, 0x42	; 66
    5bf2:	4f e0       	ldi	r20, 0x0F	; 15
    5bf4:	50 e0       	ldi	r21, 0x00	; 0
    5bf6:	29 83       	std	Y+1, r18	; 0x01
    5bf8:	3a 83       	std	Y+2, r19	; 0x02
    5bfa:	4b 83       	std	Y+3, r20	; 0x03
    5bfc:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5bfe:	82 e1       	ldi	r24, 0x12	; 18
    5c00:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(3);
    5c04:	83 e0       	ldi	r24, 0x03	; 3
    5c06:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar('A');
    5c0a:	81 e4       	ldi	r24, 0x41	; 65
    5c0c:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar('D');
    5c10:	84 e4       	ldi	r24, 0x44	; 68
    5c12:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar(address);
    5c16:	81 2f       	mov	r24, r17
    5c18:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    5c1c:	81 2f       	mov	r24, r17
    5c1e:	86 56       	subi	r24, 0x66	; 102
    5c20:	0e 94 ec 2a 	call	0x55d8	; 0x55d8 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5c24:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <USART0_getchar>
	ack_timeout--;
    5c28:	29 81       	ldd	r18, Y+1	; 0x01
    5c2a:	3a 81       	ldd	r19, Y+2	; 0x02
    5c2c:	4b 81       	ldd	r20, Y+3	; 0x03
    5c2e:	5c 81       	ldd	r21, Y+4	; 0x04
    5c30:	21 50       	subi	r18, 0x01	; 1
    5c32:	30 40       	sbci	r19, 0x00	; 0
    5c34:	40 40       	sbci	r20, 0x00	; 0
    5c36:	50 40       	sbci	r21, 0x00	; 0
    5c38:	29 83       	std	Y+1, r18	; 0x01
    5c3a:	3a 83       	std	Y+2, r19	; 0x02
    5c3c:	4b 83       	std	Y+3, r20	; 0x03
    5c3e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5c40:	86 30       	cpi	r24, 0x06	; 6
    5c42:	51 f0       	breq	.+20     	; 0x5c58 <eDIP240_7_Display_deselect+0x7a>
    5c44:	89 81       	ldd	r24, Y+1	; 0x01
    5c46:	9a 81       	ldd	r25, Y+2	; 0x02
    5c48:	ab 81       	ldd	r26, Y+3	; 0x03
    5c4a:	bc 81       	ldd	r27, Y+4	; 0x04
    5c4c:	00 97       	sbiw	r24, 0x00	; 0
    5c4e:	a1 05       	cpc	r26, r1
    5c50:	b1 05       	cpc	r27, r1
    5c52:	41 f7       	brne	.-48     	; 0x5c24 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    5c54:	8f ef       	ldi	r24, 0xFF	; 255
    5c56:	01 c0       	rjmp	.+2      	; 0x5c5a <eDIP240_7_Display_deselect+0x7c>
 return 0;
    5c58:	80 e0       	ldi	r24, 0x00	; 0
}
    5c5a:	0f 90       	pop	r0
    5c5c:	0f 90       	pop	r0
    5c5e:	0f 90       	pop	r0
    5c60:	0f 90       	pop	r0
    5c62:	cf 91       	pop	r28
    5c64:	df 91       	pop	r29
    5c66:	1f 91       	pop	r17
    5c68:	08 95       	ret

00005c6a <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    5c6a:	dc 01       	movw	r26, r24
    5c6c:	0d 90       	ld	r0, X+
    5c6e:	00 20       	and	r0, r0
    5c70:	e9 f7       	brne	.-6      	; 0x5c6c <eDIP240_7_Display_send_string+0x2>
    5c72:	bd 01       	movw	r22, r26
    5c74:	61 50       	subi	r22, 0x01	; 1
    5c76:	70 40       	sbci	r23, 0x00	; 0
    5c78:	68 1b       	sub	r22, r24
    5c7a:	79 0b       	sbc	r23, r25
    5c7c:	0e 94 06 2b 	call	0x560c	; 0x560c <eDIP240_7_Display_send_packet>
}
    5c80:	08 95       	ret

00005c82 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    5c82:	dc 01       	movw	r26, r24
    5c84:	0d 90       	ld	r0, X+
    5c86:	00 20       	and	r0, r0
    5c88:	e9 f7       	brne	.-6      	; 0x5c84 <eDIP240_7_Display_send_string_with_NULL+0x2>
    5c8a:	6a 2f       	mov	r22, r26
    5c8c:	68 1b       	sub	r22, r24
    5c8e:	0e 94 06 2b 	call	0x560c	; 0x560c <eDIP240_7_Display_send_packet>
}
    5c92:	08 95       	ret

00005c94 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    5c94:	83 70       	andi	r24, 0x03	; 3
    5c96:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    5c98:	23 e0       	ldi	r18, 0x03	; 3
    5c9a:	30 e0       	ldi	r19, 0x00	; 0
    5c9c:	08 2e       	mov	r0, r24
    5c9e:	02 c0       	rjmp	.+4      	; 0x5ca4 <setLedMode+0x10>
    5ca0:	22 0f       	add	r18, r18
    5ca2:	33 1f       	adc	r19, r19
    5ca4:	0a 94       	dec	r0
    5ca6:	e2 f7       	brpl	.-8      	; 0x5ca0 <setLedMode+0xc>
    5ca8:	92 2f       	mov	r25, r18
    5caa:	90 95       	com	r25
    5cac:	40 91 08 03 	lds	r20, 0x0308
    5cb0:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    5cb2:	01 c0       	rjmp	.+2      	; 0x5cb6 <setLedMode+0x22>
    5cb4:	66 0f       	add	r22, r22
    5cb6:	8a 95       	dec	r24
    5cb8:	ea f7       	brpl	.-6      	; 0x5cb4 <setLedMode+0x20>
    5cba:	62 23       	and	r22, r18
    5cbc:	96 2b       	or	r25, r22
    5cbe:	90 93 08 03 	sts	0x0308, r25
}
    5cc2:	08 95       	ret

00005cc4 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    5cc4:	48 2f       	mov	r20, r24
    5cc6:	43 70       	andi	r20, 0x03	; 3
    5cc8:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    5cca:	83 e0       	ldi	r24, 0x03	; 3
    5ccc:	90 e0       	ldi	r25, 0x00	; 0
    5cce:	04 2e       	mov	r0, r20
    5cd0:	02 c0       	rjmp	.+4      	; 0x5cd6 <getLedMode+0x12>
    5cd2:	88 0f       	add	r24, r24
    5cd4:	99 1f       	adc	r25, r25
    5cd6:	0a 94       	dec	r0
    5cd8:	e2 f7       	brpl	.-8      	; 0x5cd2 <getLedMode+0xe>
    5cda:	20 91 08 03 	lds	r18, 0x0308
    5cde:	30 e0       	ldi	r19, 0x00	; 0
    5ce0:	82 23       	and	r24, r18
    5ce2:	93 23       	and	r25, r19
    5ce4:	02 c0       	rjmp	.+4      	; 0x5cea <getLedMode+0x26>
    5ce6:	95 95       	asr	r25
    5ce8:	87 95       	ror	r24
    5cea:	4a 95       	dec	r20
    5cec:	e2 f7       	brpl	.-8      	; 0x5ce6 <getLedMode+0x22>
}
    5cee:	08 95       	ret

00005cf0 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    5cf0:	68 2f       	mov	r22, r24
    5cf2:	70 e0       	ldi	r23, 0x00	; 0
    5cf4:	80 e0       	ldi	r24, 0x00	; 0
    5cf6:	90 e0       	ldi	r25, 0x00	; 0
    5cf8:	0e 94 8d 3c 	call	0x791a	; 0x791a <__floatunsisf>
    5cfc:	20 91 f0 01 	lds	r18, 0x01F0
    5d00:	30 91 f1 01 	lds	r19, 0x01F1
    5d04:	40 91 f2 01 	lds	r20, 0x01F2
    5d08:	50 91 f3 01 	lds	r21, 0x01F3
    5d0c:	0e 94 64 3d 	call	0x7ac8	; 0x7ac8 <__mulsf3>
    5d10:	20 e0       	ldi	r18, 0x00	; 0
    5d12:	30 e0       	ldi	r19, 0x00	; 0
    5d14:	40 e8       	ldi	r20, 0x80	; 128
    5d16:	5b e3       	ldi	r21, 0x3B	; 59
    5d18:	0e 94 64 3d 	call	0x7ac8	; 0x7ac8 <__mulsf3>
    5d1c:	08 95       	ret

00005d1e <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    5d1e:	20 e0       	ldi	r18, 0x00	; 0
    5d20:	30 e0       	ldi	r19, 0x00	; 0
    5d22:	40 e8       	ldi	r20, 0x80	; 128
    5d24:	53 e4       	ldi	r21, 0x43	; 67
    5d26:	0e 94 64 3d 	call	0x7ac8	; 0x7ac8 <__mulsf3>
    5d2a:	20 91 f0 01 	lds	r18, 0x01F0
    5d2e:	30 91 f1 01 	lds	r19, 0x01F1
    5d32:	40 91 f2 01 	lds	r20, 0x01F2
    5d36:	50 91 f3 01 	lds	r21, 0x01F3
    5d3a:	0e 94 f9 3b 	call	0x77f2	; 0x77f2 <__divsf3>
    5d3e:	0e 94 61 3c 	call	0x78c2	; 0x78c2 <__fixunssfsi>
    5d42:	86 2f       	mov	r24, r22
    5d44:	08 95       	ret

00005d46 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    5d46:	68 23       	and	r22, r24
    5d48:	84 2f       	mov	r24, r20
    5d4a:	86 2b       	or	r24, r22
    5d4c:	08 95       	ret

00005d4e <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    5d4e:	ef 92       	push	r14
    5d50:	ff 92       	push	r15
    5d52:	0f 93       	push	r16
    5d54:	1f 93       	push	r17
    5d56:	7b 01       	movw	r14, r22
    5d58:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    5d5a:	20 e0       	ldi	r18, 0x00	; 0
    5d5c:	38 e6       	ldi	r19, 0x68	; 104
    5d5e:	47 e1       	ldi	r20, 0x17	; 23
    5d60:	57 e4       	ldi	r21, 0x47	; 71
    5d62:	0e 94 1b 3d 	call	0x7a36	; 0x7a36 <__gesf2>
    5d66:	18 16       	cp	r1, r24
    5d68:	e4 f0       	brlt	.+56     	; 0x5da2 <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    5d6a:	c8 01       	movw	r24, r16
    5d6c:	b7 01       	movw	r22, r14
    5d6e:	26 e3       	ldi	r18, 0x36	; 54
    5d70:	34 e9       	ldi	r19, 0x94	; 148
    5d72:	47 ed       	ldi	r20, 0xD7	; 215
    5d74:	5b e3       	ldi	r21, 0x3B	; 59
    5d76:	0e 94 1b 3d 	call	0x7a36	; 0x7a36 <__gesf2>
    5d7a:	87 fd       	sbrc	r24, 7
    5d7c:	14 c0       	rjmp	.+40     	; 0x5da6 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    5d7e:	c8 01       	movw	r24, r16
    5d80:	b7 01       	movw	r22, r14
    5d82:	20 e0       	ldi	r18, 0x00	; 0
    5d84:	30 e0       	ldi	r19, 0x00	; 0
    5d86:	48 e1       	ldi	r20, 0x18	; 24
    5d88:	53 e4       	ldi	r21, 0x43	; 67
    5d8a:	0e 94 64 3d 	call	0x7ac8	; 0x7ac8 <__mulsf3>
    5d8e:	20 e0       	ldi	r18, 0x00	; 0
    5d90:	30 e0       	ldi	r19, 0x00	; 0
    5d92:	40 e8       	ldi	r20, 0x80	; 128
    5d94:	5f e3       	ldi	r21, 0x3F	; 63
    5d96:	0e 94 94 3b 	call	0x7728	; 0x7728 <__subsf3>
    5d9a:	0e 94 61 3c 	call	0x78c2	; 0x78c2 <__fixunssfsi>
    5d9e:	86 2f       	mov	r24, r22
    5da0:	03 c0       	rjmp	.+6      	; 0x5da8 <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    5da2:	8f ef       	ldi	r24, 0xFF	; 255
    5da4:	01 c0       	rjmp	.+2      	; 0x5da8 <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    5da6:	80 e0       	ldi	r24, 0x00	; 0
}
    5da8:	1f 91       	pop	r17
    5daa:	0f 91       	pop	r16
    5dac:	ff 90       	pop	r15
    5dae:	ef 90       	pop	r14
    5db0:	08 95       	ret

00005db2 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    5db2:	ef 92       	push	r14
    5db4:	ff 92       	push	r15
    5db6:	0f 93       	push	r16
    5db8:	1f 93       	push	r17
    5dba:	7b 01       	movw	r14, r22
    5dbc:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    5dbe:	20 e0       	ldi	r18, 0x00	; 0
    5dc0:	30 e0       	ldi	r19, 0x00	; 0
    5dc2:	40 e8       	ldi	r20, 0x80	; 128
    5dc4:	5f e3       	ldi	r21, 0x3F	; 63
    5dc6:	0e 94 1b 3d 	call	0x7a36	; 0x7a36 <__gesf2>
    5dca:	87 ff       	sbrs	r24, 7
    5dcc:	16 c0       	rjmp	.+44     	; 0x5dfa <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    5dce:	c8 01       	movw	r24, r16
    5dd0:	b7 01       	movw	r22, r14
    5dd2:	20 e0       	ldi	r18, 0x00	; 0
    5dd4:	30 e0       	ldi	r19, 0x00	; 0
    5dd6:	40 e8       	ldi	r20, 0x80	; 128
    5dd8:	5b e3       	ldi	r21, 0x3B	; 59
    5dda:	0e 94 1b 3d 	call	0x7a36	; 0x7a36 <__gesf2>
    5dde:	87 fd       	sbrc	r24, 7
    5de0:	0e c0       	rjmp	.+28     	; 0x5dfe <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    5de2:	c8 01       	movw	r24, r16
    5de4:	b7 01       	movw	r22, r14
    5de6:	20 e0       	ldi	r18, 0x00	; 0
    5de8:	30 e0       	ldi	r19, 0x00	; 0
    5dea:	40 e8       	ldi	r20, 0x80	; 128
    5dec:	53 e4       	ldi	r21, 0x43	; 67
    5dee:	0e 94 64 3d 	call	0x7ac8	; 0x7ac8 <__mulsf3>
    5df2:	0e 94 61 3c 	call	0x78c2	; 0x78c2 <__fixunssfsi>
    5df6:	86 2f       	mov	r24, r22
    5df8:	03 c0       	rjmp	.+6      	; 0x5e00 <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    5dfa:	8f ef       	ldi	r24, 0xFF	; 255
    5dfc:	01 c0       	rjmp	.+2      	; 0x5e00 <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    5dfe:	80 e0       	ldi	r24, 0x00	; 0
}
    5e00:	1f 91       	pop	r17
    5e02:	0f 91       	pop	r16
    5e04:	ff 90       	pop	r15
    5e06:	ef 90       	pop	r14
    5e08:	08 95       	ret

00005e0a <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    5e0a:	80 91 fe 02 	lds	r24, 0x02FE
    5e0e:	08 95       	ret

00005e10 <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    5e10:	ef 92       	push	r14
    5e12:	ff 92       	push	r15
    5e14:	0f 93       	push	r16
    5e16:	1f 93       	push	r17
    5e18:	79 01       	movw	r14, r18
    5e1a:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    5e1c:	0e 94 a7 2e 	call	0x5d4e	; 0x5d4e <prescalerSec2Hex>
    5e20:	80 93 09 03 	sts	0x0309, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    5e24:	c8 01       	movw	r24, r16
    5e26:	b7 01       	movw	r22, r14
    5e28:	0e 94 d9 2e 	call	0x5db2	; 0x5db2 <pwmFrac2Hex>
    5e2c:	80 93 f4 01 	sts	0x01F4, r24
}
    5e30:	1f 91       	pop	r17
    5e32:	0f 91       	pop	r16
    5e34:	ff 90       	pop	r15
    5e36:	ef 90       	pop	r14
    5e38:	08 95       	ret

00005e3a <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    5e3a:	ef 92       	push	r14
    5e3c:	ff 92       	push	r15
    5e3e:	0f 93       	push	r16
    5e40:	1f 93       	push	r17
    5e42:	79 01       	movw	r14, r18
    5e44:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    5e46:	0e 94 a7 2e 	call	0x5d4e	; 0x5d4e <prescalerSec2Hex>
    5e4a:	80 93 0a 03 	sts	0x030A, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    5e4e:	c8 01       	movw	r24, r16
    5e50:	b7 01       	movw	r22, r14
    5e52:	0e 94 d9 2e 	call	0x5db2	; 0x5db2 <pwmFrac2Hex>
    5e56:	80 93 f5 01 	sts	0x01F5, r24
}
    5e5a:	1f 91       	pop	r17
    5e5c:	0f 91       	pop	r16
    5e5e:	ff 90       	pop	r15
    5e60:	ef 90       	pop	r14
    5e62:	08 95       	ret

00005e64 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    5e64:	10 92 09 03 	sts	0x0309, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    5e68:	0e 94 d9 2e 	call	0x5db2	; 0x5db2 <pwmFrac2Hex>
    5e6c:	80 93 f4 01 	sts	0x01F4, r24
}
    5e70:	08 95       	ret

00005e72 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    5e72:	10 92 0a 03 	sts	0x030A, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    5e76:	0e 94 d9 2e 	call	0x5db2	; 0x5db2 <pwmFrac2Hex>
    5e7a:	80 93 f5 01 	sts	0x01F5, r24
}
    5e7e:	08 95       	ret

00005e80 <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    5e80:	92 b3       	in	r25, 0x12	; 18
    5e82:	93 60       	ori	r25, 0x03	; 3
    5e84:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    5e86:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    5e8a:	9e e3       	ldi	r25, 0x3E	; 62
    5e8c:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    5e90:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    5e94:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    5e98:	94 ea       	ldi	r25, 0xA4	; 164
    5e9a:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    5e9e:	90 91 74 00 	lds	r25, 0x0074
    5ea2:	97 ff       	sbrs	r25, 7
    5ea4:	fc cf       	rjmp	.-8      	; 0x5e9e <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    5ea6:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    5eaa:	84 e8       	ldi	r24, 0x84	; 132
    5eac:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    5eb0:	80 91 74 00 	lds	r24, 0x0074
    5eb4:	87 ff       	sbrs	r24, 7
    5eb6:	fc cf       	rjmp	.-8      	; 0x5eb0 <TWI_write+0x30>
    5eb8:	84 2f       	mov	r24, r20
    5eba:	95 2f       	mov	r25, r21
    5ebc:	fc 01       	movw	r30, r24
    5ebe:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    5ec0:	94 e8       	ldi	r25, 0x84	; 132
    5ec2:	0a c0       	rjmp	.+20     	; 0x5ed8 <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    5ec4:	21 91       	ld	r18, Z+
    5ec6:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    5eca:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    5ece:	20 91 74 00 	lds	r18, 0x0074
    5ed2:	27 ff       	sbrs	r18, 7
    5ed4:	fc cf       	rjmp	.-8      	; 0x5ece <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    5ed6:	8f 5f       	subi	r24, 0xFF	; 255
    5ed8:	86 17       	cp	r24, r22
    5eda:	a0 f3       	brcs	.-24     	; 0x5ec4 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    5edc:	84 e9       	ldi	r24, 0x94	; 148
    5ede:	80 93 74 00 	sts	0x0074, r24
}
    5ee2:	08 95       	ret

00005ee4 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    5ee4:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    5ee6:	92 b3       	in	r25, 0x12	; 18
    5ee8:	93 60       	ori	r25, 0x03	; 3
    5eea:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    5eec:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    5ef0:	9e e3       	ldi	r25, 0x3E	; 62
    5ef2:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    5ef6:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    5efa:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    5efe:	94 ea       	ldi	r25, 0xA4	; 164
    5f00:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    5f04:	90 91 74 00 	lds	r25, 0x0074
    5f08:	97 ff       	sbrs	r25, 7
    5f0a:	fc cf       	rjmp	.-8      	; 0x5f04 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    5f0c:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    5f10:	84 e8       	ldi	r24, 0x84	; 132
    5f12:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    5f16:	80 91 74 00 	lds	r24, 0x0074
    5f1a:	87 ff       	sbrs	r24, 7
    5f1c:	fc cf       	rjmp	.-8      	; 0x5f16 <TWI_read+0x32>
    5f1e:	84 2f       	mov	r24, r20
    5f20:	95 2f       	mov	r25, r21
    5f22:	fc 01       	movw	r30, r24
    5f24:	80 e0       	ldi	r24, 0x00	; 0
    5f26:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    5f28:	26 2f       	mov	r18, r22
    5f2a:	30 e0       	ldi	r19, 0x00	; 0
    5f2c:	21 50       	subi	r18, 0x01	; 1
    5f2e:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    5f30:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    5f32:	44 ec       	ldi	r20, 0xC4	; 196
    5f34:	10 c0       	rjmp	.+32     	; 0x5f56 <TWI_read+0x72>
    5f36:	82 17       	cp	r24, r18
    5f38:	93 07       	cpc	r25, r19
    5f3a:	1c f4       	brge	.+6      	; 0x5f42 <TWI_read+0x5e>
    5f3c:	40 93 74 00 	sts	0x0074, r20
    5f40:	02 c0       	rjmp	.+4      	; 0x5f46 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    5f42:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    5f46:	70 91 74 00 	lds	r23, 0x0074
    5f4a:	77 ff       	sbrs	r23, 7
    5f4c:	fc cf       	rjmp	.-8      	; 0x5f46 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    5f4e:	70 91 73 00 	lds	r23, 0x0073
    5f52:	71 93       	st	Z+, r23
    5f54:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    5f56:	86 17       	cp	r24, r22
    5f58:	70 f3       	brcs	.-36     	; 0x5f36 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    5f5a:	84 e9       	ldi	r24, 0x94	; 148
    5f5c:	80 93 74 00 	sts	0x0074, r24
}
    5f60:	08 95       	ret

00005f62 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    5f62:	80 91 f0 05 	lds	r24, 0x05F0
    5f66:	88 23       	and	r24, r24
    5f68:	49 f4       	brne	.+18     	; 0x5f7c <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    5f6a:	80 91 f2 05 	lds	r24, 0x05F2
    5f6e:	60 91 ef 05 	lds	r22, 0x05EF
    5f72:	4f ef       	ldi	r20, 0xFF	; 255
    5f74:	52 e0       	ldi	r21, 0x02	; 2
    5f76:	0e 94 40 2f 	call	0x5e80	; 0x5e80 <TWI_write>
    5f7a:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    5f7c:	80 91 f2 05 	lds	r24, 0x05F2
    5f80:	60 91 ef 05 	lds	r22, 0x05EF
    5f84:	4f ef       	ldi	r20, 0xFF	; 255
    5f86:	52 e0       	ldi	r21, 0x02	; 2
    5f88:	0e 94 72 2f 	call	0x5ee4	; 0x5ee4 <TWI_read>
    5f8c:	08 95       	ret

00005f8e <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    5f8e:	86 e0       	ldi	r24, 0x06	; 6
    5f90:	80 93 ef 05 	sts	0x05EF, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    5f94:	81 e1       	ldi	r24, 0x11	; 17
    5f96:	80 93 ff 02 	sts	0x02FF, r24
	i2cData[1] = m_prescaler[ 0 ];
    5f9a:	80 91 09 03 	lds	r24, 0x0309
    5f9e:	80 93 00 03 	sts	0x0300, r24
	i2cData[2] = m_pwm[ 0 ];
    5fa2:	80 91 f4 01 	lds	r24, 0x01F4
    5fa6:	80 93 01 03 	sts	0x0301, r24
	i2cData[3] = m_prescaler[ 1 ];
    5faa:	80 91 0a 03 	lds	r24, 0x030A
    5fae:	80 93 02 03 	sts	0x0302, r24
	i2cData[4] = m_pwm[ 1 ];
    5fb2:	80 91 f5 01 	lds	r24, 0x01F5
    5fb6:	80 93 03 03 	sts	0x0303, r24
	i2cData[5] = m_ledstate;
    5fba:	80 91 08 03 	lds	r24, 0x0308
    5fbe:	80 93 04 03 	sts	0x0304, r24
	i2cDataDirection = i2cWrite;
    5fc2:	10 92 f0 05 	sts	0x05F0, r1
	i2cDestination = PCA9533;
    5fc6:	86 ec       	ldi	r24, 0xC6	; 198
    5fc8:	90 e0       	ldi	r25, 0x00	; 0
    5fca:	90 93 f3 05 	sts	0x05F3, r25
    5fce:	80 93 f2 05 	sts	0x05F2, r24

	i2cAction();
    5fd2:	0e 94 b1 2f 	call	0x5f62	; 0x5f62 <i2cAction>
}
    5fd6:	08 95       	ret

00005fd8 <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    5fd8:	68 2f       	mov	r22, r24
    5fda:	61 70       	andi	r22, 0x01	; 1
    5fdc:	62 60       	ori	r22, 0x02	; 2
    5fde:	82 e0       	ldi	r24, 0x02	; 2
    5fe0:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    5fe4:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    5fe8:	08 95       	ret

00005fea <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    5fea:	82 e0       	ldi	r24, 0x02	; 2
    5fec:	0e 94 62 2e 	call	0x5cc4	; 0x5cc4 <getLedMode>
    5ff0:	61 e0       	ldi	r22, 0x01	; 1
    5ff2:	68 27       	eor	r22, r24
    5ff4:	82 e0       	ldi	r24, 0x02	; 2
    5ff6:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    5ffa:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    5ffe:	08 95       	ret

00006000 <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    6000:	82 e0       	ldi	r24, 0x02	; 2
    6002:	60 e0       	ldi	r22, 0x00	; 0
    6004:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    6008:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    600c:	08 95       	ret

0000600e <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    600e:	82 e0       	ldi	r24, 0x02	; 2
    6010:	61 e0       	ldi	r22, 0x01	; 1
    6012:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    6016:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    601a:	08 95       	ret

0000601c <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    601c:	68 2f       	mov	r22, r24
    601e:	61 70       	andi	r22, 0x01	; 1
    6020:	62 60       	ori	r22, 0x02	; 2
    6022:	81 e0       	ldi	r24, 0x01	; 1
    6024:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    6028:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    602c:	08 95       	ret

0000602e <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    602e:	81 e0       	ldi	r24, 0x01	; 1
    6030:	0e 94 62 2e 	call	0x5cc4	; 0x5cc4 <getLedMode>
    6034:	61 e0       	ldi	r22, 0x01	; 1
    6036:	68 27       	eor	r22, r24
    6038:	81 e0       	ldi	r24, 0x01	; 1
    603a:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    603e:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    6042:	08 95       	ret

00006044 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    6044:	81 e0       	ldi	r24, 0x01	; 1
    6046:	60 e0       	ldi	r22, 0x00	; 0
    6048:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    604c:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    6050:	08 95       	ret

00006052 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    6052:	81 e0       	ldi	r24, 0x01	; 1
    6054:	61 e0       	ldi	r22, 0x01	; 1
    6056:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    605a:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    605e:	08 95       	ret

00006060 <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    6060:	68 2f       	mov	r22, r24
    6062:	61 70       	andi	r22, 0x01	; 1
    6064:	62 60       	ori	r22, 0x02	; 2
    6066:	80 e0       	ldi	r24, 0x00	; 0
    6068:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    606c:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    6070:	08 95       	ret

00006072 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    6072:	80 e0       	ldi	r24, 0x00	; 0
    6074:	0e 94 62 2e 	call	0x5cc4	; 0x5cc4 <getLedMode>
    6078:	61 e0       	ldi	r22, 0x01	; 1
    607a:	68 27       	eor	r22, r24
    607c:	80 e0       	ldi	r24, 0x00	; 0
    607e:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    6082:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    6086:	08 95       	ret

00006088 <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    6088:	80 e0       	ldi	r24, 0x00	; 0
    608a:	60 e0       	ldi	r22, 0x00	; 0
    608c:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    6090:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    6094:	08 95       	ret

00006096 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    6096:	80 e0       	ldi	r24, 0x00	; 0
    6098:	61 e0       	ldi	r22, 0x01	; 1
    609a:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    609e:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    60a2:	08 95       	ret

000060a4 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    60a4:	68 2f       	mov	r22, r24
    60a6:	61 70       	andi	r22, 0x01	; 1
    60a8:	62 60       	ori	r22, 0x02	; 2
    60aa:	83 e0       	ldi	r24, 0x03	; 3
    60ac:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    60b0:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    60b4:	08 95       	ret

000060b6 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    60b6:	83 e0       	ldi	r24, 0x03	; 3
    60b8:	0e 94 62 2e 	call	0x5cc4	; 0x5cc4 <getLedMode>
    60bc:	61 e0       	ldi	r22, 0x01	; 1
    60be:	68 27       	eor	r22, r24
    60c0:	83 e0       	ldi	r24, 0x03	; 3
    60c2:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    60c6:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    60ca:	08 95       	ret

000060cc <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    60cc:	83 e0       	ldi	r24, 0x03	; 3
    60ce:	60 e0       	ldi	r22, 0x00	; 0
    60d0:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    60d4:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    60d8:	08 95       	ret

000060da <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    60da:	83 e0       	ldi	r24, 0x03	; 3
    60dc:	61 e0       	ldi	r22, 0x01	; 1
    60de:	0e 94 4a 2e 	call	0x5c94	; 0x5c94 <setLedMode>
    60e2:	0e 94 c7 2f 	call	0x5f8e	; 0x5f8e <setLeds>
    60e6:	08 95       	ret

000060e8 <readADC>:
}



void readADC( uint8_t channel )
{
    60e8:	1f 93       	push	r17
    60ea:	cf 93       	push	r28
    60ec:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    60ee:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    60f0:	80 93 f1 05 	sts	0x05F1, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    60f4:	10 92 f0 05 	sts	0x05F0, r1
	i2cDataLen = 1;
    60f8:	11 e0       	ldi	r17, 0x01	; 1
    60fa:	10 93 ef 05 	sts	0x05EF, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    60fe:	80 64       	ori	r24, 0x40	; 64
    6100:	80 93 ff 02 	sts	0x02FF, r24
	i2cDestination = PCF8591;
    6104:	c0 e9       	ldi	r28, 0x90	; 144
    6106:	d0 e0       	ldi	r29, 0x00	; 0
    6108:	d0 93 f3 05 	sts	0x05F3, r29
    610c:	c0 93 f2 05 	sts	0x05F2, r28

	i2cAction();
    6110:	0e 94 b1 2f 	call	0x5f62	; 0x5f62 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    6114:	10 93 f0 05 	sts	0x05F0, r17
	i2cDataLen = 2;
    6118:	82 e0       	ldi	r24, 0x02	; 2
    611a:	80 93 ef 05 	sts	0x05EF, r24
	i2cDestination = PCF8591;
    611e:	d0 93 f3 05 	sts	0x05F3, r29
    6122:	c0 93 f2 05 	sts	0x05F2, r28

	i2cAction();
    6126:	0e 94 b1 2f 	call	0x5f62	; 0x5f62 <i2cAction>
}
    612a:	df 91       	pop	r29
    612c:	cf 91       	pop	r28
    612e:	1f 91       	pop	r17
    6130:	08 95       	ret

00006132 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    6132:	0e 94 74 30 	call	0x60e8	; 0x60e8 <readADC>
    6136:	08 95       	ret

00006138 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    6138:	83 e0       	ldi	r24, 0x03	; 3
    613a:	0e 94 74 30 	call	0x60e8	; 0x60e8 <readADC>
    613e:	08 95       	ret

00006140 <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    6140:	82 e0       	ldi	r24, 0x02	; 2
    6142:	0e 94 74 30 	call	0x60e8	; 0x60e8 <readADC>
    6146:	08 95       	ret

00006148 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    6148:	81 e0       	ldi	r24, 0x01	; 1
    614a:	0e 94 74 30 	call	0x60e8	; 0x60e8 <readADC>
    614e:	08 95       	ret

00006150 <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    6150:	80 e0       	ldi	r24, 0x00	; 0
    6152:	0e 94 74 30 	call	0x60e8	; 0x60e8 <readADC>
    6156:	08 95       	ret

00006158 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    6158:	10 92 f0 05 	sts	0x05F0, r1
	i2cDataLen = 2;
    615c:	92 e0       	ldi	r25, 0x02	; 2
    615e:	90 93 ef 05 	sts	0x05EF, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    6162:	90 e4       	ldi	r25, 0x40	; 64
    6164:	90 93 ff 02 	sts	0x02FF, r25
	i2cData[ 1 ] = value;
    6168:	80 93 00 03 	sts	0x0300, r24
	i2cDestination = PCF8591;
    616c:	80 e9       	ldi	r24, 0x90	; 144
    616e:	90 e0       	ldi	r25, 0x00	; 0
    6170:	90 93 f3 05 	sts	0x05F3, r25
    6174:	80 93 f2 05 	sts	0x05F2, r24

	i2cAction();
    6178:	0e 94 b1 2f 	call	0x5f62	; 0x5f62 <i2cAction>
}
    617c:	08 95       	ret

0000617e <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    617e:	0e 94 8f 2e 	call	0x5d1e	; 0x5d1e <V2S>
    6182:	0e 94 ac 30 	call	0x6158	; 0x6158 <writeDAC>
    6186:	08 95       	ret

00006188 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    6188:	81 e0       	ldi	r24, 0x01	; 1
    618a:	80 93 f0 05 	sts	0x05F0, r24
	i2cDataLen = 1;
    618e:	80 93 ef 05 	sts	0x05EF, r24
	i2cDestination = PCF8574;
    6192:	80 e4       	ldi	r24, 0x40	; 64
    6194:	90 e0       	ldi	r25, 0x00	; 0
    6196:	90 93 f3 05 	sts	0x05F3, r25
    619a:	80 93 f2 05 	sts	0x05F2, r24

	i2cAction();
    619e:	0e 94 b1 2f 	call	0x5f62	; 0x5f62 <i2cAction>
}
    61a2:	08 95       	ret

000061a4 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    61a4:	80 93 07 03 	sts	0x0307, r24
    61a8:	80 93 ff 02 	sts	0x02FF, r24
	i2cDataLen = 1;
    61ac:	81 e0       	ldi	r24, 0x01	; 1
    61ae:	80 93 ef 05 	sts	0x05EF, r24
	i2cDataDirection = i2cWrite;
    61b2:	10 92 f0 05 	sts	0x05F0, r1
	i2cDestination = PCF8574;
    61b6:	80 e4       	ldi	r24, 0x40	; 64
    61b8:	90 e0       	ldi	r25, 0x00	; 0
    61ba:	90 93 f3 05 	sts	0x05F3, r25
    61be:	80 93 f2 05 	sts	0x05F2, r24

	i2cAction();
    61c2:	0e 94 b1 2f 	call	0x5f62	; 0x5f62 <i2cAction>
}
    61c6:	08 95       	ret

000061c8 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    61c8:	80 91 fe 02 	lds	r24, 0x02FE
    61cc:	e8 ee       	ldi	r30, 0xE8	; 232
    61ce:	f1 e0       	ldi	r31, 0x01	; 1
    61d0:	e8 0f       	add	r30, r24
    61d2:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    61d4:	80 91 07 03 	lds	r24, 0x0307
    61d8:	8f 70       	andi	r24, 0x0F	; 15
    61da:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    61dc:	89 2b       	or	r24, r25
    61de:	0e 94 d2 30 	call	0x61a4	; 0x61a4 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    61e2:	80 91 fe 02 	lds	r24, 0x02FE
    61e6:	89 5f       	subi	r24, 0xF9	; 249
    61e8:	87 70       	andi	r24, 0x07	; 7
    61ea:	80 93 fe 02 	sts	0x02FE, r24
}
    61ee:	08 95       	ret

000061f0 <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    61f0:	80 91 fe 02 	lds	r24, 0x02FE
    61f4:	e8 ee       	ldi	r30, 0xE8	; 232
    61f6:	f1 e0       	ldi	r31, 0x01	; 1
    61f8:	e8 0f       	add	r30, r24
    61fa:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    61fc:	80 91 07 03 	lds	r24, 0x0307
    6200:	8f 70       	andi	r24, 0x0F	; 15
    6202:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6204:	89 2b       	or	r24, r25
    6206:	0e 94 d2 30 	call	0x61a4	; 0x61a4 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    620a:	80 91 fe 02 	lds	r24, 0x02FE
    620e:	8f 5f       	subi	r24, 0xFF	; 255
    6210:	87 70       	andi	r24, 0x07	; 7
    6212:	80 93 fe 02 	sts	0x02FE, r24
}
    6216:	08 95       	ret

00006218 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6218:	80 91 fe 02 	lds	r24, 0x02FE
    621c:	e8 ee       	ldi	r30, 0xE8	; 232
    621e:	f1 e0       	ldi	r31, 0x01	; 1
    6220:	e8 0f       	add	r30, r24
    6222:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6224:	80 91 07 03 	lds	r24, 0x0307
    6228:	8f 70       	andi	r24, 0x0F	; 15
    622a:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    622c:	89 2b       	or	r24, r25
    622e:	0e 94 d2 30 	call	0x61a4	; 0x61a4 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    6232:	80 91 fe 02 	lds	r24, 0x02FE
    6236:	8a 5f       	subi	r24, 0xFA	; 250
    6238:	86 70       	andi	r24, 0x06	; 6
    623a:	80 93 fe 02 	sts	0x02FE, r24
}
    623e:	08 95       	ret

00006240 <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6240:	80 91 fe 02 	lds	r24, 0x02FE
    6244:	e8 ee       	ldi	r30, 0xE8	; 232
    6246:	f1 e0       	ldi	r31, 0x01	; 1
    6248:	e8 0f       	add	r30, r24
    624a:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    624c:	80 91 07 03 	lds	r24, 0x0307
    6250:	8f 70       	andi	r24, 0x0F	; 15
    6252:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6254:	89 2b       	or	r24, r25
    6256:	0e 94 d2 30 	call	0x61a4	; 0x61a4 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    625a:	80 91 fe 02 	lds	r24, 0x02FE
    625e:	8e 5f       	subi	r24, 0xFE	; 254
    6260:	86 70       	andi	r24, 0x06	; 6
    6262:	80 93 fe 02 	sts	0x02FE, r24
}
    6266:	08 95       	ret

00006268 <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6268:	80 91 07 03 	lds	r24, 0x0307
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    626c:	80 6f       	ori	r24, 0xF0	; 240
    626e:	0e 94 d2 30 	call	0x61a4	; 0x61a4 <writeIOs>
}
    6272:	08 95       	ret

00006274 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    6274:	90 91 07 03 	lds	r25, 0x0307
    6278:	88 23       	and	r24, r24
    627a:	11 f4       	brne	.+4      	; 0x6280 <TUM_LKN_Sensorboard_setBeeper+0xc>
    627c:	88 e0       	ldi	r24, 0x08	; 8
    627e:	01 c0       	rjmp	.+2      	; 0x6282 <TUM_LKN_Sensorboard_setBeeper+0xe>
    6280:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6282:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    6284:	89 2b       	or	r24, r25
    6286:	0e 94 d2 30 	call	0x61a4	; 0x61a4 <writeIOs>
    628a:	08 95       	ret

0000628c <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    628c:	90 91 07 03 	lds	r25, 0x0307
    6290:	21 e0       	ldi	r18, 0x01	; 1
    6292:	30 e0       	ldi	r19, 0x00	; 0
    6294:	02 c0       	rjmp	.+4      	; 0x629a <TUM_LKN_Sensorboard_writeIO+0xe>
    6296:	22 0f       	add	r18, r18
    6298:	33 1f       	adc	r19, r19
    629a:	8a 95       	dec	r24
    629c:	e2 f7       	brpl	.-8      	; 0x6296 <TUM_LKN_Sensorboard_writeIO+0xa>
    629e:	82 2f       	mov	r24, r18
    62a0:	80 95       	com	r24
    62a2:	66 23       	and	r22, r22
    62a4:	09 f4       	brne	.+2      	; 0x62a8 <TUM_LKN_Sensorboard_writeIO+0x1c>
    62a6:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    62a8:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    62aa:	82 2f       	mov	r24, r18
    62ac:	89 2b       	or	r24, r25
    62ae:	0e 94 d2 30 	call	0x61a4	; 0x61a4 <writeIOs>
    62b2:	08 95       	ret

000062b4 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    62b4:	0e 94 d2 30 	call	0x61a4	; 0x61a4 <writeIOs>
    62b8:	08 95       	ret

000062ba <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    62ba:	8f ef       	ldi	r24, 0xFF	; 255
    62bc:	0e 94 d2 30 	call	0x61a4	; 0x61a4 <writeIOs>
    62c0:	80 e0       	ldi	r24, 0x00	; 0
    62c2:	0e 94 ac 30 	call	0x6158	; 0x6158 <writeDAC>
    62c6:	08 95       	ret

000062c8 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    62c8:	a0 91 b6 05 	lds	r26, 0x05B6
	lds r27,nrk_high_ready_TCB+1
    62cc:	b0 91 b7 05 	lds	r27, 0x05B7

    	;x points to &OSTCB[x]
    
	ld r28,x+
    62d0:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    62d2:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    62d4:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    62d6:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    62d8:	ff 91       	pop	r31
	pop r30
    62da:	ef 91       	pop	r30
	pop r29
    62dc:	df 91       	pop	r29
	pop r28
    62de:	cf 91       	pop	r28
	pop r27
    62e0:	bf 91       	pop	r27
	pop r26
    62e2:	af 91       	pop	r26
	pop r25
    62e4:	9f 91       	pop	r25
	pop r24			
    62e6:	8f 91       	pop	r24
	pop r23
    62e8:	7f 91       	pop	r23
	pop r22
    62ea:	6f 91       	pop	r22
	pop r21
    62ec:	5f 91       	pop	r21
	pop r20	
    62ee:	4f 91       	pop	r20
	pop r19
    62f0:	3f 91       	pop	r19
	pop r18	
    62f2:	2f 91       	pop	r18
	pop r17
    62f4:	1f 91       	pop	r17
	pop r16
    62f6:	0f 91       	pop	r16
	pop r15
    62f8:	ff 90       	pop	r15
	pop r14
    62fa:	ef 90       	pop	r14
	pop r13
    62fc:	df 90       	pop	r13
	pop r12
    62fe:	cf 90       	pop	r12
	pop r11
    6300:	bf 90       	pop	r11
	pop r10
    6302:	af 90       	pop	r10
	pop r9
    6304:	9f 90       	pop	r9
	pop r8
    6306:	8f 90       	pop	r8
	pop r7
    6308:	7f 90       	pop	r7
	pop r6
    630a:	6f 90       	pop	r6
	pop r5
    630c:	5f 90       	pop	r5
	pop r4
    630e:	4f 90       	pop	r4
	pop r3
    6310:	3f 90       	pop	r3
	pop r2
    6312:	2f 90       	pop	r2
	pop r1
    6314:	1f 90       	pop	r1
	pop r0
    6316:	0f 90       	pop	r0
	out __SREG__, r0
    6318:	0f be       	out	0x3f, r0	; 63
	pop r0	
    631a:	0f 90       	pop	r0
	   
    	reti 
    631c:	18 95       	reti

0000631e <__udivdi3>:
    631e:	a8 e3       	ldi	r26, 0x38	; 56
    6320:	b0 e0       	ldi	r27, 0x00	; 0
    6322:	e5 e9       	ldi	r30, 0x95	; 149
    6324:	f1 e3       	ldi	r31, 0x31	; 49
    6326:	0c 94 60 3f 	jmp	0x7ec0	; 0x7ec0 <__prologue_saves__>
    632a:	29 83       	std	Y+1, r18	; 0x01
    632c:	3a 83       	std	Y+2, r19	; 0x02
    632e:	4b 83       	std	Y+3, r20	; 0x03
    6330:	5c 83       	std	Y+4, r21	; 0x04
    6332:	6d 83       	std	Y+5, r22	; 0x05
    6334:	7e 83       	std	Y+6, r23	; 0x06
    6336:	8f 83       	std	Y+7, r24	; 0x07
    6338:	98 87       	std	Y+8, r25	; 0x08
    633a:	a9 86       	std	Y+9, r10	; 0x09
    633c:	ba 86       	std	Y+10, r11	; 0x0a
    633e:	cb 86       	std	Y+11, r12	; 0x0b
    6340:	dc 86       	std	Y+12, r13	; 0x0c
    6342:	ed 86       	std	Y+13, r14	; 0x0d
    6344:	fe 86       	std	Y+14, r15	; 0x0e
    6346:	0f 87       	std	Y+15, r16	; 0x0f
    6348:	18 8b       	std	Y+16, r17	; 0x10
    634a:	e9 84       	ldd	r14, Y+9	; 0x09
    634c:	fa 84       	ldd	r15, Y+10	; 0x0a
    634e:	0b 85       	ldd	r16, Y+11	; 0x0b
    6350:	1c 85       	ldd	r17, Y+12	; 0x0c
    6352:	2d 85       	ldd	r18, Y+13	; 0x0d
    6354:	3e 85       	ldd	r19, Y+14	; 0x0e
    6356:	4f 85       	ldd	r20, Y+15	; 0x0f
    6358:	58 89       	ldd	r21, Y+16	; 0x10
    635a:	29 80       	ldd	r2, Y+1	; 0x01
    635c:	3a 80       	ldd	r3, Y+2	; 0x02
    635e:	4b 80       	ldd	r4, Y+3	; 0x03
    6360:	5c 80       	ldd	r5, Y+4	; 0x04
    6362:	2d a2       	std	Y+37, r2	; 0x25
    6364:	3e a2       	std	Y+38, r3	; 0x26
    6366:	4f a2       	std	Y+39, r4	; 0x27
    6368:	58 a6       	std	Y+40, r5	; 0x28
    636a:	ad 80       	ldd	r10, Y+5	; 0x05
    636c:	be 80       	ldd	r11, Y+6	; 0x06
    636e:	cf 80       	ldd	r12, Y+7	; 0x07
    6370:	d8 84       	ldd	r13, Y+8	; 0x08
    6372:	21 15       	cp	r18, r1
    6374:	31 05       	cpc	r19, r1
    6376:	41 05       	cpc	r20, r1
    6378:	51 05       	cpc	r21, r1
    637a:	09 f0       	breq	.+2      	; 0x637e <__udivdi3+0x60>
    637c:	be c3       	rjmp	.+1916   	; 0x6afa <__udivdi3+0x7dc>
    637e:	ae 14       	cp	r10, r14
    6380:	bf 04       	cpc	r11, r15
    6382:	c0 06       	cpc	r12, r16
    6384:	d1 06       	cpc	r13, r17
    6386:	08 f0       	brcs	.+2      	; 0x638a <__udivdi3+0x6c>
    6388:	4f c1       	rjmp	.+670    	; 0x6628 <__udivdi3+0x30a>
    638a:	20 e0       	ldi	r18, 0x00	; 0
    638c:	e2 16       	cp	r14, r18
    638e:	20 e0       	ldi	r18, 0x00	; 0
    6390:	f2 06       	cpc	r15, r18
    6392:	21 e0       	ldi	r18, 0x01	; 1
    6394:	02 07       	cpc	r16, r18
    6396:	20 e0       	ldi	r18, 0x00	; 0
    6398:	12 07       	cpc	r17, r18
    639a:	58 f4       	brcc	.+22     	; 0x63b2 <__udivdi3+0x94>
    639c:	3f ef       	ldi	r19, 0xFF	; 255
    639e:	e3 16       	cp	r14, r19
    63a0:	f1 04       	cpc	r15, r1
    63a2:	01 05       	cpc	r16, r1
    63a4:	11 05       	cpc	r17, r1
    63a6:	09 f0       	breq	.+2      	; 0x63aa <__udivdi3+0x8c>
    63a8:	90 f4       	brcc	.+36     	; 0x63ce <__udivdi3+0xb0>
    63aa:	20 e0       	ldi	r18, 0x00	; 0
    63ac:	30 e0       	ldi	r19, 0x00	; 0
    63ae:	a9 01       	movw	r20, r18
    63b0:	17 c0       	rjmp	.+46     	; 0x63e0 <__udivdi3+0xc2>
    63b2:	40 e0       	ldi	r20, 0x00	; 0
    63b4:	e4 16       	cp	r14, r20
    63b6:	40 e0       	ldi	r20, 0x00	; 0
    63b8:	f4 06       	cpc	r15, r20
    63ba:	40 e0       	ldi	r20, 0x00	; 0
    63bc:	04 07       	cpc	r16, r20
    63be:	41 e0       	ldi	r20, 0x01	; 1
    63c0:	14 07       	cpc	r17, r20
    63c2:	50 f4       	brcc	.+20     	; 0x63d8 <__udivdi3+0xba>
    63c4:	20 e1       	ldi	r18, 0x10	; 16
    63c6:	30 e0       	ldi	r19, 0x00	; 0
    63c8:	40 e0       	ldi	r20, 0x00	; 0
    63ca:	50 e0       	ldi	r21, 0x00	; 0
    63cc:	09 c0       	rjmp	.+18     	; 0x63e0 <__udivdi3+0xc2>
    63ce:	28 e0       	ldi	r18, 0x08	; 8
    63d0:	30 e0       	ldi	r19, 0x00	; 0
    63d2:	40 e0       	ldi	r20, 0x00	; 0
    63d4:	50 e0       	ldi	r21, 0x00	; 0
    63d6:	04 c0       	rjmp	.+8      	; 0x63e0 <__udivdi3+0xc2>
    63d8:	28 e1       	ldi	r18, 0x18	; 24
    63da:	30 e0       	ldi	r19, 0x00	; 0
    63dc:	40 e0       	ldi	r20, 0x00	; 0
    63de:	50 e0       	ldi	r21, 0x00	; 0
    63e0:	d8 01       	movw	r26, r16
    63e2:	c7 01       	movw	r24, r14
    63e4:	02 2e       	mov	r0, r18
    63e6:	04 c0       	rjmp	.+8      	; 0x63f0 <__udivdi3+0xd2>
    63e8:	b6 95       	lsr	r27
    63ea:	a7 95       	ror	r26
    63ec:	97 95       	ror	r25
    63ee:	87 95       	ror	r24
    63f0:	0a 94       	dec	r0
    63f2:	d2 f7       	brpl	.-12     	; 0x63e8 <__udivdi3+0xca>
    63f4:	8a 50       	subi	r24, 0x0A	; 10
    63f6:	9e 4f       	sbci	r25, 0xFE	; 254
    63f8:	dc 01       	movw	r26, r24
    63fa:	6c 91       	ld	r22, X
    63fc:	80 e2       	ldi	r24, 0x20	; 32
    63fe:	90 e0       	ldi	r25, 0x00	; 0
    6400:	a0 e0       	ldi	r26, 0x00	; 0
    6402:	b0 e0       	ldi	r27, 0x00	; 0
    6404:	82 1b       	sub	r24, r18
    6406:	93 0b       	sbc	r25, r19
    6408:	a4 0b       	sbc	r26, r20
    640a:	b5 0b       	sbc	r27, r21
    640c:	86 1b       	sub	r24, r22
    640e:	91 09       	sbc	r25, r1
    6410:	a1 09       	sbc	r26, r1
    6412:	b1 09       	sbc	r27, r1
    6414:	00 97       	sbiw	r24, 0x00	; 0
    6416:	a1 05       	cpc	r26, r1
    6418:	b1 05       	cpc	r27, r1
    641a:	a1 f1       	breq	.+104    	; 0x6484 <__udivdi3+0x166>
    641c:	08 2e       	mov	r0, r24
    641e:	04 c0       	rjmp	.+8      	; 0x6428 <__udivdi3+0x10a>
    6420:	ee 0c       	add	r14, r14
    6422:	ff 1c       	adc	r15, r15
    6424:	00 1f       	adc	r16, r16
    6426:	11 1f       	adc	r17, r17
    6428:	0a 94       	dec	r0
    642a:	d2 f7       	brpl	.-12     	; 0x6420 <__udivdi3+0x102>
    642c:	a6 01       	movw	r20, r12
    642e:	95 01       	movw	r18, r10
    6430:	08 2e       	mov	r0, r24
    6432:	04 c0       	rjmp	.+8      	; 0x643c <__udivdi3+0x11e>
    6434:	22 0f       	add	r18, r18
    6436:	33 1f       	adc	r19, r19
    6438:	44 1f       	adc	r20, r20
    643a:	55 1f       	adc	r21, r21
    643c:	0a 94       	dec	r0
    643e:	d2 f7       	brpl	.-12     	; 0x6434 <__udivdi3+0x116>
    6440:	60 e2       	ldi	r22, 0x20	; 32
    6442:	70 e0       	ldi	r23, 0x00	; 0
    6444:	68 1b       	sub	r22, r24
    6446:	79 0b       	sbc	r23, r25
    6448:	ad a0       	ldd	r10, Y+37	; 0x25
    644a:	be a0       	ldd	r11, Y+38	; 0x26
    644c:	cf a0       	ldd	r12, Y+39	; 0x27
    644e:	d8 a4       	ldd	r13, Y+40	; 0x28
    6450:	04 c0       	rjmp	.+8      	; 0x645a <__udivdi3+0x13c>
    6452:	d6 94       	lsr	r13
    6454:	c7 94       	ror	r12
    6456:	b7 94       	ror	r11
    6458:	a7 94       	ror	r10
    645a:	6a 95       	dec	r22
    645c:	d2 f7       	brpl	.-12     	; 0x6452 <__udivdi3+0x134>
    645e:	a2 2a       	or	r10, r18
    6460:	b3 2a       	or	r11, r19
    6462:	c4 2a       	or	r12, r20
    6464:	d5 2a       	or	r13, r21
    6466:	2d a0       	ldd	r2, Y+37	; 0x25
    6468:	3e a0       	ldd	r3, Y+38	; 0x26
    646a:	4f a0       	ldd	r4, Y+39	; 0x27
    646c:	58 a4       	ldd	r5, Y+40	; 0x28
    646e:	04 c0       	rjmp	.+8      	; 0x6478 <__udivdi3+0x15a>
    6470:	22 0c       	add	r2, r2
    6472:	33 1c       	adc	r3, r3
    6474:	44 1c       	adc	r4, r4
    6476:	55 1c       	adc	r5, r5
    6478:	8a 95       	dec	r24
    647a:	d2 f7       	brpl	.-12     	; 0x6470 <__udivdi3+0x152>
    647c:	2d a2       	std	Y+37, r2	; 0x25
    647e:	3e a2       	std	Y+38, r3	; 0x26
    6480:	4f a2       	std	Y+39, r4	; 0x27
    6482:	58 a6       	std	Y+40, r5	; 0x28
    6484:	38 01       	movw	r6, r16
    6486:	88 24       	eor	r8, r8
    6488:	99 24       	eor	r9, r9
    648a:	a8 01       	movw	r20, r16
    648c:	97 01       	movw	r18, r14
    648e:	40 70       	andi	r20, 0x00	; 0
    6490:	50 70       	andi	r21, 0x00	; 0
    6492:	2d 8f       	std	Y+29, r18	; 0x1d
    6494:	3e 8f       	std	Y+30, r19	; 0x1e
    6496:	4f 8f       	std	Y+31, r20	; 0x1f
    6498:	58 a3       	std	Y+32, r21	; 0x20
    649a:	c6 01       	movw	r24, r12
    649c:	b5 01       	movw	r22, r10
    649e:	a4 01       	movw	r20, r8
    64a0:	93 01       	movw	r18, r6
    64a2:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    64a6:	22 2e       	mov	r2, r18
    64a8:	53 2e       	mov	r5, r19
    64aa:	44 2e       	mov	r4, r20
    64ac:	35 2e       	mov	r3, r21
    64ae:	69 a3       	std	Y+33, r22	; 0x21
    64b0:	7a a3       	std	Y+34, r23	; 0x22
    64b2:	8b a3       	std	Y+35, r24	; 0x23
    64b4:	9c a3       	std	Y+36, r25	; 0x24
    64b6:	c6 01       	movw	r24, r12
    64b8:	b5 01       	movw	r22, r10
    64ba:	a4 01       	movw	r20, r8
    64bc:	93 01       	movw	r18, r6
    64be:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    64c2:	82 2d       	mov	r24, r2
    64c4:	95 2d       	mov	r25, r5
    64c6:	a4 2d       	mov	r26, r4
    64c8:	b3 2d       	mov	r27, r3
    64ca:	89 8f       	std	Y+25, r24	; 0x19
    64cc:	9a 8f       	std	Y+26, r25	; 0x1a
    64ce:	ab 8f       	std	Y+27, r26	; 0x1b
    64d0:	bc 8f       	std	Y+28, r27	; 0x1c
    64d2:	bc 01       	movw	r22, r24
    64d4:	cd 01       	movw	r24, r26
    64d6:	2d 8d       	ldd	r18, Y+29	; 0x1d
    64d8:	3e 8d       	ldd	r19, Y+30	; 0x1e
    64da:	4f 8d       	ldd	r20, Y+31	; 0x1f
    64dc:	58 a1       	ldd	r21, Y+32	; 0x20
    64de:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    64e2:	5b 01       	movw	r10, r22
    64e4:	6c 01       	movw	r12, r24
    64e6:	49 a1       	ldd	r20, Y+33	; 0x21
    64e8:	5a a1       	ldd	r21, Y+34	; 0x22
    64ea:	6b a1       	ldd	r22, Y+35	; 0x23
    64ec:	7c a1       	ldd	r23, Y+36	; 0x24
    64ee:	da 01       	movw	r26, r20
    64f0:	99 27       	eor	r25, r25
    64f2:	88 27       	eor	r24, r24
    64f4:	2d a0       	ldd	r2, Y+37	; 0x25
    64f6:	3e a0       	ldd	r3, Y+38	; 0x26
    64f8:	4f a0       	ldd	r4, Y+39	; 0x27
    64fa:	58 a4       	ldd	r5, Y+40	; 0x28
    64fc:	92 01       	movw	r18, r4
    64fe:	44 27       	eor	r20, r20
    6500:	55 27       	eor	r21, r21
    6502:	82 2b       	or	r24, r18
    6504:	93 2b       	or	r25, r19
    6506:	a4 2b       	or	r26, r20
    6508:	b5 2b       	or	r27, r21
    650a:	8a 15       	cp	r24, r10
    650c:	9b 05       	cpc	r25, r11
    650e:	ac 05       	cpc	r26, r12
    6510:	bd 05       	cpc	r27, r13
    6512:	30 f5       	brcc	.+76     	; 0x6560 <__udivdi3+0x242>
    6514:	29 8d       	ldd	r18, Y+25	; 0x19
    6516:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6518:	4b 8d       	ldd	r20, Y+27	; 0x1b
    651a:	5c 8d       	ldd	r21, Y+28	; 0x1c
    651c:	21 50       	subi	r18, 0x01	; 1
    651e:	30 40       	sbci	r19, 0x00	; 0
    6520:	40 40       	sbci	r20, 0x00	; 0
    6522:	50 40       	sbci	r21, 0x00	; 0
    6524:	29 8f       	std	Y+25, r18	; 0x19
    6526:	3a 8f       	std	Y+26, r19	; 0x1a
    6528:	4b 8f       	std	Y+27, r20	; 0x1b
    652a:	5c 8f       	std	Y+28, r21	; 0x1c
    652c:	8e 0d       	add	r24, r14
    652e:	9f 1d       	adc	r25, r15
    6530:	a0 1f       	adc	r26, r16
    6532:	b1 1f       	adc	r27, r17
    6534:	8e 15       	cp	r24, r14
    6536:	9f 05       	cpc	r25, r15
    6538:	a0 07       	cpc	r26, r16
    653a:	b1 07       	cpc	r27, r17
    653c:	88 f0       	brcs	.+34     	; 0x6560 <__udivdi3+0x242>
    653e:	8a 15       	cp	r24, r10
    6540:	9b 05       	cpc	r25, r11
    6542:	ac 05       	cpc	r26, r12
    6544:	bd 05       	cpc	r27, r13
    6546:	60 f4       	brcc	.+24     	; 0x6560 <__udivdi3+0x242>
    6548:	21 50       	subi	r18, 0x01	; 1
    654a:	30 40       	sbci	r19, 0x00	; 0
    654c:	40 40       	sbci	r20, 0x00	; 0
    654e:	50 40       	sbci	r21, 0x00	; 0
    6550:	29 8f       	std	Y+25, r18	; 0x19
    6552:	3a 8f       	std	Y+26, r19	; 0x1a
    6554:	4b 8f       	std	Y+27, r20	; 0x1b
    6556:	5c 8f       	std	Y+28, r21	; 0x1c
    6558:	8e 0d       	add	r24, r14
    655a:	9f 1d       	adc	r25, r15
    655c:	a0 1f       	adc	r26, r16
    655e:	b1 1f       	adc	r27, r17
    6560:	ac 01       	movw	r20, r24
    6562:	bd 01       	movw	r22, r26
    6564:	4a 19       	sub	r20, r10
    6566:	5b 09       	sbc	r21, r11
    6568:	6c 09       	sbc	r22, r12
    656a:	7d 09       	sbc	r23, r13
    656c:	5a 01       	movw	r10, r20
    656e:	6b 01       	movw	r12, r22
    6570:	cb 01       	movw	r24, r22
    6572:	ba 01       	movw	r22, r20
    6574:	a4 01       	movw	r20, r8
    6576:	93 01       	movw	r18, r6
    6578:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    657c:	22 2e       	mov	r2, r18
    657e:	53 2e       	mov	r5, r19
    6580:	44 2e       	mov	r4, r20
    6582:	35 2e       	mov	r3, r21
    6584:	69 a3       	std	Y+33, r22	; 0x21
    6586:	7a a3       	std	Y+34, r23	; 0x22
    6588:	8b a3       	std	Y+35, r24	; 0x23
    658a:	9c a3       	std	Y+36, r25	; 0x24
    658c:	c6 01       	movw	r24, r12
    658e:	b5 01       	movw	r22, r10
    6590:	a4 01       	movw	r20, r8
    6592:	93 01       	movw	r18, r6
    6594:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    6598:	a2 2c       	mov	r10, r2
    659a:	b5 2c       	mov	r11, r5
    659c:	c4 2c       	mov	r12, r4
    659e:	d3 2c       	mov	r13, r3
    65a0:	c6 01       	movw	r24, r12
    65a2:	b5 01       	movw	r22, r10
    65a4:	2d 8d       	ldd	r18, Y+29	; 0x1d
    65a6:	3e 8d       	ldd	r19, Y+30	; 0x1e
    65a8:	4f 8d       	ldd	r20, Y+31	; 0x1f
    65aa:	58 a1       	ldd	r21, Y+32	; 0x20
    65ac:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    65b0:	3b 01       	movw	r6, r22
    65b2:	4c 01       	movw	r8, r24
    65b4:	69 a1       	ldd	r22, Y+33	; 0x21
    65b6:	7a a1       	ldd	r23, Y+34	; 0x22
    65b8:	8b a1       	ldd	r24, Y+35	; 0x23
    65ba:	9c a1       	ldd	r25, Y+36	; 0x24
    65bc:	ab 01       	movw	r20, r22
    65be:	33 27       	eor	r19, r19
    65c0:	22 27       	eor	r18, r18
    65c2:	8d a1       	ldd	r24, Y+37	; 0x25
    65c4:	9e a1       	ldd	r25, Y+38	; 0x26
    65c6:	af a1       	ldd	r26, Y+39	; 0x27
    65c8:	b8 a5       	ldd	r27, Y+40	; 0x28
    65ca:	a0 70       	andi	r26, 0x00	; 0
    65cc:	b0 70       	andi	r27, 0x00	; 0
    65ce:	28 2b       	or	r18, r24
    65d0:	39 2b       	or	r19, r25
    65d2:	4a 2b       	or	r20, r26
    65d4:	5b 2b       	or	r21, r27
    65d6:	26 15       	cp	r18, r6
    65d8:	37 05       	cpc	r19, r7
    65da:	48 05       	cpc	r20, r8
    65dc:	59 05       	cpc	r21, r9
    65de:	c0 f4       	brcc	.+48     	; 0x6610 <__udivdi3+0x2f2>
    65e0:	08 94       	sec
    65e2:	a1 08       	sbc	r10, r1
    65e4:	b1 08       	sbc	r11, r1
    65e6:	c1 08       	sbc	r12, r1
    65e8:	d1 08       	sbc	r13, r1
    65ea:	2e 0d       	add	r18, r14
    65ec:	3f 1d       	adc	r19, r15
    65ee:	40 1f       	adc	r20, r16
    65f0:	51 1f       	adc	r21, r17
    65f2:	2e 15       	cp	r18, r14
    65f4:	3f 05       	cpc	r19, r15
    65f6:	40 07       	cpc	r20, r16
    65f8:	51 07       	cpc	r21, r17
    65fa:	50 f0       	brcs	.+20     	; 0x6610 <__udivdi3+0x2f2>
    65fc:	26 15       	cp	r18, r6
    65fe:	37 05       	cpc	r19, r7
    6600:	48 05       	cpc	r20, r8
    6602:	59 05       	cpc	r21, r9
    6604:	28 f4       	brcc	.+10     	; 0x6610 <__udivdi3+0x2f2>
    6606:	08 94       	sec
    6608:	a1 08       	sbc	r10, r1
    660a:	b1 08       	sbc	r11, r1
    660c:	c1 08       	sbc	r12, r1
    660e:	d1 08       	sbc	r13, r1
    6610:	89 8d       	ldd	r24, Y+25	; 0x19
    6612:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6614:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6616:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6618:	8c 01       	movw	r16, r24
    661a:	ff 24       	eor	r15, r15
    661c:	ee 24       	eor	r14, r14
    661e:	ea 28       	or	r14, r10
    6620:	fb 28       	or	r15, r11
    6622:	0c 29       	or	r16, r12
    6624:	1d 29       	or	r17, r13
    6626:	b3 c4       	rjmp	.+2406   	; 0x6f8e <__udivdi3+0xc70>
    6628:	e1 14       	cp	r14, r1
    662a:	f1 04       	cpc	r15, r1
    662c:	01 05       	cpc	r16, r1
    662e:	11 05       	cpc	r17, r1
    6630:	59 f4       	brne	.+22     	; 0x6648 <__udivdi3+0x32a>
    6632:	61 e0       	ldi	r22, 0x01	; 1
    6634:	70 e0       	ldi	r23, 0x00	; 0
    6636:	80 e0       	ldi	r24, 0x00	; 0
    6638:	90 e0       	ldi	r25, 0x00	; 0
    663a:	a8 01       	movw	r20, r16
    663c:	97 01       	movw	r18, r14
    663e:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    6642:	79 01       	movw	r14, r18
    6644:	8a 01       	movw	r16, r20
    6646:	10 c0       	rjmp	.+32     	; 0x6668 <__udivdi3+0x34a>
    6648:	90 e0       	ldi	r25, 0x00	; 0
    664a:	e9 16       	cp	r14, r25
    664c:	90 e0       	ldi	r25, 0x00	; 0
    664e:	f9 06       	cpc	r15, r25
    6650:	91 e0       	ldi	r25, 0x01	; 1
    6652:	09 07       	cpc	r16, r25
    6654:	90 e0       	ldi	r25, 0x00	; 0
    6656:	19 07       	cpc	r17, r25
    6658:	58 f4       	brcc	.+22     	; 0x6670 <__udivdi3+0x352>
    665a:	af ef       	ldi	r26, 0xFF	; 255
    665c:	ea 16       	cp	r14, r26
    665e:	f1 04       	cpc	r15, r1
    6660:	01 05       	cpc	r16, r1
    6662:	11 05       	cpc	r17, r1
    6664:	09 f0       	breq	.+2      	; 0x6668 <__udivdi3+0x34a>
    6666:	90 f4       	brcc	.+36     	; 0x668c <__udivdi3+0x36e>
    6668:	20 e0       	ldi	r18, 0x00	; 0
    666a:	30 e0       	ldi	r19, 0x00	; 0
    666c:	a9 01       	movw	r20, r18
    666e:	17 c0       	rjmp	.+46     	; 0x669e <__udivdi3+0x380>
    6670:	b0 e0       	ldi	r27, 0x00	; 0
    6672:	eb 16       	cp	r14, r27
    6674:	b0 e0       	ldi	r27, 0x00	; 0
    6676:	fb 06       	cpc	r15, r27
    6678:	b0 e0       	ldi	r27, 0x00	; 0
    667a:	0b 07       	cpc	r16, r27
    667c:	b1 e0       	ldi	r27, 0x01	; 1
    667e:	1b 07       	cpc	r17, r27
    6680:	50 f4       	brcc	.+20     	; 0x6696 <__udivdi3+0x378>
    6682:	20 e1       	ldi	r18, 0x10	; 16
    6684:	30 e0       	ldi	r19, 0x00	; 0
    6686:	40 e0       	ldi	r20, 0x00	; 0
    6688:	50 e0       	ldi	r21, 0x00	; 0
    668a:	09 c0       	rjmp	.+18     	; 0x669e <__udivdi3+0x380>
    668c:	28 e0       	ldi	r18, 0x08	; 8
    668e:	30 e0       	ldi	r19, 0x00	; 0
    6690:	40 e0       	ldi	r20, 0x00	; 0
    6692:	50 e0       	ldi	r21, 0x00	; 0
    6694:	04 c0       	rjmp	.+8      	; 0x669e <__udivdi3+0x380>
    6696:	28 e1       	ldi	r18, 0x18	; 24
    6698:	30 e0       	ldi	r19, 0x00	; 0
    669a:	40 e0       	ldi	r20, 0x00	; 0
    669c:	50 e0       	ldi	r21, 0x00	; 0
    669e:	d8 01       	movw	r26, r16
    66a0:	c7 01       	movw	r24, r14
    66a2:	02 2e       	mov	r0, r18
    66a4:	04 c0       	rjmp	.+8      	; 0x66ae <__udivdi3+0x390>
    66a6:	b6 95       	lsr	r27
    66a8:	a7 95       	ror	r26
    66aa:	97 95       	ror	r25
    66ac:	87 95       	ror	r24
    66ae:	0a 94       	dec	r0
    66b0:	d2 f7       	brpl	.-12     	; 0x66a6 <__udivdi3+0x388>
    66b2:	8a 50       	subi	r24, 0x0A	; 10
    66b4:	9e 4f       	sbci	r25, 0xFE	; 254
    66b6:	fc 01       	movw	r30, r24
    66b8:	80 81       	ld	r24, Z
    66ba:	28 0f       	add	r18, r24
    66bc:	31 1d       	adc	r19, r1
    66be:	41 1d       	adc	r20, r1
    66c0:	51 1d       	adc	r21, r1
    66c2:	80 e2       	ldi	r24, 0x20	; 32
    66c4:	90 e0       	ldi	r25, 0x00	; 0
    66c6:	a0 e0       	ldi	r26, 0x00	; 0
    66c8:	b0 e0       	ldi	r27, 0x00	; 0
    66ca:	82 1b       	sub	r24, r18
    66cc:	93 0b       	sbc	r25, r19
    66ce:	a4 0b       	sbc	r26, r20
    66d0:	b5 0b       	sbc	r27, r21
    66d2:	61 f4       	brne	.+24     	; 0x66ec <__udivdi3+0x3ce>
    66d4:	15 01       	movw	r2, r10
    66d6:	26 01       	movw	r4, r12
    66d8:	2e 18       	sub	r2, r14
    66da:	3f 08       	sbc	r3, r15
    66dc:	40 0a       	sbc	r4, r16
    66de:	51 0a       	sbc	r5, r17
    66e0:	81 e0       	ldi	r24, 0x01	; 1
    66e2:	a8 2e       	mov	r10, r24
    66e4:	b1 2c       	mov	r11, r1
    66e6:	c1 2c       	mov	r12, r1
    66e8:	d1 2c       	mov	r13, r1
    66ea:	29 c1       	rjmp	.+594    	; 0x693e <__udivdi3+0x620>
    66ec:	08 2e       	mov	r0, r24
    66ee:	04 c0       	rjmp	.+8      	; 0x66f8 <__udivdi3+0x3da>
    66f0:	ee 0c       	add	r14, r14
    66f2:	ff 1c       	adc	r15, r15
    66f4:	00 1f       	adc	r16, r16
    66f6:	11 1f       	adc	r17, r17
    66f8:	0a 94       	dec	r0
    66fa:	d2 f7       	brpl	.-12     	; 0x66f0 <__udivdi3+0x3d2>
    66fc:	15 01       	movw	r2, r10
    66fe:	26 01       	movw	r4, r12
    6700:	02 2e       	mov	r0, r18
    6702:	04 c0       	rjmp	.+8      	; 0x670c <__udivdi3+0x3ee>
    6704:	56 94       	lsr	r5
    6706:	47 94       	ror	r4
    6708:	37 94       	ror	r3
    670a:	27 94       	ror	r2
    670c:	0a 94       	dec	r0
    670e:	d2 f7       	brpl	.-12     	; 0x6704 <__udivdi3+0x3e6>
    6710:	29 8e       	std	Y+25, r2	; 0x19
    6712:	3a 8e       	std	Y+26, r3	; 0x1a
    6714:	4b 8e       	std	Y+27, r4	; 0x1b
    6716:	5c 8e       	std	Y+28, r5	; 0x1c
    6718:	b6 01       	movw	r22, r12
    671a:	a5 01       	movw	r20, r10
    671c:	08 2e       	mov	r0, r24
    671e:	04 c0       	rjmp	.+8      	; 0x6728 <__udivdi3+0x40a>
    6720:	44 0f       	add	r20, r20
    6722:	55 1f       	adc	r21, r21
    6724:	66 1f       	adc	r22, r22
    6726:	77 1f       	adc	r23, r23
    6728:	0a 94       	dec	r0
    672a:	d2 f7       	brpl	.-12     	; 0x6720 <__udivdi3+0x402>
    672c:	4d 8f       	std	Y+29, r20	; 0x1d
    672e:	5e 8f       	std	Y+30, r21	; 0x1e
    6730:	6f 8f       	std	Y+31, r22	; 0x1f
    6732:	78 a3       	std	Y+32, r23	; 0x20
    6734:	2d a0       	ldd	r2, Y+37	; 0x25
    6736:	3e a0       	ldd	r3, Y+38	; 0x26
    6738:	4f a0       	ldd	r4, Y+39	; 0x27
    673a:	58 a4       	ldd	r5, Y+40	; 0x28
    673c:	04 c0       	rjmp	.+8      	; 0x6746 <__udivdi3+0x428>
    673e:	56 94       	lsr	r5
    6740:	47 94       	ror	r4
    6742:	37 94       	ror	r3
    6744:	27 94       	ror	r2
    6746:	2a 95       	dec	r18
    6748:	d2 f7       	brpl	.-12     	; 0x673e <__udivdi3+0x420>
    674a:	ad 8c       	ldd	r10, Y+29	; 0x1d
    674c:	be 8c       	ldd	r11, Y+30	; 0x1e
    674e:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6750:	d8 a0       	ldd	r13, Y+32	; 0x20
    6752:	a2 28       	or	r10, r2
    6754:	b3 28       	or	r11, r3
    6756:	c4 28       	or	r12, r4
    6758:	d5 28       	or	r13, r5
    675a:	ad 8e       	std	Y+29, r10	; 0x1d
    675c:	be 8e       	std	Y+30, r11	; 0x1e
    675e:	cf 8e       	std	Y+31, r12	; 0x1f
    6760:	d8 a2       	std	Y+32, r13	; 0x20
    6762:	2d a1       	ldd	r18, Y+37	; 0x25
    6764:	3e a1       	ldd	r19, Y+38	; 0x26
    6766:	4f a1       	ldd	r20, Y+39	; 0x27
    6768:	58 a5       	ldd	r21, Y+40	; 0x28
    676a:	04 c0       	rjmp	.+8      	; 0x6774 <__udivdi3+0x456>
    676c:	22 0f       	add	r18, r18
    676e:	33 1f       	adc	r19, r19
    6770:	44 1f       	adc	r20, r20
    6772:	55 1f       	adc	r21, r21
    6774:	8a 95       	dec	r24
    6776:	d2 f7       	brpl	.-12     	; 0x676c <__udivdi3+0x44e>
    6778:	2d a3       	std	Y+37, r18	; 0x25
    677a:	3e a3       	std	Y+38, r19	; 0x26
    677c:	4f a3       	std	Y+39, r20	; 0x27
    677e:	58 a7       	std	Y+40, r21	; 0x28
    6780:	38 01       	movw	r6, r16
    6782:	88 24       	eor	r8, r8
    6784:	99 24       	eor	r9, r9
    6786:	b8 01       	movw	r22, r16
    6788:	a7 01       	movw	r20, r14
    678a:	60 70       	andi	r22, 0x00	; 0
    678c:	70 70       	andi	r23, 0x00	; 0
    678e:	49 a3       	std	Y+33, r20	; 0x21
    6790:	5a a3       	std	Y+34, r21	; 0x22
    6792:	6b a3       	std	Y+35, r22	; 0x23
    6794:	7c a3       	std	Y+36, r23	; 0x24
    6796:	69 8d       	ldd	r22, Y+25	; 0x19
    6798:	7a 8d       	ldd	r23, Y+26	; 0x1a
    679a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    679c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    679e:	a4 01       	movw	r20, r8
    67a0:	93 01       	movw	r18, r6
    67a2:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    67a6:	22 2e       	mov	r2, r18
    67a8:	53 2e       	mov	r5, r19
    67aa:	44 2e       	mov	r4, r20
    67ac:	35 2e       	mov	r3, r21
    67ae:	69 a7       	std	Y+41, r22	; 0x29
    67b0:	7a a7       	std	Y+42, r23	; 0x2a
    67b2:	8b a7       	std	Y+43, r24	; 0x2b
    67b4:	9c a7       	std	Y+44, r25	; 0x2c
    67b6:	69 8d       	ldd	r22, Y+25	; 0x19
    67b8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    67ba:	8b 8d       	ldd	r24, Y+27	; 0x1b
    67bc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    67be:	a4 01       	movw	r20, r8
    67c0:	93 01       	movw	r18, r6
    67c2:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    67c6:	a2 2c       	mov	r10, r2
    67c8:	b5 2c       	mov	r11, r5
    67ca:	c4 2c       	mov	r12, r4
    67cc:	d3 2c       	mov	r13, r3
    67ce:	a9 8e       	std	Y+25, r10	; 0x19
    67d0:	ba 8e       	std	Y+26, r11	; 0x1a
    67d2:	cb 8e       	std	Y+27, r12	; 0x1b
    67d4:	dc 8e       	std	Y+28, r13	; 0x1c
    67d6:	c6 01       	movw	r24, r12
    67d8:	b5 01       	movw	r22, r10
    67da:	29 a1       	ldd	r18, Y+33	; 0x21
    67dc:	3a a1       	ldd	r19, Y+34	; 0x22
    67de:	4b a1       	ldd	r20, Y+35	; 0x23
    67e0:	5c a1       	ldd	r21, Y+36	; 0x24
    67e2:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    67e6:	5b 01       	movw	r10, r22
    67e8:	6c 01       	movw	r12, r24
    67ea:	29 a4       	ldd	r2, Y+41	; 0x29
    67ec:	3a a4       	ldd	r3, Y+42	; 0x2a
    67ee:	4b a4       	ldd	r4, Y+43	; 0x2b
    67f0:	5c a4       	ldd	r5, Y+44	; 0x2c
    67f2:	d1 01       	movw	r26, r2
    67f4:	99 27       	eor	r25, r25
    67f6:	88 27       	eor	r24, r24
    67f8:	2d 8c       	ldd	r2, Y+29	; 0x1d
    67fa:	3e 8c       	ldd	r3, Y+30	; 0x1e
    67fc:	4f 8c       	ldd	r4, Y+31	; 0x1f
    67fe:	58 a0       	ldd	r5, Y+32	; 0x20
    6800:	92 01       	movw	r18, r4
    6802:	44 27       	eor	r20, r20
    6804:	55 27       	eor	r21, r21
    6806:	82 2b       	or	r24, r18
    6808:	93 2b       	or	r25, r19
    680a:	a4 2b       	or	r26, r20
    680c:	b5 2b       	or	r27, r21
    680e:	8a 15       	cp	r24, r10
    6810:	9b 05       	cpc	r25, r11
    6812:	ac 05       	cpc	r26, r12
    6814:	bd 05       	cpc	r27, r13
    6816:	30 f5       	brcc	.+76     	; 0x6864 <__udivdi3+0x546>
    6818:	29 8d       	ldd	r18, Y+25	; 0x19
    681a:	3a 8d       	ldd	r19, Y+26	; 0x1a
    681c:	4b 8d       	ldd	r20, Y+27	; 0x1b
    681e:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6820:	21 50       	subi	r18, 0x01	; 1
    6822:	30 40       	sbci	r19, 0x00	; 0
    6824:	40 40       	sbci	r20, 0x00	; 0
    6826:	50 40       	sbci	r21, 0x00	; 0
    6828:	29 8f       	std	Y+25, r18	; 0x19
    682a:	3a 8f       	std	Y+26, r19	; 0x1a
    682c:	4b 8f       	std	Y+27, r20	; 0x1b
    682e:	5c 8f       	std	Y+28, r21	; 0x1c
    6830:	8e 0d       	add	r24, r14
    6832:	9f 1d       	adc	r25, r15
    6834:	a0 1f       	adc	r26, r16
    6836:	b1 1f       	adc	r27, r17
    6838:	8e 15       	cp	r24, r14
    683a:	9f 05       	cpc	r25, r15
    683c:	a0 07       	cpc	r26, r16
    683e:	b1 07       	cpc	r27, r17
    6840:	88 f0       	brcs	.+34     	; 0x6864 <__udivdi3+0x546>
    6842:	8a 15       	cp	r24, r10
    6844:	9b 05       	cpc	r25, r11
    6846:	ac 05       	cpc	r26, r12
    6848:	bd 05       	cpc	r27, r13
    684a:	60 f4       	brcc	.+24     	; 0x6864 <__udivdi3+0x546>
    684c:	21 50       	subi	r18, 0x01	; 1
    684e:	30 40       	sbci	r19, 0x00	; 0
    6850:	40 40       	sbci	r20, 0x00	; 0
    6852:	50 40       	sbci	r21, 0x00	; 0
    6854:	29 8f       	std	Y+25, r18	; 0x19
    6856:	3a 8f       	std	Y+26, r19	; 0x1a
    6858:	4b 8f       	std	Y+27, r20	; 0x1b
    685a:	5c 8f       	std	Y+28, r21	; 0x1c
    685c:	8e 0d       	add	r24, r14
    685e:	9f 1d       	adc	r25, r15
    6860:	a0 1f       	adc	r26, r16
    6862:	b1 1f       	adc	r27, r17
    6864:	ac 01       	movw	r20, r24
    6866:	bd 01       	movw	r22, r26
    6868:	4a 19       	sub	r20, r10
    686a:	5b 09       	sbc	r21, r11
    686c:	6c 09       	sbc	r22, r12
    686e:	7d 09       	sbc	r23, r13
    6870:	5a 01       	movw	r10, r20
    6872:	6b 01       	movw	r12, r22
    6874:	cb 01       	movw	r24, r22
    6876:	ba 01       	movw	r22, r20
    6878:	a4 01       	movw	r20, r8
    687a:	93 01       	movw	r18, r6
    687c:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    6880:	22 2e       	mov	r2, r18
    6882:	53 2e       	mov	r5, r19
    6884:	44 2e       	mov	r4, r20
    6886:	35 2e       	mov	r3, r21
    6888:	69 a7       	std	Y+41, r22	; 0x29
    688a:	7a a7       	std	Y+42, r23	; 0x2a
    688c:	8b a7       	std	Y+43, r24	; 0x2b
    688e:	9c a7       	std	Y+44, r25	; 0x2c
    6890:	c6 01       	movw	r24, r12
    6892:	b5 01       	movw	r22, r10
    6894:	a4 01       	movw	r20, r8
    6896:	93 01       	movw	r18, r6
    6898:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    689c:	62 2c       	mov	r6, r2
    689e:	75 2c       	mov	r7, r5
    68a0:	84 2c       	mov	r8, r4
    68a2:	93 2c       	mov	r9, r3
    68a4:	c4 01       	movw	r24, r8
    68a6:	b3 01       	movw	r22, r6
    68a8:	29 a1       	ldd	r18, Y+33	; 0x21
    68aa:	3a a1       	ldd	r19, Y+34	; 0x22
    68ac:	4b a1       	ldd	r20, Y+35	; 0x23
    68ae:	5c a1       	ldd	r21, Y+36	; 0x24
    68b0:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    68b4:	9b 01       	movw	r18, r22
    68b6:	ac 01       	movw	r20, r24
    68b8:	69 a5       	ldd	r22, Y+41	; 0x29
    68ba:	7a a5       	ldd	r23, Y+42	; 0x2a
    68bc:	8b a5       	ldd	r24, Y+43	; 0x2b
    68be:	9c a5       	ldd	r25, Y+44	; 0x2c
    68c0:	6b 01       	movw	r12, r22
    68c2:	bb 24       	eor	r11, r11
    68c4:	aa 24       	eor	r10, r10
    68c6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    68c8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    68ca:	af 8d       	ldd	r26, Y+31	; 0x1f
    68cc:	b8 a1       	ldd	r27, Y+32	; 0x20
    68ce:	a0 70       	andi	r26, 0x00	; 0
    68d0:	b0 70       	andi	r27, 0x00	; 0
    68d2:	a8 2a       	or	r10, r24
    68d4:	b9 2a       	or	r11, r25
    68d6:	ca 2a       	or	r12, r26
    68d8:	db 2a       	or	r13, r27
    68da:	a2 16       	cp	r10, r18
    68dc:	b3 06       	cpc	r11, r19
    68de:	c4 06       	cpc	r12, r20
    68e0:	d5 06       	cpc	r13, r21
    68e2:	e0 f4       	brcc	.+56     	; 0x691c <__udivdi3+0x5fe>
    68e4:	08 94       	sec
    68e6:	61 08       	sbc	r6, r1
    68e8:	71 08       	sbc	r7, r1
    68ea:	81 08       	sbc	r8, r1
    68ec:	91 08       	sbc	r9, r1
    68ee:	ae 0c       	add	r10, r14
    68f0:	bf 1c       	adc	r11, r15
    68f2:	c0 1e       	adc	r12, r16
    68f4:	d1 1e       	adc	r13, r17
    68f6:	ae 14       	cp	r10, r14
    68f8:	bf 04       	cpc	r11, r15
    68fa:	c0 06       	cpc	r12, r16
    68fc:	d1 06       	cpc	r13, r17
    68fe:	70 f0       	brcs	.+28     	; 0x691c <__udivdi3+0x5fe>
    6900:	a2 16       	cp	r10, r18
    6902:	b3 06       	cpc	r11, r19
    6904:	c4 06       	cpc	r12, r20
    6906:	d5 06       	cpc	r13, r21
    6908:	48 f4       	brcc	.+18     	; 0x691c <__udivdi3+0x5fe>
    690a:	08 94       	sec
    690c:	61 08       	sbc	r6, r1
    690e:	71 08       	sbc	r7, r1
    6910:	81 08       	sbc	r8, r1
    6912:	91 08       	sbc	r9, r1
    6914:	ae 0c       	add	r10, r14
    6916:	bf 1c       	adc	r11, r15
    6918:	c0 1e       	adc	r12, r16
    691a:	d1 1e       	adc	r13, r17
    691c:	15 01       	movw	r2, r10
    691e:	26 01       	movw	r4, r12
    6920:	22 1a       	sub	r2, r18
    6922:	33 0a       	sbc	r3, r19
    6924:	44 0a       	sbc	r4, r20
    6926:	55 0a       	sbc	r5, r21
    6928:	89 8d       	ldd	r24, Y+25	; 0x19
    692a:	9a 8d       	ldd	r25, Y+26	; 0x1a
    692c:	ab 8d       	ldd	r26, Y+27	; 0x1b
    692e:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6930:	6c 01       	movw	r12, r24
    6932:	bb 24       	eor	r11, r11
    6934:	aa 24       	eor	r10, r10
    6936:	a6 28       	or	r10, r6
    6938:	b7 28       	or	r11, r7
    693a:	c8 28       	or	r12, r8
    693c:	d9 28       	or	r13, r9
    693e:	98 01       	movw	r18, r16
    6940:	44 27       	eor	r20, r20
    6942:	55 27       	eor	r21, r21
    6944:	2d 8f       	std	Y+29, r18	; 0x1d
    6946:	3e 8f       	std	Y+30, r19	; 0x1e
    6948:	4f 8f       	std	Y+31, r20	; 0x1f
    694a:	58 a3       	std	Y+32, r21	; 0x20
    694c:	b8 01       	movw	r22, r16
    694e:	a7 01       	movw	r20, r14
    6950:	60 70       	andi	r22, 0x00	; 0
    6952:	70 70       	andi	r23, 0x00	; 0
    6954:	49 a3       	std	Y+33, r20	; 0x21
    6956:	5a a3       	std	Y+34, r21	; 0x22
    6958:	6b a3       	std	Y+35, r22	; 0x23
    695a:	7c a3       	std	Y+36, r23	; 0x24
    695c:	c2 01       	movw	r24, r4
    695e:	b1 01       	movw	r22, r2
    6960:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6962:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6964:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6966:	58 a1       	ldd	r21, Y+32	; 0x20
    6968:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    696c:	62 2e       	mov	r6, r18
    696e:	93 2e       	mov	r9, r19
    6970:	84 2e       	mov	r8, r20
    6972:	75 2e       	mov	r7, r21
    6974:	69 a7       	std	Y+41, r22	; 0x29
    6976:	7a a7       	std	Y+42, r23	; 0x2a
    6978:	8b a7       	std	Y+43, r24	; 0x2b
    697a:	9c a7       	std	Y+44, r25	; 0x2c
    697c:	c2 01       	movw	r24, r4
    697e:	b1 01       	movw	r22, r2
    6980:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6982:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6984:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6986:	58 a1       	ldd	r21, Y+32	; 0x20
    6988:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    698c:	86 2d       	mov	r24, r6
    698e:	99 2d       	mov	r25, r9
    6990:	a8 2d       	mov	r26, r8
    6992:	b7 2d       	mov	r27, r7
    6994:	89 8f       	std	Y+25, r24	; 0x19
    6996:	9a 8f       	std	Y+26, r25	; 0x1a
    6998:	ab 8f       	std	Y+27, r26	; 0x1b
    699a:	bc 8f       	std	Y+28, r27	; 0x1c
    699c:	bc 01       	movw	r22, r24
    699e:	cd 01       	movw	r24, r26
    69a0:	29 a1       	ldd	r18, Y+33	; 0x21
    69a2:	3a a1       	ldd	r19, Y+34	; 0x22
    69a4:	4b a1       	ldd	r20, Y+35	; 0x23
    69a6:	5c a1       	ldd	r21, Y+36	; 0x24
    69a8:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    69ac:	3b 01       	movw	r6, r22
    69ae:	4c 01       	movw	r8, r24
    69b0:	29 a4       	ldd	r2, Y+41	; 0x29
    69b2:	3a a4       	ldd	r3, Y+42	; 0x2a
    69b4:	4b a4       	ldd	r4, Y+43	; 0x2b
    69b6:	5c a4       	ldd	r5, Y+44	; 0x2c
    69b8:	d1 01       	movw	r26, r2
    69ba:	99 27       	eor	r25, r25
    69bc:	88 27       	eor	r24, r24
    69be:	2d a0       	ldd	r2, Y+37	; 0x25
    69c0:	3e a0       	ldd	r3, Y+38	; 0x26
    69c2:	4f a0       	ldd	r4, Y+39	; 0x27
    69c4:	58 a4       	ldd	r5, Y+40	; 0x28
    69c6:	92 01       	movw	r18, r4
    69c8:	44 27       	eor	r20, r20
    69ca:	55 27       	eor	r21, r21
    69cc:	82 2b       	or	r24, r18
    69ce:	93 2b       	or	r25, r19
    69d0:	a4 2b       	or	r26, r20
    69d2:	b5 2b       	or	r27, r21
    69d4:	86 15       	cp	r24, r6
    69d6:	97 05       	cpc	r25, r7
    69d8:	a8 05       	cpc	r26, r8
    69da:	b9 05       	cpc	r27, r9
    69dc:	30 f5       	brcc	.+76     	; 0x6a2a <__udivdi3+0x70c>
    69de:	29 8d       	ldd	r18, Y+25	; 0x19
    69e0:	3a 8d       	ldd	r19, Y+26	; 0x1a
    69e2:	4b 8d       	ldd	r20, Y+27	; 0x1b
    69e4:	5c 8d       	ldd	r21, Y+28	; 0x1c
    69e6:	21 50       	subi	r18, 0x01	; 1
    69e8:	30 40       	sbci	r19, 0x00	; 0
    69ea:	40 40       	sbci	r20, 0x00	; 0
    69ec:	50 40       	sbci	r21, 0x00	; 0
    69ee:	29 8f       	std	Y+25, r18	; 0x19
    69f0:	3a 8f       	std	Y+26, r19	; 0x1a
    69f2:	4b 8f       	std	Y+27, r20	; 0x1b
    69f4:	5c 8f       	std	Y+28, r21	; 0x1c
    69f6:	8e 0d       	add	r24, r14
    69f8:	9f 1d       	adc	r25, r15
    69fa:	a0 1f       	adc	r26, r16
    69fc:	b1 1f       	adc	r27, r17
    69fe:	8e 15       	cp	r24, r14
    6a00:	9f 05       	cpc	r25, r15
    6a02:	a0 07       	cpc	r26, r16
    6a04:	b1 07       	cpc	r27, r17
    6a06:	88 f0       	brcs	.+34     	; 0x6a2a <__udivdi3+0x70c>
    6a08:	86 15       	cp	r24, r6
    6a0a:	97 05       	cpc	r25, r7
    6a0c:	a8 05       	cpc	r26, r8
    6a0e:	b9 05       	cpc	r27, r9
    6a10:	60 f4       	brcc	.+24     	; 0x6a2a <__udivdi3+0x70c>
    6a12:	21 50       	subi	r18, 0x01	; 1
    6a14:	30 40       	sbci	r19, 0x00	; 0
    6a16:	40 40       	sbci	r20, 0x00	; 0
    6a18:	50 40       	sbci	r21, 0x00	; 0
    6a1a:	29 8f       	std	Y+25, r18	; 0x19
    6a1c:	3a 8f       	std	Y+26, r19	; 0x1a
    6a1e:	4b 8f       	std	Y+27, r20	; 0x1b
    6a20:	5c 8f       	std	Y+28, r21	; 0x1c
    6a22:	8e 0d       	add	r24, r14
    6a24:	9f 1d       	adc	r25, r15
    6a26:	a0 1f       	adc	r26, r16
    6a28:	b1 1f       	adc	r27, r17
    6a2a:	ac 01       	movw	r20, r24
    6a2c:	bd 01       	movw	r22, r26
    6a2e:	46 19       	sub	r20, r6
    6a30:	57 09       	sbc	r21, r7
    6a32:	68 09       	sbc	r22, r8
    6a34:	79 09       	sbc	r23, r9
    6a36:	3a 01       	movw	r6, r20
    6a38:	4b 01       	movw	r8, r22
    6a3a:	cb 01       	movw	r24, r22
    6a3c:	ba 01       	movw	r22, r20
    6a3e:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6a40:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6a42:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6a44:	58 a1       	ldd	r21, Y+32	; 0x20
    6a46:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    6a4a:	52 2e       	mov	r5, r18
    6a4c:	43 2e       	mov	r4, r19
    6a4e:	34 2e       	mov	r3, r20
    6a50:	25 2e       	mov	r2, r21
    6a52:	69 a7       	std	Y+41, r22	; 0x29
    6a54:	7a a7       	std	Y+42, r23	; 0x2a
    6a56:	8b a7       	std	Y+43, r24	; 0x2b
    6a58:	9c a7       	std	Y+44, r25	; 0x2c
    6a5a:	c4 01       	movw	r24, r8
    6a5c:	b3 01       	movw	r22, r6
    6a5e:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6a60:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6a62:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6a64:	58 a1       	ldd	r21, Y+32	; 0x20
    6a66:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    6a6a:	65 2c       	mov	r6, r5
    6a6c:	74 2c       	mov	r7, r4
    6a6e:	83 2c       	mov	r8, r3
    6a70:	92 2c       	mov	r9, r2
    6a72:	c4 01       	movw	r24, r8
    6a74:	b3 01       	movw	r22, r6
    6a76:	29 a1       	ldd	r18, Y+33	; 0x21
    6a78:	3a a1       	ldd	r19, Y+34	; 0x22
    6a7a:	4b a1       	ldd	r20, Y+35	; 0x23
    6a7c:	5c a1       	ldd	r21, Y+36	; 0x24
    6a7e:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    6a82:	1b 01       	movw	r2, r22
    6a84:	2c 01       	movw	r4, r24
    6a86:	69 a5       	ldd	r22, Y+41	; 0x29
    6a88:	7a a5       	ldd	r23, Y+42	; 0x2a
    6a8a:	8b a5       	ldd	r24, Y+43	; 0x2b
    6a8c:	9c a5       	ldd	r25, Y+44	; 0x2c
    6a8e:	ab 01       	movw	r20, r22
    6a90:	33 27       	eor	r19, r19
    6a92:	22 27       	eor	r18, r18
    6a94:	8d a1       	ldd	r24, Y+37	; 0x25
    6a96:	9e a1       	ldd	r25, Y+38	; 0x26
    6a98:	af a1       	ldd	r26, Y+39	; 0x27
    6a9a:	b8 a5       	ldd	r27, Y+40	; 0x28
    6a9c:	a0 70       	andi	r26, 0x00	; 0
    6a9e:	b0 70       	andi	r27, 0x00	; 0
    6aa0:	28 2b       	or	r18, r24
    6aa2:	39 2b       	or	r19, r25
    6aa4:	4a 2b       	or	r20, r26
    6aa6:	5b 2b       	or	r21, r27
    6aa8:	22 15       	cp	r18, r2
    6aaa:	33 05       	cpc	r19, r3
    6aac:	44 05       	cpc	r20, r4
    6aae:	55 05       	cpc	r21, r5
    6ab0:	c0 f4       	brcc	.+48     	; 0x6ae2 <__udivdi3+0x7c4>
    6ab2:	08 94       	sec
    6ab4:	61 08       	sbc	r6, r1
    6ab6:	71 08       	sbc	r7, r1
    6ab8:	81 08       	sbc	r8, r1
    6aba:	91 08       	sbc	r9, r1
    6abc:	2e 0d       	add	r18, r14
    6abe:	3f 1d       	adc	r19, r15
    6ac0:	40 1f       	adc	r20, r16
    6ac2:	51 1f       	adc	r21, r17
    6ac4:	2e 15       	cp	r18, r14
    6ac6:	3f 05       	cpc	r19, r15
    6ac8:	40 07       	cpc	r20, r16
    6aca:	51 07       	cpc	r21, r17
    6acc:	50 f0       	brcs	.+20     	; 0x6ae2 <__udivdi3+0x7c4>
    6ace:	22 15       	cp	r18, r2
    6ad0:	33 05       	cpc	r19, r3
    6ad2:	44 05       	cpc	r20, r4
    6ad4:	55 05       	cpc	r21, r5
    6ad6:	28 f4       	brcc	.+10     	; 0x6ae2 <__udivdi3+0x7c4>
    6ad8:	08 94       	sec
    6ada:	61 08       	sbc	r6, r1
    6adc:	71 08       	sbc	r7, r1
    6ade:	81 08       	sbc	r8, r1
    6ae0:	91 08       	sbc	r9, r1
    6ae2:	89 8d       	ldd	r24, Y+25	; 0x19
    6ae4:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6ae6:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6ae8:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6aea:	8c 01       	movw	r16, r24
    6aec:	ff 24       	eor	r15, r15
    6aee:	ee 24       	eor	r14, r14
    6af0:	e6 28       	or	r14, r6
    6af2:	f7 28       	or	r15, r7
    6af4:	08 29       	or	r16, r8
    6af6:	19 29       	or	r17, r9
    6af8:	4d c2       	rjmp	.+1178   	; 0x6f94 <__udivdi3+0xc76>
    6afa:	a2 16       	cp	r10, r18
    6afc:	b3 06       	cpc	r11, r19
    6afe:	c4 06       	cpc	r12, r20
    6b00:	d5 06       	cpc	r13, r21
    6b02:	08 f4       	brcc	.+2      	; 0x6b06 <__udivdi3+0x7e8>
    6b04:	34 c2       	rjmp	.+1128   	; 0x6f6e <__udivdi3+0xc50>
    6b06:	20 30       	cpi	r18, 0x00	; 0
    6b08:	90 e0       	ldi	r25, 0x00	; 0
    6b0a:	39 07       	cpc	r19, r25
    6b0c:	91 e0       	ldi	r25, 0x01	; 1
    6b0e:	49 07       	cpc	r20, r25
    6b10:	90 e0       	ldi	r25, 0x00	; 0
    6b12:	59 07       	cpc	r21, r25
    6b14:	50 f4       	brcc	.+20     	; 0x6b2a <__udivdi3+0x80c>
    6b16:	2f 3f       	cpi	r18, 0xFF	; 255
    6b18:	31 05       	cpc	r19, r1
    6b1a:	41 05       	cpc	r20, r1
    6b1c:	51 05       	cpc	r21, r1
    6b1e:	09 f0       	breq	.+2      	; 0x6b22 <__udivdi3+0x804>
    6b20:	90 f4       	brcc	.+36     	; 0x6b46 <__udivdi3+0x828>
    6b22:	66 24       	eor	r6, r6
    6b24:	77 24       	eor	r7, r7
    6b26:	43 01       	movw	r8, r6
    6b28:	19 c0       	rjmp	.+50     	; 0x6b5c <__udivdi3+0x83e>
    6b2a:	20 30       	cpi	r18, 0x00	; 0
    6b2c:	a0 e0       	ldi	r26, 0x00	; 0
    6b2e:	3a 07       	cpc	r19, r26
    6b30:	a0 e0       	ldi	r26, 0x00	; 0
    6b32:	4a 07       	cpc	r20, r26
    6b34:	a1 e0       	ldi	r26, 0x01	; 1
    6b36:	5a 07       	cpc	r21, r26
    6b38:	60 f4       	brcc	.+24     	; 0x6b52 <__udivdi3+0x834>
    6b3a:	90 e1       	ldi	r25, 0x10	; 16
    6b3c:	69 2e       	mov	r6, r25
    6b3e:	71 2c       	mov	r7, r1
    6b40:	81 2c       	mov	r8, r1
    6b42:	91 2c       	mov	r9, r1
    6b44:	0b c0       	rjmp	.+22     	; 0x6b5c <__udivdi3+0x83e>
    6b46:	88 e0       	ldi	r24, 0x08	; 8
    6b48:	68 2e       	mov	r6, r24
    6b4a:	71 2c       	mov	r7, r1
    6b4c:	81 2c       	mov	r8, r1
    6b4e:	91 2c       	mov	r9, r1
    6b50:	05 c0       	rjmp	.+10     	; 0x6b5c <__udivdi3+0x83e>
    6b52:	b8 e1       	ldi	r27, 0x18	; 24
    6b54:	6b 2e       	mov	r6, r27
    6b56:	71 2c       	mov	r7, r1
    6b58:	81 2c       	mov	r8, r1
    6b5a:	91 2c       	mov	r9, r1
    6b5c:	da 01       	movw	r26, r20
    6b5e:	c9 01       	movw	r24, r18
    6b60:	06 2c       	mov	r0, r6
    6b62:	04 c0       	rjmp	.+8      	; 0x6b6c <__udivdi3+0x84e>
    6b64:	b6 95       	lsr	r27
    6b66:	a7 95       	ror	r26
    6b68:	97 95       	ror	r25
    6b6a:	87 95       	ror	r24
    6b6c:	0a 94       	dec	r0
    6b6e:	d2 f7       	brpl	.-12     	; 0x6b64 <__udivdi3+0x846>
    6b70:	8a 50       	subi	r24, 0x0A	; 10
    6b72:	9e 4f       	sbci	r25, 0xFE	; 254
    6b74:	fc 01       	movw	r30, r24
    6b76:	80 81       	ld	r24, Z
    6b78:	68 0e       	add	r6, r24
    6b7a:	71 1c       	adc	r7, r1
    6b7c:	81 1c       	adc	r8, r1
    6b7e:	91 1c       	adc	r9, r1
    6b80:	80 e2       	ldi	r24, 0x20	; 32
    6b82:	90 e0       	ldi	r25, 0x00	; 0
    6b84:	a0 e0       	ldi	r26, 0x00	; 0
    6b86:	b0 e0       	ldi	r27, 0x00	; 0
    6b88:	86 19       	sub	r24, r6
    6b8a:	97 09       	sbc	r25, r7
    6b8c:	a8 09       	sbc	r26, r8
    6b8e:	b9 09       	sbc	r27, r9
    6b90:	89 f4       	brne	.+34     	; 0x6bb4 <__udivdi3+0x896>
    6b92:	2a 15       	cp	r18, r10
    6b94:	3b 05       	cpc	r19, r11
    6b96:	4c 05       	cpc	r20, r12
    6b98:	5d 05       	cpc	r21, r13
    6b9a:	08 f4       	brcc	.+2      	; 0x6b9e <__udivdi3+0x880>
    6b9c:	ef c1       	rjmp	.+990    	; 0x6f7c <__udivdi3+0xc5e>
    6b9e:	2d a0       	ldd	r2, Y+37	; 0x25
    6ba0:	3e a0       	ldd	r3, Y+38	; 0x26
    6ba2:	4f a0       	ldd	r4, Y+39	; 0x27
    6ba4:	58 a4       	ldd	r5, Y+40	; 0x28
    6ba6:	2e 14       	cp	r2, r14
    6ba8:	3f 04       	cpc	r3, r15
    6baa:	40 06       	cpc	r4, r16
    6bac:	51 06       	cpc	r5, r17
    6bae:	08 f0       	brcs	.+2      	; 0x6bb2 <__udivdi3+0x894>
    6bb0:	e5 c1       	rjmp	.+970    	; 0x6f7c <__udivdi3+0xc5e>
    6bb2:	dd c1       	rjmp	.+954    	; 0x6f6e <__udivdi3+0xc50>
    6bb4:	89 a7       	std	Y+41, r24	; 0x29
    6bb6:	19 01       	movw	r2, r18
    6bb8:	2a 01       	movw	r4, r20
    6bba:	04 c0       	rjmp	.+8      	; 0x6bc4 <__udivdi3+0x8a6>
    6bbc:	22 0c       	add	r2, r2
    6bbe:	33 1c       	adc	r3, r3
    6bc0:	44 1c       	adc	r4, r4
    6bc2:	55 1c       	adc	r5, r5
    6bc4:	8a 95       	dec	r24
    6bc6:	d2 f7       	brpl	.-12     	; 0x6bbc <__udivdi3+0x89e>
    6bc8:	d8 01       	movw	r26, r16
    6bca:	c7 01       	movw	r24, r14
    6bcc:	06 2c       	mov	r0, r6
    6bce:	04 c0       	rjmp	.+8      	; 0x6bd8 <__udivdi3+0x8ba>
    6bd0:	b6 95       	lsr	r27
    6bd2:	a7 95       	ror	r26
    6bd4:	97 95       	ror	r25
    6bd6:	87 95       	ror	r24
    6bd8:	0a 94       	dec	r0
    6bda:	d2 f7       	brpl	.-12     	; 0x6bd0 <__udivdi3+0x8b2>
    6bdc:	28 2a       	or	r2, r24
    6bde:	39 2a       	or	r3, r25
    6be0:	4a 2a       	or	r4, r26
    6be2:	5b 2a       	or	r5, r27
    6be4:	a8 01       	movw	r20, r16
    6be6:	97 01       	movw	r18, r14
    6be8:	09 a4       	ldd	r0, Y+41	; 0x29
    6bea:	04 c0       	rjmp	.+8      	; 0x6bf4 <__udivdi3+0x8d6>
    6bec:	22 0f       	add	r18, r18
    6bee:	33 1f       	adc	r19, r19
    6bf0:	44 1f       	adc	r20, r20
    6bf2:	55 1f       	adc	r21, r21
    6bf4:	0a 94       	dec	r0
    6bf6:	d2 f7       	brpl	.-12     	; 0x6bec <__udivdi3+0x8ce>
    6bf8:	29 ab       	std	Y+49, r18	; 0x31
    6bfa:	3a ab       	std	Y+50, r19	; 0x32
    6bfc:	4b ab       	std	Y+51, r20	; 0x33
    6bfe:	5c ab       	std	Y+52, r21	; 0x34
    6c00:	86 01       	movw	r16, r12
    6c02:	75 01       	movw	r14, r10
    6c04:	06 2c       	mov	r0, r6
    6c06:	04 c0       	rjmp	.+8      	; 0x6c10 <__udivdi3+0x8f2>
    6c08:	16 95       	lsr	r17
    6c0a:	07 95       	ror	r16
    6c0c:	f7 94       	ror	r15
    6c0e:	e7 94       	ror	r14
    6c10:	0a 94       	dec	r0
    6c12:	d2 f7       	brpl	.-12     	; 0x6c08 <__udivdi3+0x8ea>
    6c14:	b6 01       	movw	r22, r12
    6c16:	a5 01       	movw	r20, r10
    6c18:	09 a4       	ldd	r0, Y+41	; 0x29
    6c1a:	04 c0       	rjmp	.+8      	; 0x6c24 <__udivdi3+0x906>
    6c1c:	44 0f       	add	r20, r20
    6c1e:	55 1f       	adc	r21, r21
    6c20:	66 1f       	adc	r22, r22
    6c22:	77 1f       	adc	r23, r23
    6c24:	0a 94       	dec	r0
    6c26:	d2 f7       	brpl	.-12     	; 0x6c1c <__udivdi3+0x8fe>
    6c28:	4d 8f       	std	Y+29, r20	; 0x1d
    6c2a:	5e 8f       	std	Y+30, r21	; 0x1e
    6c2c:	6f 8f       	std	Y+31, r22	; 0x1f
    6c2e:	78 a3       	std	Y+32, r23	; 0x20
    6c30:	6d a1       	ldd	r22, Y+37	; 0x25
    6c32:	7e a1       	ldd	r23, Y+38	; 0x26
    6c34:	8f a1       	ldd	r24, Y+39	; 0x27
    6c36:	98 a5       	ldd	r25, Y+40	; 0x28
    6c38:	04 c0       	rjmp	.+8      	; 0x6c42 <__udivdi3+0x924>
    6c3a:	96 95       	lsr	r25
    6c3c:	87 95       	ror	r24
    6c3e:	77 95       	ror	r23
    6c40:	67 95       	ror	r22
    6c42:	6a 94       	dec	r6
    6c44:	d2 f7       	brpl	.-12     	; 0x6c3a <__udivdi3+0x91c>
    6c46:	3b 01       	movw	r6, r22
    6c48:	4c 01       	movw	r8, r24
    6c4a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6c4c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6c4e:	af 8d       	ldd	r26, Y+31	; 0x1f
    6c50:	b8 a1       	ldd	r27, Y+32	; 0x20
    6c52:	86 29       	or	r24, r6
    6c54:	97 29       	or	r25, r7
    6c56:	a8 29       	or	r26, r8
    6c58:	b9 29       	or	r27, r9
    6c5a:	8d 8f       	std	Y+29, r24	; 0x1d
    6c5c:	9e 8f       	std	Y+30, r25	; 0x1e
    6c5e:	af 8f       	std	Y+31, r26	; 0x1f
    6c60:	b8 a3       	std	Y+32, r27	; 0x20
    6c62:	52 01       	movw	r10, r4
    6c64:	cc 24       	eor	r12, r12
    6c66:	dd 24       	eor	r13, r13
    6c68:	a9 a2       	std	Y+33, r10	; 0x21
    6c6a:	ba a2       	std	Y+34, r11	; 0x22
    6c6c:	cb a2       	std	Y+35, r12	; 0x23
    6c6e:	dc a2       	std	Y+36, r13	; 0x24
    6c70:	a2 01       	movw	r20, r4
    6c72:	91 01       	movw	r18, r2
    6c74:	40 70       	andi	r20, 0x00	; 0
    6c76:	50 70       	andi	r21, 0x00	; 0
    6c78:	2d ab       	std	Y+53, r18	; 0x35
    6c7a:	3e ab       	std	Y+54, r19	; 0x36
    6c7c:	4f ab       	std	Y+55, r20	; 0x37
    6c7e:	58 af       	std	Y+56, r21	; 0x38
    6c80:	c8 01       	movw	r24, r16
    6c82:	b7 01       	movw	r22, r14
    6c84:	a6 01       	movw	r20, r12
    6c86:	95 01       	movw	r18, r10
    6c88:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    6c8c:	62 2e       	mov	r6, r18
    6c8e:	a3 2e       	mov	r10, r19
    6c90:	d4 2e       	mov	r13, r20
    6c92:	c5 2e       	mov	r12, r21
    6c94:	6d a7       	std	Y+45, r22	; 0x2d
    6c96:	7e a7       	std	Y+46, r23	; 0x2e
    6c98:	8f a7       	std	Y+47, r24	; 0x2f
    6c9a:	98 ab       	std	Y+48, r25	; 0x30
    6c9c:	c8 01       	movw	r24, r16
    6c9e:	b7 01       	movw	r22, r14
    6ca0:	29 a1       	ldd	r18, Y+33	; 0x21
    6ca2:	3a a1       	ldd	r19, Y+34	; 0x22
    6ca4:	4b a1       	ldd	r20, Y+35	; 0x23
    6ca6:	5c a1       	ldd	r21, Y+36	; 0x24
    6ca8:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    6cac:	e6 2c       	mov	r14, r6
    6cae:	fa 2c       	mov	r15, r10
    6cb0:	0d 2d       	mov	r16, r13
    6cb2:	1c 2d       	mov	r17, r12
    6cb4:	e9 8e       	std	Y+25, r14	; 0x19
    6cb6:	fa 8e       	std	Y+26, r15	; 0x1a
    6cb8:	0b 8f       	std	Y+27, r16	; 0x1b
    6cba:	1c 8f       	std	Y+28, r17	; 0x1c
    6cbc:	c8 01       	movw	r24, r16
    6cbe:	b7 01       	movw	r22, r14
    6cc0:	2d a9       	ldd	r18, Y+53	; 0x35
    6cc2:	3e a9       	ldd	r19, Y+54	; 0x36
    6cc4:	4f a9       	ldd	r20, Y+55	; 0x37
    6cc6:	58 ad       	ldd	r21, Y+56	; 0x38
    6cc8:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    6ccc:	ad a4       	ldd	r10, Y+45	; 0x2d
    6cce:	be a4       	ldd	r11, Y+46	; 0x2e
    6cd0:	cf a4       	ldd	r12, Y+47	; 0x2f
    6cd2:	d8 a8       	ldd	r13, Y+48	; 0x30
    6cd4:	85 01       	movw	r16, r10
    6cd6:	ff 24       	eor	r15, r15
    6cd8:	ee 24       	eor	r14, r14
    6cda:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6cdc:	be 8c       	ldd	r11, Y+30	; 0x1e
    6cde:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6ce0:	d8 a0       	ldd	r13, Y+32	; 0x20
    6ce2:	96 01       	movw	r18, r12
    6ce4:	44 27       	eor	r20, r20
    6ce6:	55 27       	eor	r21, r21
    6ce8:	e2 2a       	or	r14, r18
    6cea:	f3 2a       	or	r15, r19
    6cec:	04 2b       	or	r16, r20
    6cee:	15 2b       	or	r17, r21
    6cf0:	e6 16       	cp	r14, r22
    6cf2:	f7 06       	cpc	r15, r23
    6cf4:	08 07       	cpc	r16, r24
    6cf6:	19 07       	cpc	r17, r25
    6cf8:	30 f5       	brcc	.+76     	; 0x6d46 <__udivdi3+0xa28>
    6cfa:	29 8d       	ldd	r18, Y+25	; 0x19
    6cfc:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6cfe:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6d00:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6d02:	21 50       	subi	r18, 0x01	; 1
    6d04:	30 40       	sbci	r19, 0x00	; 0
    6d06:	40 40       	sbci	r20, 0x00	; 0
    6d08:	50 40       	sbci	r21, 0x00	; 0
    6d0a:	29 8f       	std	Y+25, r18	; 0x19
    6d0c:	3a 8f       	std	Y+26, r19	; 0x1a
    6d0e:	4b 8f       	std	Y+27, r20	; 0x1b
    6d10:	5c 8f       	std	Y+28, r21	; 0x1c
    6d12:	e2 0c       	add	r14, r2
    6d14:	f3 1c       	adc	r15, r3
    6d16:	04 1d       	adc	r16, r4
    6d18:	15 1d       	adc	r17, r5
    6d1a:	e2 14       	cp	r14, r2
    6d1c:	f3 04       	cpc	r15, r3
    6d1e:	04 05       	cpc	r16, r4
    6d20:	15 05       	cpc	r17, r5
    6d22:	88 f0       	brcs	.+34     	; 0x6d46 <__udivdi3+0xa28>
    6d24:	e6 16       	cp	r14, r22
    6d26:	f7 06       	cpc	r15, r23
    6d28:	08 07       	cpc	r16, r24
    6d2a:	19 07       	cpc	r17, r25
    6d2c:	60 f4       	brcc	.+24     	; 0x6d46 <__udivdi3+0xa28>
    6d2e:	21 50       	subi	r18, 0x01	; 1
    6d30:	30 40       	sbci	r19, 0x00	; 0
    6d32:	40 40       	sbci	r20, 0x00	; 0
    6d34:	50 40       	sbci	r21, 0x00	; 0
    6d36:	29 8f       	std	Y+25, r18	; 0x19
    6d38:	3a 8f       	std	Y+26, r19	; 0x1a
    6d3a:	4b 8f       	std	Y+27, r20	; 0x1b
    6d3c:	5c 8f       	std	Y+28, r21	; 0x1c
    6d3e:	e2 0c       	add	r14, r2
    6d40:	f3 1c       	adc	r15, r3
    6d42:	04 1d       	adc	r16, r4
    6d44:	15 1d       	adc	r17, r5
    6d46:	e6 1a       	sub	r14, r22
    6d48:	f7 0a       	sbc	r15, r23
    6d4a:	08 0b       	sbc	r16, r24
    6d4c:	19 0b       	sbc	r17, r25
    6d4e:	c8 01       	movw	r24, r16
    6d50:	b7 01       	movw	r22, r14
    6d52:	29 a1       	ldd	r18, Y+33	; 0x21
    6d54:	3a a1       	ldd	r19, Y+34	; 0x22
    6d56:	4b a1       	ldd	r20, Y+35	; 0x23
    6d58:	5c a1       	ldd	r21, Y+36	; 0x24
    6d5a:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    6d5e:	a2 2e       	mov	r10, r18
    6d60:	d3 2e       	mov	r13, r19
    6d62:	c4 2e       	mov	r12, r20
    6d64:	b5 2e       	mov	r11, r21
    6d66:	6d a7       	std	Y+45, r22	; 0x2d
    6d68:	7e a7       	std	Y+46, r23	; 0x2e
    6d6a:	8f a7       	std	Y+47, r24	; 0x2f
    6d6c:	98 ab       	std	Y+48, r25	; 0x30
    6d6e:	c8 01       	movw	r24, r16
    6d70:	b7 01       	movw	r22, r14
    6d72:	29 a1       	ldd	r18, Y+33	; 0x21
    6d74:	3a a1       	ldd	r19, Y+34	; 0x22
    6d76:	4b a1       	ldd	r20, Y+35	; 0x23
    6d78:	5c a1       	ldd	r21, Y+36	; 0x24
    6d7a:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <__udivmodsi4>
    6d7e:	6a 2c       	mov	r6, r10
    6d80:	7d 2c       	mov	r7, r13
    6d82:	8c 2c       	mov	r8, r12
    6d84:	9b 2c       	mov	r9, r11
    6d86:	c4 01       	movw	r24, r8
    6d88:	b3 01       	movw	r22, r6
    6d8a:	2d a9       	ldd	r18, Y+53	; 0x35
    6d8c:	3e a9       	ldd	r19, Y+54	; 0x36
    6d8e:	4f a9       	ldd	r20, Y+55	; 0x37
    6d90:	58 ad       	ldd	r21, Y+56	; 0x38
    6d92:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    6d96:	9b 01       	movw	r18, r22
    6d98:	ac 01       	movw	r20, r24
    6d9a:	ad a4       	ldd	r10, Y+45	; 0x2d
    6d9c:	be a4       	ldd	r11, Y+46	; 0x2e
    6d9e:	cf a4       	ldd	r12, Y+47	; 0x2f
    6da0:	d8 a8       	ldd	r13, Y+48	; 0x30
    6da2:	d5 01       	movw	r26, r10
    6da4:	99 27       	eor	r25, r25
    6da6:	88 27       	eor	r24, r24
    6da8:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6daa:	be 8c       	ldd	r11, Y+30	; 0x1e
    6dac:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6dae:	d8 a0       	ldd	r13, Y+32	; 0x20
    6db0:	6f ef       	ldi	r22, 0xFF	; 255
    6db2:	e6 2e       	mov	r14, r22
    6db4:	6f ef       	ldi	r22, 0xFF	; 255
    6db6:	f6 2e       	mov	r15, r22
    6db8:	01 2d       	mov	r16, r1
    6dba:	11 2d       	mov	r17, r1
    6dbc:	ae 20       	and	r10, r14
    6dbe:	bf 20       	and	r11, r15
    6dc0:	c0 22       	and	r12, r16
    6dc2:	d1 22       	and	r13, r17
    6dc4:	8a 29       	or	r24, r10
    6dc6:	9b 29       	or	r25, r11
    6dc8:	ac 29       	or	r26, r12
    6dca:	bd 29       	or	r27, r13
    6dcc:	82 17       	cp	r24, r18
    6dce:	93 07       	cpc	r25, r19
    6dd0:	a4 07       	cpc	r26, r20
    6dd2:	b5 07       	cpc	r27, r21
    6dd4:	e0 f4       	brcc	.+56     	; 0x6e0e <__udivdi3+0xaf0>
    6dd6:	08 94       	sec
    6dd8:	61 08       	sbc	r6, r1
    6dda:	71 08       	sbc	r7, r1
    6ddc:	81 08       	sbc	r8, r1
    6dde:	91 08       	sbc	r9, r1
    6de0:	82 0d       	add	r24, r2
    6de2:	93 1d       	adc	r25, r3
    6de4:	a4 1d       	adc	r26, r4
    6de6:	b5 1d       	adc	r27, r5
    6de8:	82 15       	cp	r24, r2
    6dea:	93 05       	cpc	r25, r3
    6dec:	a4 05       	cpc	r26, r4
    6dee:	b5 05       	cpc	r27, r5
    6df0:	70 f0       	brcs	.+28     	; 0x6e0e <__udivdi3+0xaf0>
    6df2:	82 17       	cp	r24, r18
    6df4:	93 07       	cpc	r25, r19
    6df6:	a4 07       	cpc	r26, r20
    6df8:	b5 07       	cpc	r27, r21
    6dfa:	48 f4       	brcc	.+18     	; 0x6e0e <__udivdi3+0xaf0>
    6dfc:	08 94       	sec
    6dfe:	61 08       	sbc	r6, r1
    6e00:	71 08       	sbc	r7, r1
    6e02:	81 08       	sbc	r8, r1
    6e04:	91 08       	sbc	r9, r1
    6e06:	82 0d       	add	r24, r2
    6e08:	93 1d       	adc	r25, r3
    6e0a:	a4 1d       	adc	r26, r4
    6e0c:	b5 1d       	adc	r27, r5
    6e0e:	1c 01       	movw	r2, r24
    6e10:	2d 01       	movw	r4, r26
    6e12:	22 1a       	sub	r2, r18
    6e14:	33 0a       	sbc	r3, r19
    6e16:	44 0a       	sbc	r4, r20
    6e18:	55 0a       	sbc	r5, r21
    6e1a:	2d 8e       	std	Y+29, r2	; 0x1d
    6e1c:	3e 8e       	std	Y+30, r3	; 0x1e
    6e1e:	4f 8e       	std	Y+31, r4	; 0x1f
    6e20:	58 a2       	std	Y+32, r5	; 0x20
    6e22:	a9 8c       	ldd	r10, Y+25	; 0x19
    6e24:	ba 8c       	ldd	r11, Y+26	; 0x1a
    6e26:	cb 8c       	ldd	r12, Y+27	; 0x1b
    6e28:	dc 8c       	ldd	r13, Y+28	; 0x1c
    6e2a:	85 01       	movw	r16, r10
    6e2c:	ff 24       	eor	r15, r15
    6e2e:	ee 24       	eor	r14, r14
    6e30:	e6 28       	or	r14, r6
    6e32:	f7 28       	or	r15, r7
    6e34:	08 29       	or	r16, r8
    6e36:	19 29       	or	r17, r9
    6e38:	af ef       	ldi	r26, 0xFF	; 255
    6e3a:	aa 2e       	mov	r10, r26
    6e3c:	af ef       	ldi	r26, 0xFF	; 255
    6e3e:	ba 2e       	mov	r11, r26
    6e40:	c1 2c       	mov	r12, r1
    6e42:	d1 2c       	mov	r13, r1
    6e44:	ae 20       	and	r10, r14
    6e46:	bf 20       	and	r11, r15
    6e48:	c0 22       	and	r12, r16
    6e4a:	d1 22       	and	r13, r17
    6e4c:	18 01       	movw	r2, r16
    6e4e:	44 24       	eor	r4, r4
    6e50:	55 24       	eor	r5, r5
    6e52:	69 a8       	ldd	r6, Y+49	; 0x31
    6e54:	7a a8       	ldd	r7, Y+50	; 0x32
    6e56:	8b a8       	ldd	r8, Y+51	; 0x33
    6e58:	9c a8       	ldd	r9, Y+52	; 0x34
    6e5a:	2f ef       	ldi	r18, 0xFF	; 255
    6e5c:	3f ef       	ldi	r19, 0xFF	; 255
    6e5e:	40 e0       	ldi	r20, 0x00	; 0
    6e60:	50 e0       	ldi	r21, 0x00	; 0
    6e62:	62 22       	and	r6, r18
    6e64:	73 22       	and	r7, r19
    6e66:	84 22       	and	r8, r20
    6e68:	95 22       	and	r9, r21
    6e6a:	69 a9       	ldd	r22, Y+49	; 0x31
    6e6c:	7a a9       	ldd	r23, Y+50	; 0x32
    6e6e:	8b a9       	ldd	r24, Y+51	; 0x33
    6e70:	9c a9       	ldd	r25, Y+52	; 0x34
    6e72:	ac 01       	movw	r20, r24
    6e74:	66 27       	eor	r22, r22
    6e76:	77 27       	eor	r23, r23
    6e78:	49 8f       	std	Y+25, r20	; 0x19
    6e7a:	5a 8f       	std	Y+26, r21	; 0x1a
    6e7c:	6b 8f       	std	Y+27, r22	; 0x1b
    6e7e:	7c 8f       	std	Y+28, r23	; 0x1c
    6e80:	c6 01       	movw	r24, r12
    6e82:	b5 01       	movw	r22, r10
    6e84:	a4 01       	movw	r20, r8
    6e86:	93 01       	movw	r18, r6
    6e88:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    6e8c:	69 a3       	std	Y+33, r22	; 0x21
    6e8e:	7a a3       	std	Y+34, r23	; 0x22
    6e90:	8b a3       	std	Y+35, r24	; 0x23
    6e92:	9c a3       	std	Y+36, r25	; 0x24
    6e94:	c6 01       	movw	r24, r12
    6e96:	b5 01       	movw	r22, r10
    6e98:	29 8d       	ldd	r18, Y+25	; 0x19
    6e9a:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6e9c:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6e9e:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6ea0:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    6ea4:	5b 01       	movw	r10, r22
    6ea6:	6c 01       	movw	r12, r24
    6ea8:	c2 01       	movw	r24, r4
    6eaa:	b1 01       	movw	r22, r2
    6eac:	a4 01       	movw	r20, r8
    6eae:	93 01       	movw	r18, r6
    6eb0:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    6eb4:	3b 01       	movw	r6, r22
    6eb6:	4c 01       	movw	r8, r24
    6eb8:	c2 01       	movw	r24, r4
    6eba:	b1 01       	movw	r22, r2
    6ebc:	29 8d       	ldd	r18, Y+25	; 0x19
    6ebe:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6ec0:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6ec2:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6ec4:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <__mulsi3>
    6ec8:	9b 01       	movw	r18, r22
    6eca:	ac 01       	movw	r20, r24
    6ecc:	a6 0c       	add	r10, r6
    6ece:	b7 1c       	adc	r11, r7
    6ed0:	c8 1c       	adc	r12, r8
    6ed2:	d9 1c       	adc	r13, r9
    6ed4:	29 a0       	ldd	r2, Y+33	; 0x21
    6ed6:	3a a0       	ldd	r3, Y+34	; 0x22
    6ed8:	4b a0       	ldd	r4, Y+35	; 0x23
    6eda:	5c a0       	ldd	r5, Y+36	; 0x24
    6edc:	c2 01       	movw	r24, r4
    6ede:	aa 27       	eor	r26, r26
    6ee0:	bb 27       	eor	r27, r27
    6ee2:	a8 0e       	add	r10, r24
    6ee4:	b9 1e       	adc	r11, r25
    6ee6:	ca 1e       	adc	r12, r26
    6ee8:	db 1e       	adc	r13, r27
    6eea:	a6 14       	cp	r10, r6
    6eec:	b7 04       	cpc	r11, r7
    6eee:	c8 04       	cpc	r12, r8
    6ef0:	d9 04       	cpc	r13, r9
    6ef2:	20 f4       	brcc	.+8      	; 0x6efc <__udivdi3+0xbde>
    6ef4:	20 50       	subi	r18, 0x00	; 0
    6ef6:	30 40       	sbci	r19, 0x00	; 0
    6ef8:	4f 4f       	sbci	r20, 0xFF	; 255
    6efa:	5f 4f       	sbci	r21, 0xFF	; 255
    6efc:	c6 01       	movw	r24, r12
    6efe:	aa 27       	eor	r26, r26
    6f00:	bb 27       	eor	r27, r27
    6f02:	82 0f       	add	r24, r18
    6f04:	93 1f       	adc	r25, r19
    6f06:	a4 1f       	adc	r26, r20
    6f08:	b5 1f       	adc	r27, r21
    6f0a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6f0c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6f0e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6f10:	58 a1       	ldd	r21, Y+32	; 0x20
    6f12:	28 17       	cp	r18, r24
    6f14:	39 07       	cpc	r19, r25
    6f16:	4a 07       	cpc	r20, r26
    6f18:	5b 07       	cpc	r21, r27
    6f1a:	18 f1       	brcs	.+70     	; 0x6f62 <__udivdi3+0xc44>
    6f1c:	82 17       	cp	r24, r18
    6f1e:	93 07       	cpc	r25, r19
    6f20:	a4 07       	cpc	r26, r20
    6f22:	b5 07       	cpc	r27, r21
    6f24:	a1 f5       	brne	.+104    	; 0x6f8e <__udivdi3+0xc70>
    6f26:	65 01       	movw	r12, r10
    6f28:	bb 24       	eor	r11, r11
    6f2a:	aa 24       	eor	r10, r10
    6f2c:	89 a1       	ldd	r24, Y+33	; 0x21
    6f2e:	9a a1       	ldd	r25, Y+34	; 0x22
    6f30:	ab a1       	ldd	r26, Y+35	; 0x23
    6f32:	bc a1       	ldd	r27, Y+36	; 0x24
    6f34:	a0 70       	andi	r26, 0x00	; 0
    6f36:	b0 70       	andi	r27, 0x00	; 0
    6f38:	a8 0e       	add	r10, r24
    6f3a:	b9 1e       	adc	r11, r25
    6f3c:	ca 1e       	adc	r12, r26
    6f3e:	db 1e       	adc	r13, r27
    6f40:	8d a1       	ldd	r24, Y+37	; 0x25
    6f42:	9e a1       	ldd	r25, Y+38	; 0x26
    6f44:	af a1       	ldd	r26, Y+39	; 0x27
    6f46:	b8 a5       	ldd	r27, Y+40	; 0x28
    6f48:	09 a4       	ldd	r0, Y+41	; 0x29
    6f4a:	04 c0       	rjmp	.+8      	; 0x6f54 <__udivdi3+0xc36>
    6f4c:	88 0f       	add	r24, r24
    6f4e:	99 1f       	adc	r25, r25
    6f50:	aa 1f       	adc	r26, r26
    6f52:	bb 1f       	adc	r27, r27
    6f54:	0a 94       	dec	r0
    6f56:	d2 f7       	brpl	.-12     	; 0x6f4c <__udivdi3+0xc2e>
    6f58:	8a 15       	cp	r24, r10
    6f5a:	9b 05       	cpc	r25, r11
    6f5c:	ac 05       	cpc	r26, r12
    6f5e:	bd 05       	cpc	r27, r13
    6f60:	b0 f4       	brcc	.+44     	; 0x6f8e <__udivdi3+0xc70>
    6f62:	08 94       	sec
    6f64:	e1 08       	sbc	r14, r1
    6f66:	f1 08       	sbc	r15, r1
    6f68:	01 09       	sbc	r16, r1
    6f6a:	11 09       	sbc	r17, r1
    6f6c:	10 c0       	rjmp	.+32     	; 0x6f8e <__udivdi3+0xc70>
    6f6e:	aa 24       	eor	r10, r10
    6f70:	bb 24       	eor	r11, r11
    6f72:	65 01       	movw	r12, r10
    6f74:	ee 24       	eor	r14, r14
    6f76:	ff 24       	eor	r15, r15
    6f78:	87 01       	movw	r16, r14
    6f7a:	0c c0       	rjmp	.+24     	; 0x6f94 <__udivdi3+0xc76>
    6f7c:	aa 24       	eor	r10, r10
    6f7e:	bb 24       	eor	r11, r11
    6f80:	65 01       	movw	r12, r10
    6f82:	81 e0       	ldi	r24, 0x01	; 1
    6f84:	e8 2e       	mov	r14, r24
    6f86:	f1 2c       	mov	r15, r1
    6f88:	01 2d       	mov	r16, r1
    6f8a:	11 2d       	mov	r17, r1
    6f8c:	03 c0       	rjmp	.+6      	; 0x6f94 <__udivdi3+0xc76>
    6f8e:	aa 24       	eor	r10, r10
    6f90:	bb 24       	eor	r11, r11
    6f92:	65 01       	movw	r12, r10
    6f94:	fe 01       	movw	r30, r28
    6f96:	71 96       	adiw	r30, 0x11	; 17
    6f98:	88 e0       	ldi	r24, 0x08	; 8
    6f9a:	df 01       	movw	r26, r30
    6f9c:	1d 92       	st	X+, r1
    6f9e:	8a 95       	dec	r24
    6fa0:	e9 f7       	brne	.-6      	; 0x6f9c <__udivdi3+0xc7e>
    6fa2:	e9 8a       	std	Y+17, r14	; 0x11
    6fa4:	fa 8a       	std	Y+18, r15	; 0x12
    6fa6:	0b 8b       	std	Y+19, r16	; 0x13
    6fa8:	1c 8b       	std	Y+20, r17	; 0x14
    6faa:	ad 8a       	std	Y+21, r10	; 0x15
    6fac:	be 8a       	std	Y+22, r11	; 0x16
    6fae:	cf 8a       	std	Y+23, r12	; 0x17
    6fb0:	d8 8e       	std	Y+24, r13	; 0x18
    6fb2:	2e 2d       	mov	r18, r14
    6fb4:	3a 89       	ldd	r19, Y+18	; 0x12
    6fb6:	4b 89       	ldd	r20, Y+19	; 0x13
    6fb8:	5c 89       	ldd	r21, Y+20	; 0x14
    6fba:	6a 2d       	mov	r22, r10
    6fbc:	7e 89       	ldd	r23, Y+22	; 0x16
    6fbe:	8f 89       	ldd	r24, Y+23	; 0x17
    6fc0:	98 8d       	ldd	r25, Y+24	; 0x18
    6fc2:	e8 96       	adiw	r28, 0x38	; 56
    6fc4:	e2 e1       	ldi	r30, 0x12	; 18
    6fc6:	0c 94 7c 3f 	jmp	0x7ef8	; 0x7ef8 <__epilogue_restores__>

00006fca <vfprintf>:
    6fca:	2f 92       	push	r2
    6fcc:	3f 92       	push	r3
    6fce:	4f 92       	push	r4
    6fd0:	5f 92       	push	r5
    6fd2:	6f 92       	push	r6
    6fd4:	7f 92       	push	r7
    6fd6:	8f 92       	push	r8
    6fd8:	9f 92       	push	r9
    6fda:	af 92       	push	r10
    6fdc:	bf 92       	push	r11
    6fde:	cf 92       	push	r12
    6fe0:	df 92       	push	r13
    6fe2:	ef 92       	push	r14
    6fe4:	ff 92       	push	r15
    6fe6:	0f 93       	push	r16
    6fe8:	1f 93       	push	r17
    6fea:	df 93       	push	r29
    6fec:	cf 93       	push	r28
    6fee:	cd b7       	in	r28, 0x3d	; 61
    6ff0:	de b7       	in	r29, 0x3e	; 62
    6ff2:	63 97       	sbiw	r28, 0x13	; 19
    6ff4:	0f b6       	in	r0, 0x3f	; 63
    6ff6:	f8 94       	cli
    6ff8:	de bf       	out	0x3e, r29	; 62
    6ffa:	0f be       	out	0x3f, r0	; 63
    6ffc:	cd bf       	out	0x3d, r28	; 61
    6ffe:	6c 01       	movw	r12, r24
    7000:	7f 87       	std	Y+15, r23	; 0x0f
    7002:	6e 87       	std	Y+14, r22	; 0x0e
    7004:	fc 01       	movw	r30, r24
    7006:	17 82       	std	Z+7, r1	; 0x07
    7008:	16 82       	std	Z+6, r1	; 0x06
    700a:	83 81       	ldd	r24, Z+3	; 0x03
    700c:	81 fd       	sbrc	r24, 1
    700e:	04 c0       	rjmp	.+8      	; 0x7018 <vfprintf+0x4e>
    7010:	6f c3       	rjmp	.+1758   	; 0x76f0 <vfprintf+0x726>
    7012:	4c 85       	ldd	r20, Y+12	; 0x0c
    7014:	5d 85       	ldd	r21, Y+13	; 0x0d
    7016:	04 c0       	rjmp	.+8      	; 0x7020 <vfprintf+0x56>
    7018:	1e 01       	movw	r2, r28
    701a:	08 94       	sec
    701c:	21 1c       	adc	r2, r1
    701e:	31 1c       	adc	r3, r1
    7020:	f6 01       	movw	r30, r12
    7022:	93 81       	ldd	r25, Z+3	; 0x03
    7024:	ee 85       	ldd	r30, Y+14	; 0x0e
    7026:	ff 85       	ldd	r31, Y+15	; 0x0f
    7028:	93 fd       	sbrc	r25, 3
    702a:	85 91       	lpm	r24, Z+
    702c:	93 ff       	sbrs	r25, 3
    702e:	81 91       	ld	r24, Z+
    7030:	ff 87       	std	Y+15, r31	; 0x0f
    7032:	ee 87       	std	Y+14, r30	; 0x0e
    7034:	88 23       	and	r24, r24
    7036:	09 f4       	brne	.+2      	; 0x703a <vfprintf+0x70>
    7038:	57 c3       	rjmp	.+1710   	; 0x76e8 <vfprintf+0x71e>
    703a:	85 32       	cpi	r24, 0x25	; 37
    703c:	41 f4       	brne	.+16     	; 0x704e <vfprintf+0x84>
    703e:	93 fd       	sbrc	r25, 3
    7040:	85 91       	lpm	r24, Z+
    7042:	93 ff       	sbrs	r25, 3
    7044:	81 91       	ld	r24, Z+
    7046:	ff 87       	std	Y+15, r31	; 0x0f
    7048:	ee 87       	std	Y+14, r30	; 0x0e
    704a:	85 32       	cpi	r24, 0x25	; 37
    704c:	59 f4       	brne	.+22     	; 0x7064 <vfprintf+0x9a>
    704e:	90 e0       	ldi	r25, 0x00	; 0
    7050:	b6 01       	movw	r22, r12
    7052:	4a 8b       	std	Y+18, r20	; 0x12
    7054:	5b 8b       	std	Y+19, r21	; 0x13
    7056:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    705a:	4a 89       	ldd	r20, Y+18	; 0x12
    705c:	5b 89       	ldd	r21, Y+19	; 0x13
    705e:	5d 87       	std	Y+13, r21	; 0x0d
    7060:	4c 87       	std	Y+12, r20	; 0x0c
    7062:	d7 cf       	rjmp	.-82     	; 0x7012 <vfprintf+0x48>
    7064:	10 e0       	ldi	r17, 0x00	; 0
    7066:	ff 24       	eor	r15, r15
    7068:	00 e0       	ldi	r16, 0x00	; 0
    706a:	00 32       	cpi	r16, 0x20	; 32
    706c:	b0 f4       	brcc	.+44     	; 0x709a <vfprintf+0xd0>
    706e:	8b 32       	cpi	r24, 0x2B	; 43
    7070:	69 f0       	breq	.+26     	; 0x708c <vfprintf+0xc2>
    7072:	8c 32       	cpi	r24, 0x2C	; 44
    7074:	28 f4       	brcc	.+10     	; 0x7080 <vfprintf+0xb6>
    7076:	80 32       	cpi	r24, 0x20	; 32
    7078:	51 f0       	breq	.+20     	; 0x708e <vfprintf+0xc4>
    707a:	83 32       	cpi	r24, 0x23	; 35
    707c:	71 f4       	brne	.+28     	; 0x709a <vfprintf+0xd0>
    707e:	0b c0       	rjmp	.+22     	; 0x7096 <vfprintf+0xcc>
    7080:	8d 32       	cpi	r24, 0x2D	; 45
    7082:	39 f0       	breq	.+14     	; 0x7092 <vfprintf+0xc8>
    7084:	80 33       	cpi	r24, 0x30	; 48
    7086:	49 f4       	brne	.+18     	; 0x709a <vfprintf+0xd0>
    7088:	01 60       	ori	r16, 0x01	; 1
    708a:	2c c0       	rjmp	.+88     	; 0x70e4 <vfprintf+0x11a>
    708c:	02 60       	ori	r16, 0x02	; 2
    708e:	04 60       	ori	r16, 0x04	; 4
    7090:	29 c0       	rjmp	.+82     	; 0x70e4 <vfprintf+0x11a>
    7092:	08 60       	ori	r16, 0x08	; 8
    7094:	27 c0       	rjmp	.+78     	; 0x70e4 <vfprintf+0x11a>
    7096:	00 61       	ori	r16, 0x10	; 16
    7098:	25 c0       	rjmp	.+74     	; 0x70e4 <vfprintf+0x11a>
    709a:	07 fd       	sbrc	r16, 7
    709c:	2e c0       	rjmp	.+92     	; 0x70fa <vfprintf+0x130>
    709e:	28 2f       	mov	r18, r24
    70a0:	20 53       	subi	r18, 0x30	; 48
    70a2:	2a 30       	cpi	r18, 0x0A	; 10
    70a4:	98 f4       	brcc	.+38     	; 0x70cc <vfprintf+0x102>
    70a6:	06 ff       	sbrs	r16, 6
    70a8:	08 c0       	rjmp	.+16     	; 0x70ba <vfprintf+0xf0>
    70aa:	81 2f       	mov	r24, r17
    70ac:	88 0f       	add	r24, r24
    70ae:	18 2f       	mov	r17, r24
    70b0:	11 0f       	add	r17, r17
    70b2:	11 0f       	add	r17, r17
    70b4:	18 0f       	add	r17, r24
    70b6:	12 0f       	add	r17, r18
    70b8:	15 c0       	rjmp	.+42     	; 0x70e4 <vfprintf+0x11a>
    70ba:	8f 2d       	mov	r24, r15
    70bc:	88 0f       	add	r24, r24
    70be:	f8 2e       	mov	r15, r24
    70c0:	ff 0c       	add	r15, r15
    70c2:	ff 0c       	add	r15, r15
    70c4:	f8 0e       	add	r15, r24
    70c6:	f2 0e       	add	r15, r18
    70c8:	00 62       	ori	r16, 0x20	; 32
    70ca:	0c c0       	rjmp	.+24     	; 0x70e4 <vfprintf+0x11a>
    70cc:	8e 32       	cpi	r24, 0x2E	; 46
    70ce:	21 f4       	brne	.+8      	; 0x70d8 <vfprintf+0x10e>
    70d0:	06 fd       	sbrc	r16, 6
    70d2:	0a c3       	rjmp	.+1556   	; 0x76e8 <vfprintf+0x71e>
    70d4:	00 64       	ori	r16, 0x40	; 64
    70d6:	06 c0       	rjmp	.+12     	; 0x70e4 <vfprintf+0x11a>
    70d8:	8c 36       	cpi	r24, 0x6C	; 108
    70da:	11 f4       	brne	.+4      	; 0x70e0 <vfprintf+0x116>
    70dc:	00 68       	ori	r16, 0x80	; 128
    70de:	02 c0       	rjmp	.+4      	; 0x70e4 <vfprintf+0x11a>
    70e0:	88 36       	cpi	r24, 0x68	; 104
    70e2:	59 f4       	brne	.+22     	; 0x70fa <vfprintf+0x130>
    70e4:	ee 85       	ldd	r30, Y+14	; 0x0e
    70e6:	ff 85       	ldd	r31, Y+15	; 0x0f
    70e8:	93 fd       	sbrc	r25, 3
    70ea:	85 91       	lpm	r24, Z+
    70ec:	93 ff       	sbrs	r25, 3
    70ee:	81 91       	ld	r24, Z+
    70f0:	ff 87       	std	Y+15, r31	; 0x0f
    70f2:	ee 87       	std	Y+14, r30	; 0x0e
    70f4:	88 23       	and	r24, r24
    70f6:	09 f0       	breq	.+2      	; 0x70fa <vfprintf+0x130>
    70f8:	b8 cf       	rjmp	.-144    	; 0x706a <vfprintf+0xa0>
    70fa:	98 2f       	mov	r25, r24
    70fc:	95 54       	subi	r25, 0x45	; 69
    70fe:	93 30       	cpi	r25, 0x03	; 3
    7100:	18 f4       	brcc	.+6      	; 0x7108 <vfprintf+0x13e>
    7102:	00 61       	ori	r16, 0x10	; 16
    7104:	80 5e       	subi	r24, 0xE0	; 224
    7106:	06 c0       	rjmp	.+12     	; 0x7114 <vfprintf+0x14a>
    7108:	98 2f       	mov	r25, r24
    710a:	95 56       	subi	r25, 0x65	; 101
    710c:	93 30       	cpi	r25, 0x03	; 3
    710e:	08 f0       	brcs	.+2      	; 0x7112 <vfprintf+0x148>
    7110:	9b c1       	rjmp	.+822    	; 0x7448 <vfprintf+0x47e>
    7112:	0f 7e       	andi	r16, 0xEF	; 239
    7114:	06 ff       	sbrs	r16, 6
    7116:	16 e0       	ldi	r17, 0x06	; 6
    7118:	6f e3       	ldi	r22, 0x3F	; 63
    711a:	e6 2e       	mov	r14, r22
    711c:	e0 22       	and	r14, r16
    711e:	85 36       	cpi	r24, 0x65	; 101
    7120:	19 f4       	brne	.+6      	; 0x7128 <vfprintf+0x15e>
    7122:	f0 e4       	ldi	r31, 0x40	; 64
    7124:	ef 2a       	or	r14, r31
    7126:	07 c0       	rjmp	.+14     	; 0x7136 <vfprintf+0x16c>
    7128:	86 36       	cpi	r24, 0x66	; 102
    712a:	19 f4       	brne	.+6      	; 0x7132 <vfprintf+0x168>
    712c:	20 e8       	ldi	r18, 0x80	; 128
    712e:	e2 2a       	or	r14, r18
    7130:	02 c0       	rjmp	.+4      	; 0x7136 <vfprintf+0x16c>
    7132:	11 11       	cpse	r17, r1
    7134:	11 50       	subi	r17, 0x01	; 1
    7136:	e7 fe       	sbrs	r14, 7
    7138:	06 c0       	rjmp	.+12     	; 0x7146 <vfprintf+0x17c>
    713a:	1c 33       	cpi	r17, 0x3C	; 60
    713c:	40 f4       	brcc	.+16     	; 0x714e <vfprintf+0x184>
    713e:	91 2e       	mov	r9, r17
    7140:	93 94       	inc	r9
    7142:	27 e0       	ldi	r18, 0x07	; 7
    7144:	0b c0       	rjmp	.+22     	; 0x715c <vfprintf+0x192>
    7146:	18 30       	cpi	r17, 0x08	; 8
    7148:	30 f4       	brcc	.+12     	; 0x7156 <vfprintf+0x18c>
    714a:	21 2f       	mov	r18, r17
    714c:	06 c0       	rjmp	.+12     	; 0x715a <vfprintf+0x190>
    714e:	27 e0       	ldi	r18, 0x07	; 7
    7150:	3c e3       	ldi	r19, 0x3C	; 60
    7152:	93 2e       	mov	r9, r19
    7154:	03 c0       	rjmp	.+6      	; 0x715c <vfprintf+0x192>
    7156:	27 e0       	ldi	r18, 0x07	; 7
    7158:	17 e0       	ldi	r17, 0x07	; 7
    715a:	99 24       	eor	r9, r9
    715c:	ca 01       	movw	r24, r20
    715e:	04 96       	adiw	r24, 0x04	; 4
    7160:	9d 87       	std	Y+13, r25	; 0x0d
    7162:	8c 87       	std	Y+12, r24	; 0x0c
    7164:	fa 01       	movw	r30, r20
    7166:	60 81       	ld	r22, Z
    7168:	71 81       	ldd	r23, Z+1	; 0x01
    716a:	82 81       	ldd	r24, Z+2	; 0x02
    716c:	93 81       	ldd	r25, Z+3	; 0x03
    716e:	a1 01       	movw	r20, r2
    7170:	09 2d       	mov	r16, r9
    7172:	0e 94 97 3f 	call	0x7f2e	; 0x7f2e <__ftoa_engine>
    7176:	5c 01       	movw	r10, r24
    7178:	69 80       	ldd	r6, Y+1	; 0x01
    717a:	26 2d       	mov	r18, r6
    717c:	30 e0       	ldi	r19, 0x00	; 0
    717e:	39 8b       	std	Y+17, r19	; 0x11
    7180:	28 8b       	std	Y+16, r18	; 0x10
    7182:	60 fe       	sbrs	r6, 0
    7184:	03 c0       	rjmp	.+6      	; 0x718c <vfprintf+0x1c2>
    7186:	38 89       	ldd	r19, Y+16	; 0x10
    7188:	33 ff       	sbrs	r19, 3
    718a:	06 c0       	rjmp	.+12     	; 0x7198 <vfprintf+0x1ce>
    718c:	e1 fc       	sbrc	r14, 1
    718e:	06 c0       	rjmp	.+12     	; 0x719c <vfprintf+0x1d2>
    7190:	e2 fe       	sbrs	r14, 2
    7192:	06 c0       	rjmp	.+12     	; 0x71a0 <vfprintf+0x1d6>
    7194:	00 e2       	ldi	r16, 0x20	; 32
    7196:	05 c0       	rjmp	.+10     	; 0x71a2 <vfprintf+0x1d8>
    7198:	0d e2       	ldi	r16, 0x2D	; 45
    719a:	03 c0       	rjmp	.+6      	; 0x71a2 <vfprintf+0x1d8>
    719c:	0b e2       	ldi	r16, 0x2B	; 43
    719e:	01 c0       	rjmp	.+2      	; 0x71a2 <vfprintf+0x1d8>
    71a0:	00 e0       	ldi	r16, 0x00	; 0
    71a2:	88 89       	ldd	r24, Y+16	; 0x10
    71a4:	99 89       	ldd	r25, Y+17	; 0x11
    71a6:	8c 70       	andi	r24, 0x0C	; 12
    71a8:	90 70       	andi	r25, 0x00	; 0
    71aa:	00 97       	sbiw	r24, 0x00	; 0
    71ac:	c1 f1       	breq	.+112    	; 0x721e <vfprintf+0x254>
    71ae:	00 23       	and	r16, r16
    71b0:	11 f0       	breq	.+4      	; 0x71b6 <vfprintf+0x1ec>
    71b2:	84 e0       	ldi	r24, 0x04	; 4
    71b4:	01 c0       	rjmp	.+2      	; 0x71b8 <vfprintf+0x1ee>
    71b6:	83 e0       	ldi	r24, 0x03	; 3
    71b8:	8f 15       	cp	r24, r15
    71ba:	58 f4       	brcc	.+22     	; 0x71d2 <vfprintf+0x208>
    71bc:	f8 1a       	sub	r15, r24
    71be:	e3 fc       	sbrc	r14, 3
    71c0:	09 c0       	rjmp	.+18     	; 0x71d4 <vfprintf+0x20a>
    71c2:	80 e2       	ldi	r24, 0x20	; 32
    71c4:	90 e0       	ldi	r25, 0x00	; 0
    71c6:	b6 01       	movw	r22, r12
    71c8:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    71cc:	fa 94       	dec	r15
    71ce:	c9 f7       	brne	.-14     	; 0x71c2 <vfprintf+0x1f8>
    71d0:	01 c0       	rjmp	.+2      	; 0x71d4 <vfprintf+0x20a>
    71d2:	ff 24       	eor	r15, r15
    71d4:	00 23       	and	r16, r16
    71d6:	29 f0       	breq	.+10     	; 0x71e2 <vfprintf+0x218>
    71d8:	80 2f       	mov	r24, r16
    71da:	90 e0       	ldi	r25, 0x00	; 0
    71dc:	b6 01       	movw	r22, r12
    71de:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    71e2:	88 89       	ldd	r24, Y+16	; 0x10
    71e4:	83 fd       	sbrc	r24, 3
    71e6:	03 c0       	rjmp	.+6      	; 0x71ee <vfprintf+0x224>
    71e8:	09 ea       	ldi	r16, 0xA9	; 169
    71ea:	18 e0       	ldi	r17, 0x08	; 8
    71ec:	0e c0       	rjmp	.+28     	; 0x720a <vfprintf+0x240>
    71ee:	05 ea       	ldi	r16, 0xA5	; 165
    71f0:	18 e0       	ldi	r17, 0x08	; 8
    71f2:	0b c0       	rjmp	.+22     	; 0x720a <vfprintf+0x240>
    71f4:	a1 14       	cp	r10, r1
    71f6:	b1 04       	cpc	r11, r1
    71f8:	09 f0       	breq	.+2      	; 0x71fc <vfprintf+0x232>
    71fa:	80 52       	subi	r24, 0x20	; 32
    71fc:	90 e0       	ldi	r25, 0x00	; 0
    71fe:	b6 01       	movw	r22, r12
    7200:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    7204:	0f 5f       	subi	r16, 0xFF	; 255
    7206:	1f 4f       	sbci	r17, 0xFF	; 255
    7208:	05 c0       	rjmp	.+10     	; 0x7214 <vfprintf+0x24a>
    720a:	ae 2c       	mov	r10, r14
    720c:	bb 24       	eor	r11, r11
    720e:	90 e1       	ldi	r25, 0x10	; 16
    7210:	a9 22       	and	r10, r25
    7212:	bb 24       	eor	r11, r11
    7214:	f8 01       	movw	r30, r16
    7216:	84 91       	lpm	r24, Z+
    7218:	88 23       	and	r24, r24
    721a:	61 f7       	brne	.-40     	; 0x71f4 <vfprintf+0x22a>
    721c:	62 c2       	rjmp	.+1220   	; 0x76e2 <vfprintf+0x718>
    721e:	e7 fe       	sbrs	r14, 7
    7220:	0e c0       	rjmp	.+28     	; 0x723e <vfprintf+0x274>
    7222:	9a 0c       	add	r9, r10
    7224:	f8 89       	ldd	r31, Y+16	; 0x10
    7226:	f4 ff       	sbrs	r31, 4
    7228:	04 c0       	rjmp	.+8      	; 0x7232 <vfprintf+0x268>
    722a:	8a 81       	ldd	r24, Y+2	; 0x02
    722c:	81 33       	cpi	r24, 0x31	; 49
    722e:	09 f4       	brne	.+2      	; 0x7232 <vfprintf+0x268>
    7230:	9a 94       	dec	r9
    7232:	19 14       	cp	r1, r9
    7234:	54 f5       	brge	.+84     	; 0x728a <vfprintf+0x2c0>
    7236:	29 2d       	mov	r18, r9
    7238:	29 30       	cpi	r18, 0x09	; 9
    723a:	50 f5       	brcc	.+84     	; 0x7290 <vfprintf+0x2c6>
    723c:	2d c0       	rjmp	.+90     	; 0x7298 <vfprintf+0x2ce>
    723e:	e6 fc       	sbrc	r14, 6
    7240:	2b c0       	rjmp	.+86     	; 0x7298 <vfprintf+0x2ce>
    7242:	81 2f       	mov	r24, r17
    7244:	90 e0       	ldi	r25, 0x00	; 0
    7246:	8a 15       	cp	r24, r10
    7248:	9b 05       	cpc	r25, r11
    724a:	4c f0       	brlt	.+18     	; 0x725e <vfprintf+0x294>
    724c:	3c ef       	ldi	r19, 0xFC	; 252
    724e:	a3 16       	cp	r10, r19
    7250:	3f ef       	ldi	r19, 0xFF	; 255
    7252:	b3 06       	cpc	r11, r19
    7254:	24 f0       	brlt	.+8      	; 0x725e <vfprintf+0x294>
    7256:	80 e8       	ldi	r24, 0x80	; 128
    7258:	e8 2a       	or	r14, r24
    725a:	01 c0       	rjmp	.+2      	; 0x725e <vfprintf+0x294>
    725c:	11 50       	subi	r17, 0x01	; 1
    725e:	11 23       	and	r17, r17
    7260:	49 f0       	breq	.+18     	; 0x7274 <vfprintf+0x2aa>
    7262:	e2 e0       	ldi	r30, 0x02	; 2
    7264:	f0 e0       	ldi	r31, 0x00	; 0
    7266:	ec 0f       	add	r30, r28
    7268:	fd 1f       	adc	r31, r29
    726a:	e1 0f       	add	r30, r17
    726c:	f1 1d       	adc	r31, r1
    726e:	80 81       	ld	r24, Z
    7270:	80 33       	cpi	r24, 0x30	; 48
    7272:	a1 f3       	breq	.-24     	; 0x725c <vfprintf+0x292>
    7274:	e7 fe       	sbrs	r14, 7
    7276:	10 c0       	rjmp	.+32     	; 0x7298 <vfprintf+0x2ce>
    7278:	91 2e       	mov	r9, r17
    727a:	93 94       	inc	r9
    727c:	81 2f       	mov	r24, r17
    727e:	90 e0       	ldi	r25, 0x00	; 0
    7280:	a8 16       	cp	r10, r24
    7282:	b9 06       	cpc	r11, r25
    7284:	44 f4       	brge	.+16     	; 0x7296 <vfprintf+0x2cc>
    7286:	1a 19       	sub	r17, r10
    7288:	07 c0       	rjmp	.+14     	; 0x7298 <vfprintf+0x2ce>
    728a:	99 24       	eor	r9, r9
    728c:	93 94       	inc	r9
    728e:	04 c0       	rjmp	.+8      	; 0x7298 <vfprintf+0x2ce>
    7290:	98 e0       	ldi	r25, 0x08	; 8
    7292:	99 2e       	mov	r9, r25
    7294:	01 c0       	rjmp	.+2      	; 0x7298 <vfprintf+0x2ce>
    7296:	10 e0       	ldi	r17, 0x00	; 0
    7298:	e7 fe       	sbrs	r14, 7
    729a:	07 c0       	rjmp	.+14     	; 0x72aa <vfprintf+0x2e0>
    729c:	1a 14       	cp	r1, r10
    729e:	1b 04       	cpc	r1, r11
    72a0:	3c f4       	brge	.+14     	; 0x72b0 <vfprintf+0x2e6>
    72a2:	95 01       	movw	r18, r10
    72a4:	2f 5f       	subi	r18, 0xFF	; 255
    72a6:	3f 4f       	sbci	r19, 0xFF	; 255
    72a8:	05 c0       	rjmp	.+10     	; 0x72b4 <vfprintf+0x2ea>
    72aa:	25 e0       	ldi	r18, 0x05	; 5
    72ac:	30 e0       	ldi	r19, 0x00	; 0
    72ae:	02 c0       	rjmp	.+4      	; 0x72b4 <vfprintf+0x2ea>
    72b0:	21 e0       	ldi	r18, 0x01	; 1
    72b2:	30 e0       	ldi	r19, 0x00	; 0
    72b4:	00 23       	and	r16, r16
    72b6:	11 f0       	breq	.+4      	; 0x72bc <vfprintf+0x2f2>
    72b8:	2f 5f       	subi	r18, 0xFF	; 255
    72ba:	3f 4f       	sbci	r19, 0xFF	; 255
    72bc:	11 23       	and	r17, r17
    72be:	29 f0       	breq	.+10     	; 0x72ca <vfprintf+0x300>
    72c0:	81 2f       	mov	r24, r17
    72c2:	90 e0       	ldi	r25, 0x00	; 0
    72c4:	01 96       	adiw	r24, 0x01	; 1
    72c6:	28 0f       	add	r18, r24
    72c8:	39 1f       	adc	r19, r25
    72ca:	8f 2d       	mov	r24, r15
    72cc:	90 e0       	ldi	r25, 0x00	; 0
    72ce:	28 17       	cp	r18, r24
    72d0:	39 07       	cpc	r19, r25
    72d2:	14 f4       	brge	.+4      	; 0x72d8 <vfprintf+0x30e>
    72d4:	f2 1a       	sub	r15, r18
    72d6:	01 c0       	rjmp	.+2      	; 0x72da <vfprintf+0x310>
    72d8:	ff 24       	eor	r15, r15
    72da:	4e 2c       	mov	r4, r14
    72dc:	55 24       	eor	r5, r5
    72de:	c2 01       	movw	r24, r4
    72e0:	89 70       	andi	r24, 0x09	; 9
    72e2:	90 70       	andi	r25, 0x00	; 0
    72e4:	00 97       	sbiw	r24, 0x00	; 0
    72e6:	49 f4       	brne	.+18     	; 0x72fa <vfprintf+0x330>
    72e8:	06 c0       	rjmp	.+12     	; 0x72f6 <vfprintf+0x32c>
    72ea:	80 e2       	ldi	r24, 0x20	; 32
    72ec:	90 e0       	ldi	r25, 0x00	; 0
    72ee:	b6 01       	movw	r22, r12
    72f0:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    72f4:	fa 94       	dec	r15
    72f6:	ff 20       	and	r15, r15
    72f8:	c1 f7       	brne	.-16     	; 0x72ea <vfprintf+0x320>
    72fa:	00 23       	and	r16, r16
    72fc:	29 f0       	breq	.+10     	; 0x7308 <vfprintf+0x33e>
    72fe:	80 2f       	mov	r24, r16
    7300:	90 e0       	ldi	r25, 0x00	; 0
    7302:	b6 01       	movw	r22, r12
    7304:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    7308:	43 fc       	sbrc	r4, 3
    730a:	09 c0       	rjmp	.+18     	; 0x731e <vfprintf+0x354>
    730c:	06 c0       	rjmp	.+12     	; 0x731a <vfprintf+0x350>
    730e:	80 e3       	ldi	r24, 0x30	; 48
    7310:	90 e0       	ldi	r25, 0x00	; 0
    7312:	b6 01       	movw	r22, r12
    7314:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    7318:	fa 94       	dec	r15
    731a:	ff 20       	and	r15, r15
    731c:	c1 f7       	brne	.-16     	; 0x730e <vfprintf+0x344>
    731e:	e7 fe       	sbrs	r14, 7
    7320:	46 c0       	rjmp	.+140    	; 0x73ae <vfprintf+0x3e4>
    7322:	35 01       	movw	r6, r10
    7324:	b7 fe       	sbrs	r11, 7
    7326:	02 c0       	rjmp	.+4      	; 0x732c <vfprintf+0x362>
    7328:	66 24       	eor	r6, r6
    732a:	77 24       	eor	r7, r7
    732c:	25 01       	movw	r4, r10
    732e:	08 94       	sec
    7330:	41 1c       	adc	r4, r1
    7332:	51 1c       	adc	r5, r1
    7334:	46 18       	sub	r4, r6
    7336:	57 08       	sbc	r5, r7
    7338:	42 0c       	add	r4, r2
    733a:	53 1c       	adc	r5, r3
    733c:	f5 01       	movw	r30, r10
    733e:	e9 19       	sub	r30, r9
    7340:	f1 09       	sbc	r31, r1
    7342:	4f 01       	movw	r8, r30
    7344:	81 2f       	mov	r24, r17
    7346:	90 e0       	ldi	r25, 0x00	; 0
    7348:	00 27       	eor	r16, r16
    734a:	11 27       	eor	r17, r17
    734c:	08 1b       	sub	r16, r24
    734e:	19 0b       	sbc	r17, r25
    7350:	ff ef       	ldi	r31, 0xFF	; 255
    7352:	6f 16       	cp	r6, r31
    7354:	ff ef       	ldi	r31, 0xFF	; 255
    7356:	7f 06       	cpc	r7, r31
    7358:	29 f4       	brne	.+10     	; 0x7364 <vfprintf+0x39a>
    735a:	8e e2       	ldi	r24, 0x2E	; 46
    735c:	90 e0       	ldi	r25, 0x00	; 0
    735e:	b6 01       	movw	r22, r12
    7360:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    7364:	a6 14       	cp	r10, r6
    7366:	b7 04       	cpc	r11, r7
    7368:	34 f0       	brlt	.+12     	; 0x7376 <vfprintf+0x3ac>
    736a:	86 14       	cp	r8, r6
    736c:	97 04       	cpc	r9, r7
    736e:	1c f4       	brge	.+6      	; 0x7376 <vfprintf+0x3ac>
    7370:	f2 01       	movw	r30, r4
    7372:	80 81       	ld	r24, Z
    7374:	01 c0       	rjmp	.+2      	; 0x7378 <vfprintf+0x3ae>
    7376:	80 e3       	ldi	r24, 0x30	; 48
    7378:	08 94       	sec
    737a:	61 08       	sbc	r6, r1
    737c:	71 08       	sbc	r7, r1
    737e:	08 94       	sec
    7380:	41 1c       	adc	r4, r1
    7382:	51 1c       	adc	r5, r1
    7384:	60 16       	cp	r6, r16
    7386:	71 06       	cpc	r7, r17
    7388:	2c f0       	brlt	.+10     	; 0x7394 <vfprintf+0x3ca>
    738a:	90 e0       	ldi	r25, 0x00	; 0
    738c:	b6 01       	movw	r22, r12
    738e:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    7392:	de cf       	rjmp	.-68     	; 0x7350 <vfprintf+0x386>
    7394:	6a 14       	cp	r6, r10
    7396:	7b 04       	cpc	r7, r11
    7398:	41 f4       	brne	.+16     	; 0x73aa <vfprintf+0x3e0>
    739a:	9a 81       	ldd	r25, Y+2	; 0x02
    739c:	96 33       	cpi	r25, 0x36	; 54
    739e:	20 f4       	brcc	.+8      	; 0x73a8 <vfprintf+0x3de>
    73a0:	95 33       	cpi	r25, 0x35	; 53
    73a2:	19 f4       	brne	.+6      	; 0x73aa <vfprintf+0x3e0>
    73a4:	f8 89       	ldd	r31, Y+16	; 0x10
    73a6:	f4 ff       	sbrs	r31, 4
    73a8:	81 e3       	ldi	r24, 0x31	; 49
    73aa:	90 e0       	ldi	r25, 0x00	; 0
    73ac:	49 c0       	rjmp	.+146    	; 0x7440 <vfprintf+0x476>
    73ae:	8a 81       	ldd	r24, Y+2	; 0x02
    73b0:	81 33       	cpi	r24, 0x31	; 49
    73b2:	11 f0       	breq	.+4      	; 0x73b8 <vfprintf+0x3ee>
    73b4:	2f ee       	ldi	r18, 0xEF	; 239
    73b6:	62 22       	and	r6, r18
    73b8:	90 e0       	ldi	r25, 0x00	; 0
    73ba:	b6 01       	movw	r22, r12
    73bc:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    73c0:	11 23       	and	r17, r17
    73c2:	89 f0       	breq	.+34     	; 0x73e6 <vfprintf+0x41c>
    73c4:	8e e2       	ldi	r24, 0x2E	; 46
    73c6:	90 e0       	ldi	r25, 0x00	; 0
    73c8:	b6 01       	movw	r22, r12
    73ca:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    73ce:	02 e0       	ldi	r16, 0x02	; 2
    73d0:	f1 01       	movw	r30, r2
    73d2:	e0 0f       	add	r30, r16
    73d4:	f1 1d       	adc	r31, r1
    73d6:	0f 5f       	subi	r16, 0xFF	; 255
    73d8:	80 81       	ld	r24, Z
    73da:	90 e0       	ldi	r25, 0x00	; 0
    73dc:	b6 01       	movw	r22, r12
    73de:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    73e2:	11 50       	subi	r17, 0x01	; 1
    73e4:	a9 f7       	brne	.-22     	; 0x73d0 <vfprintf+0x406>
    73e6:	44 fe       	sbrs	r4, 4
    73e8:	03 c0       	rjmp	.+6      	; 0x73f0 <vfprintf+0x426>
    73ea:	85 e4       	ldi	r24, 0x45	; 69
    73ec:	90 e0       	ldi	r25, 0x00	; 0
    73ee:	02 c0       	rjmp	.+4      	; 0x73f4 <vfprintf+0x42a>
    73f0:	85 e6       	ldi	r24, 0x65	; 101
    73f2:	90 e0       	ldi	r25, 0x00	; 0
    73f4:	b6 01       	movw	r22, r12
    73f6:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    73fa:	b7 fc       	sbrc	r11, 7
    73fc:	05 c0       	rjmp	.+10     	; 0x7408 <vfprintf+0x43e>
    73fe:	a1 14       	cp	r10, r1
    7400:	b1 04       	cpc	r11, r1
    7402:	41 f4       	brne	.+16     	; 0x7414 <vfprintf+0x44a>
    7404:	64 fe       	sbrs	r6, 4
    7406:	06 c0       	rjmp	.+12     	; 0x7414 <vfprintf+0x44a>
    7408:	b0 94       	com	r11
    740a:	a1 94       	neg	r10
    740c:	b1 08       	sbc	r11, r1
    740e:	b3 94       	inc	r11
    7410:	8d e2       	ldi	r24, 0x2D	; 45
    7412:	01 c0       	rjmp	.+2      	; 0x7416 <vfprintf+0x44c>
    7414:	8b e2       	ldi	r24, 0x2B	; 43
    7416:	90 e0       	ldi	r25, 0x00	; 0
    7418:	b6 01       	movw	r22, r12
    741a:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    741e:	80 e3       	ldi	r24, 0x30	; 48
    7420:	05 c0       	rjmp	.+10     	; 0x742c <vfprintf+0x462>
    7422:	8f 5f       	subi	r24, 0xFF	; 255
    7424:	e6 ef       	ldi	r30, 0xF6	; 246
    7426:	ff ef       	ldi	r31, 0xFF	; 255
    7428:	ae 0e       	add	r10, r30
    742a:	bf 1e       	adc	r11, r31
    742c:	fa e0       	ldi	r31, 0x0A	; 10
    742e:	af 16       	cp	r10, r31
    7430:	b1 04       	cpc	r11, r1
    7432:	bc f7       	brge	.-18     	; 0x7422 <vfprintf+0x458>
    7434:	90 e0       	ldi	r25, 0x00	; 0
    7436:	b6 01       	movw	r22, r12
    7438:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    743c:	c5 01       	movw	r24, r10
    743e:	c0 96       	adiw	r24, 0x30	; 48
    7440:	b6 01       	movw	r22, r12
    7442:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    7446:	4d c1       	rjmp	.+666    	; 0x76e2 <vfprintf+0x718>
    7448:	83 36       	cpi	r24, 0x63	; 99
    744a:	31 f0       	breq	.+12     	; 0x7458 <vfprintf+0x48e>
    744c:	83 37       	cpi	r24, 0x73	; 115
    744e:	89 f0       	breq	.+34     	; 0x7472 <vfprintf+0x4a8>
    7450:	83 35       	cpi	r24, 0x53	; 83
    7452:	09 f0       	breq	.+2      	; 0x7456 <vfprintf+0x48c>
    7454:	59 c0       	rjmp	.+178    	; 0x7508 <vfprintf+0x53e>
    7456:	22 c0       	rjmp	.+68     	; 0x749c <vfprintf+0x4d2>
    7458:	9a 01       	movw	r18, r20
    745a:	2e 5f       	subi	r18, 0xFE	; 254
    745c:	3f 4f       	sbci	r19, 0xFF	; 255
    745e:	3d 87       	std	Y+13, r19	; 0x0d
    7460:	2c 87       	std	Y+12, r18	; 0x0c
    7462:	fa 01       	movw	r30, r20
    7464:	80 81       	ld	r24, Z
    7466:	89 83       	std	Y+1, r24	; 0x01
    7468:	31 01       	movw	r6, r2
    746a:	81 e0       	ldi	r24, 0x01	; 1
    746c:	a8 2e       	mov	r10, r24
    746e:	b1 2c       	mov	r11, r1
    7470:	13 c0       	rjmp	.+38     	; 0x7498 <vfprintf+0x4ce>
    7472:	9a 01       	movw	r18, r20
    7474:	2e 5f       	subi	r18, 0xFE	; 254
    7476:	3f 4f       	sbci	r19, 0xFF	; 255
    7478:	3d 87       	std	Y+13, r19	; 0x0d
    747a:	2c 87       	std	Y+12, r18	; 0x0c
    747c:	fa 01       	movw	r30, r20
    747e:	60 80       	ld	r6, Z
    7480:	71 80       	ldd	r7, Z+1	; 0x01
    7482:	06 ff       	sbrs	r16, 6
    7484:	03 c0       	rjmp	.+6      	; 0x748c <vfprintf+0x4c2>
    7486:	61 2f       	mov	r22, r17
    7488:	70 e0       	ldi	r23, 0x00	; 0
    748a:	02 c0       	rjmp	.+4      	; 0x7490 <vfprintf+0x4c6>
    748c:	6f ef       	ldi	r22, 0xFF	; 255
    748e:	7f ef       	ldi	r23, 0xFF	; 255
    7490:	c3 01       	movw	r24, r6
    7492:	0e 94 7a 40 	call	0x80f4	; 0x80f4 <strnlen>
    7496:	5c 01       	movw	r10, r24
    7498:	0f 77       	andi	r16, 0x7F	; 127
    749a:	14 c0       	rjmp	.+40     	; 0x74c4 <vfprintf+0x4fa>
    749c:	9a 01       	movw	r18, r20
    749e:	2e 5f       	subi	r18, 0xFE	; 254
    74a0:	3f 4f       	sbci	r19, 0xFF	; 255
    74a2:	3d 87       	std	Y+13, r19	; 0x0d
    74a4:	2c 87       	std	Y+12, r18	; 0x0c
    74a6:	fa 01       	movw	r30, r20
    74a8:	60 80       	ld	r6, Z
    74aa:	71 80       	ldd	r7, Z+1	; 0x01
    74ac:	06 ff       	sbrs	r16, 6
    74ae:	03 c0       	rjmp	.+6      	; 0x74b6 <vfprintf+0x4ec>
    74b0:	61 2f       	mov	r22, r17
    74b2:	70 e0       	ldi	r23, 0x00	; 0
    74b4:	02 c0       	rjmp	.+4      	; 0x74ba <vfprintf+0x4f0>
    74b6:	6f ef       	ldi	r22, 0xFF	; 255
    74b8:	7f ef       	ldi	r23, 0xFF	; 255
    74ba:	c3 01       	movw	r24, r6
    74bc:	0e 94 6f 40 	call	0x80de	; 0x80de <strnlen_P>
    74c0:	5c 01       	movw	r10, r24
    74c2:	00 68       	ori	r16, 0x80	; 128
    74c4:	03 fd       	sbrc	r16, 3
    74c6:	1c c0       	rjmp	.+56     	; 0x7500 <vfprintf+0x536>
    74c8:	06 c0       	rjmp	.+12     	; 0x74d6 <vfprintf+0x50c>
    74ca:	80 e2       	ldi	r24, 0x20	; 32
    74cc:	90 e0       	ldi	r25, 0x00	; 0
    74ce:	b6 01       	movw	r22, r12
    74d0:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    74d4:	fa 94       	dec	r15
    74d6:	8f 2d       	mov	r24, r15
    74d8:	90 e0       	ldi	r25, 0x00	; 0
    74da:	a8 16       	cp	r10, r24
    74dc:	b9 06       	cpc	r11, r25
    74de:	a8 f3       	brcs	.-22     	; 0x74ca <vfprintf+0x500>
    74e0:	0f c0       	rjmp	.+30     	; 0x7500 <vfprintf+0x536>
    74e2:	f3 01       	movw	r30, r6
    74e4:	07 fd       	sbrc	r16, 7
    74e6:	85 91       	lpm	r24, Z+
    74e8:	07 ff       	sbrs	r16, 7
    74ea:	81 91       	ld	r24, Z+
    74ec:	3f 01       	movw	r6, r30
    74ee:	90 e0       	ldi	r25, 0x00	; 0
    74f0:	b6 01       	movw	r22, r12
    74f2:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    74f6:	f1 10       	cpse	r15, r1
    74f8:	fa 94       	dec	r15
    74fa:	08 94       	sec
    74fc:	a1 08       	sbc	r10, r1
    74fe:	b1 08       	sbc	r11, r1
    7500:	a1 14       	cp	r10, r1
    7502:	b1 04       	cpc	r11, r1
    7504:	71 f7       	brne	.-36     	; 0x74e2 <vfprintf+0x518>
    7506:	ed c0       	rjmp	.+474    	; 0x76e2 <vfprintf+0x718>
    7508:	84 36       	cpi	r24, 0x64	; 100
    750a:	11 f0       	breq	.+4      	; 0x7510 <vfprintf+0x546>
    750c:	89 36       	cpi	r24, 0x69	; 105
    750e:	61 f5       	brne	.+88     	; 0x7568 <vfprintf+0x59e>
    7510:	07 ff       	sbrs	r16, 7
    7512:	0b c0       	rjmp	.+22     	; 0x752a <vfprintf+0x560>
    7514:	9a 01       	movw	r18, r20
    7516:	2c 5f       	subi	r18, 0xFC	; 252
    7518:	3f 4f       	sbci	r19, 0xFF	; 255
    751a:	3d 87       	std	Y+13, r19	; 0x0d
    751c:	2c 87       	std	Y+12, r18	; 0x0c
    751e:	fa 01       	movw	r30, r20
    7520:	60 81       	ld	r22, Z
    7522:	71 81       	ldd	r23, Z+1	; 0x01
    7524:	82 81       	ldd	r24, Z+2	; 0x02
    7526:	93 81       	ldd	r25, Z+3	; 0x03
    7528:	0c c0       	rjmp	.+24     	; 0x7542 <vfprintf+0x578>
    752a:	9a 01       	movw	r18, r20
    752c:	2e 5f       	subi	r18, 0xFE	; 254
    752e:	3f 4f       	sbci	r19, 0xFF	; 255
    7530:	3d 87       	std	Y+13, r19	; 0x0d
    7532:	2c 87       	std	Y+12, r18	; 0x0c
    7534:	fa 01       	movw	r30, r20
    7536:	60 81       	ld	r22, Z
    7538:	71 81       	ldd	r23, Z+1	; 0x01
    753a:	88 27       	eor	r24, r24
    753c:	77 fd       	sbrc	r23, 7
    753e:	80 95       	com	r24
    7540:	98 2f       	mov	r25, r24
    7542:	0f 76       	andi	r16, 0x6F	; 111
    7544:	97 ff       	sbrs	r25, 7
    7546:	08 c0       	rjmp	.+16     	; 0x7558 <vfprintf+0x58e>
    7548:	90 95       	com	r25
    754a:	80 95       	com	r24
    754c:	70 95       	com	r23
    754e:	61 95       	neg	r22
    7550:	7f 4f       	sbci	r23, 0xFF	; 255
    7552:	8f 4f       	sbci	r24, 0xFF	; 255
    7554:	9f 4f       	sbci	r25, 0xFF	; 255
    7556:	00 68       	ori	r16, 0x80	; 128
    7558:	a1 01       	movw	r20, r2
    755a:	2a e0       	ldi	r18, 0x0A	; 10
    755c:	30 e0       	ldi	r19, 0x00	; 0
    755e:	0e 94 be 41 	call	0x837c	; 0x837c <__ultoa_invert>
    7562:	98 2e       	mov	r9, r24
    7564:	92 18       	sub	r9, r2
    7566:	41 c0       	rjmp	.+130    	; 0x75ea <vfprintf+0x620>
    7568:	85 37       	cpi	r24, 0x75	; 117
    756a:	21 f4       	brne	.+8      	; 0x7574 <vfprintf+0x5aa>
    756c:	0f 7e       	andi	r16, 0xEF	; 239
    756e:	2a e0       	ldi	r18, 0x0A	; 10
    7570:	30 e0       	ldi	r19, 0x00	; 0
    7572:	20 c0       	rjmp	.+64     	; 0x75b4 <vfprintf+0x5ea>
    7574:	09 7f       	andi	r16, 0xF9	; 249
    7576:	8f 36       	cpi	r24, 0x6F	; 111
    7578:	a9 f0       	breq	.+42     	; 0x75a4 <vfprintf+0x5da>
    757a:	80 37       	cpi	r24, 0x70	; 112
    757c:	20 f4       	brcc	.+8      	; 0x7586 <vfprintf+0x5bc>
    757e:	88 35       	cpi	r24, 0x58	; 88
    7580:	09 f0       	breq	.+2      	; 0x7584 <vfprintf+0x5ba>
    7582:	b2 c0       	rjmp	.+356    	; 0x76e8 <vfprintf+0x71e>
    7584:	0b c0       	rjmp	.+22     	; 0x759c <vfprintf+0x5d2>
    7586:	80 37       	cpi	r24, 0x70	; 112
    7588:	21 f0       	breq	.+8      	; 0x7592 <vfprintf+0x5c8>
    758a:	88 37       	cpi	r24, 0x78	; 120
    758c:	09 f0       	breq	.+2      	; 0x7590 <vfprintf+0x5c6>
    758e:	ac c0       	rjmp	.+344    	; 0x76e8 <vfprintf+0x71e>
    7590:	01 c0       	rjmp	.+2      	; 0x7594 <vfprintf+0x5ca>
    7592:	00 61       	ori	r16, 0x10	; 16
    7594:	04 ff       	sbrs	r16, 4
    7596:	09 c0       	rjmp	.+18     	; 0x75aa <vfprintf+0x5e0>
    7598:	04 60       	ori	r16, 0x04	; 4
    759a:	07 c0       	rjmp	.+14     	; 0x75aa <vfprintf+0x5e0>
    759c:	04 ff       	sbrs	r16, 4
    759e:	08 c0       	rjmp	.+16     	; 0x75b0 <vfprintf+0x5e6>
    75a0:	06 60       	ori	r16, 0x06	; 6
    75a2:	06 c0       	rjmp	.+12     	; 0x75b0 <vfprintf+0x5e6>
    75a4:	28 e0       	ldi	r18, 0x08	; 8
    75a6:	30 e0       	ldi	r19, 0x00	; 0
    75a8:	05 c0       	rjmp	.+10     	; 0x75b4 <vfprintf+0x5ea>
    75aa:	20 e1       	ldi	r18, 0x10	; 16
    75ac:	30 e0       	ldi	r19, 0x00	; 0
    75ae:	02 c0       	rjmp	.+4      	; 0x75b4 <vfprintf+0x5ea>
    75b0:	20 e1       	ldi	r18, 0x10	; 16
    75b2:	32 e0       	ldi	r19, 0x02	; 2
    75b4:	07 ff       	sbrs	r16, 7
    75b6:	0a c0       	rjmp	.+20     	; 0x75cc <vfprintf+0x602>
    75b8:	ca 01       	movw	r24, r20
    75ba:	04 96       	adiw	r24, 0x04	; 4
    75bc:	9d 87       	std	Y+13, r25	; 0x0d
    75be:	8c 87       	std	Y+12, r24	; 0x0c
    75c0:	fa 01       	movw	r30, r20
    75c2:	60 81       	ld	r22, Z
    75c4:	71 81       	ldd	r23, Z+1	; 0x01
    75c6:	82 81       	ldd	r24, Z+2	; 0x02
    75c8:	93 81       	ldd	r25, Z+3	; 0x03
    75ca:	09 c0       	rjmp	.+18     	; 0x75de <vfprintf+0x614>
    75cc:	ca 01       	movw	r24, r20
    75ce:	02 96       	adiw	r24, 0x02	; 2
    75d0:	9d 87       	std	Y+13, r25	; 0x0d
    75d2:	8c 87       	std	Y+12, r24	; 0x0c
    75d4:	fa 01       	movw	r30, r20
    75d6:	60 81       	ld	r22, Z
    75d8:	71 81       	ldd	r23, Z+1	; 0x01
    75da:	80 e0       	ldi	r24, 0x00	; 0
    75dc:	90 e0       	ldi	r25, 0x00	; 0
    75de:	a1 01       	movw	r20, r2
    75e0:	0e 94 be 41 	call	0x837c	; 0x837c <__ultoa_invert>
    75e4:	98 2e       	mov	r9, r24
    75e6:	92 18       	sub	r9, r2
    75e8:	0f 77       	andi	r16, 0x7F	; 127
    75ea:	06 ff       	sbrs	r16, 6
    75ec:	09 c0       	rjmp	.+18     	; 0x7600 <vfprintf+0x636>
    75ee:	0e 7f       	andi	r16, 0xFE	; 254
    75f0:	91 16       	cp	r9, r17
    75f2:	30 f4       	brcc	.+12     	; 0x7600 <vfprintf+0x636>
    75f4:	04 ff       	sbrs	r16, 4
    75f6:	06 c0       	rjmp	.+12     	; 0x7604 <vfprintf+0x63a>
    75f8:	02 fd       	sbrc	r16, 2
    75fa:	04 c0       	rjmp	.+8      	; 0x7604 <vfprintf+0x63a>
    75fc:	0f 7e       	andi	r16, 0xEF	; 239
    75fe:	02 c0       	rjmp	.+4      	; 0x7604 <vfprintf+0x63a>
    7600:	e9 2c       	mov	r14, r9
    7602:	01 c0       	rjmp	.+2      	; 0x7606 <vfprintf+0x63c>
    7604:	e1 2e       	mov	r14, r17
    7606:	80 2f       	mov	r24, r16
    7608:	90 e0       	ldi	r25, 0x00	; 0
    760a:	04 ff       	sbrs	r16, 4
    760c:	0c c0       	rjmp	.+24     	; 0x7626 <vfprintf+0x65c>
    760e:	fe 01       	movw	r30, r28
    7610:	e9 0d       	add	r30, r9
    7612:	f1 1d       	adc	r31, r1
    7614:	20 81       	ld	r18, Z
    7616:	20 33       	cpi	r18, 0x30	; 48
    7618:	11 f4       	brne	.+4      	; 0x761e <vfprintf+0x654>
    761a:	09 7e       	andi	r16, 0xE9	; 233
    761c:	09 c0       	rjmp	.+18     	; 0x7630 <vfprintf+0x666>
    761e:	e3 94       	inc	r14
    7620:	02 ff       	sbrs	r16, 2
    7622:	06 c0       	rjmp	.+12     	; 0x7630 <vfprintf+0x666>
    7624:	04 c0       	rjmp	.+8      	; 0x762e <vfprintf+0x664>
    7626:	86 78       	andi	r24, 0x86	; 134
    7628:	90 70       	andi	r25, 0x00	; 0
    762a:	00 97       	sbiw	r24, 0x00	; 0
    762c:	09 f0       	breq	.+2      	; 0x7630 <vfprintf+0x666>
    762e:	e3 94       	inc	r14
    7630:	a0 2e       	mov	r10, r16
    7632:	bb 24       	eor	r11, r11
    7634:	03 fd       	sbrc	r16, 3
    7636:	14 c0       	rjmp	.+40     	; 0x7660 <vfprintf+0x696>
    7638:	00 ff       	sbrs	r16, 0
    763a:	0f c0       	rjmp	.+30     	; 0x765a <vfprintf+0x690>
    763c:	ef 14       	cp	r14, r15
    763e:	28 f4       	brcc	.+10     	; 0x764a <vfprintf+0x680>
    7640:	19 2d       	mov	r17, r9
    7642:	1f 0d       	add	r17, r15
    7644:	1e 19       	sub	r17, r14
    7646:	ef 2c       	mov	r14, r15
    7648:	08 c0       	rjmp	.+16     	; 0x765a <vfprintf+0x690>
    764a:	19 2d       	mov	r17, r9
    764c:	06 c0       	rjmp	.+12     	; 0x765a <vfprintf+0x690>
    764e:	80 e2       	ldi	r24, 0x20	; 32
    7650:	90 e0       	ldi	r25, 0x00	; 0
    7652:	b6 01       	movw	r22, r12
    7654:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    7658:	e3 94       	inc	r14
    765a:	ef 14       	cp	r14, r15
    765c:	c0 f3       	brcs	.-16     	; 0x764e <vfprintf+0x684>
    765e:	04 c0       	rjmp	.+8      	; 0x7668 <vfprintf+0x69e>
    7660:	ef 14       	cp	r14, r15
    7662:	10 f4       	brcc	.+4      	; 0x7668 <vfprintf+0x69e>
    7664:	fe 18       	sub	r15, r14
    7666:	01 c0       	rjmp	.+2      	; 0x766a <vfprintf+0x6a0>
    7668:	ff 24       	eor	r15, r15
    766a:	a4 fe       	sbrs	r10, 4
    766c:	0f c0       	rjmp	.+30     	; 0x768c <vfprintf+0x6c2>
    766e:	80 e3       	ldi	r24, 0x30	; 48
    7670:	90 e0       	ldi	r25, 0x00	; 0
    7672:	b6 01       	movw	r22, r12
    7674:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    7678:	a2 fe       	sbrs	r10, 2
    767a:	1f c0       	rjmp	.+62     	; 0x76ba <vfprintf+0x6f0>
    767c:	a1 fe       	sbrs	r10, 1
    767e:	03 c0       	rjmp	.+6      	; 0x7686 <vfprintf+0x6bc>
    7680:	88 e5       	ldi	r24, 0x58	; 88
    7682:	90 e0       	ldi	r25, 0x00	; 0
    7684:	10 c0       	rjmp	.+32     	; 0x76a6 <vfprintf+0x6dc>
    7686:	88 e7       	ldi	r24, 0x78	; 120
    7688:	90 e0       	ldi	r25, 0x00	; 0
    768a:	0d c0       	rjmp	.+26     	; 0x76a6 <vfprintf+0x6dc>
    768c:	c5 01       	movw	r24, r10
    768e:	86 78       	andi	r24, 0x86	; 134
    7690:	90 70       	andi	r25, 0x00	; 0
    7692:	00 97       	sbiw	r24, 0x00	; 0
    7694:	91 f0       	breq	.+36     	; 0x76ba <vfprintf+0x6f0>
    7696:	a1 fc       	sbrc	r10, 1
    7698:	02 c0       	rjmp	.+4      	; 0x769e <vfprintf+0x6d4>
    769a:	80 e2       	ldi	r24, 0x20	; 32
    769c:	01 c0       	rjmp	.+2      	; 0x76a0 <vfprintf+0x6d6>
    769e:	8b e2       	ldi	r24, 0x2B	; 43
    76a0:	07 fd       	sbrc	r16, 7
    76a2:	8d e2       	ldi	r24, 0x2D	; 45
    76a4:	90 e0       	ldi	r25, 0x00	; 0
    76a6:	b6 01       	movw	r22, r12
    76a8:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    76ac:	06 c0       	rjmp	.+12     	; 0x76ba <vfprintf+0x6f0>
    76ae:	80 e3       	ldi	r24, 0x30	; 48
    76b0:	90 e0       	ldi	r25, 0x00	; 0
    76b2:	b6 01       	movw	r22, r12
    76b4:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    76b8:	11 50       	subi	r17, 0x01	; 1
    76ba:	91 16       	cp	r9, r17
    76bc:	c0 f3       	brcs	.-16     	; 0x76ae <vfprintf+0x6e4>
    76be:	9a 94       	dec	r9
    76c0:	f1 01       	movw	r30, r2
    76c2:	e9 0d       	add	r30, r9
    76c4:	f1 1d       	adc	r31, r1
    76c6:	80 81       	ld	r24, Z
    76c8:	90 e0       	ldi	r25, 0x00	; 0
    76ca:	b6 01       	movw	r22, r12
    76cc:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    76d0:	99 20       	and	r9, r9
    76d2:	a9 f7       	brne	.-22     	; 0x76be <vfprintf+0x6f4>
    76d4:	06 c0       	rjmp	.+12     	; 0x76e2 <vfprintf+0x718>
    76d6:	80 e2       	ldi	r24, 0x20	; 32
    76d8:	90 e0       	ldi	r25, 0x00	; 0
    76da:	b6 01       	movw	r22, r12
    76dc:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    76e0:	fa 94       	dec	r15
    76e2:	ff 20       	and	r15, r15
    76e4:	c1 f7       	brne	.-16     	; 0x76d6 <vfprintf+0x70c>
    76e6:	95 cc       	rjmp	.-1750   	; 0x7012 <vfprintf+0x48>
    76e8:	f6 01       	movw	r30, r12
    76ea:	26 81       	ldd	r18, Z+6	; 0x06
    76ec:	37 81       	ldd	r19, Z+7	; 0x07
    76ee:	02 c0       	rjmp	.+4      	; 0x76f4 <vfprintf+0x72a>
    76f0:	2f ef       	ldi	r18, 0xFF	; 255
    76f2:	3f ef       	ldi	r19, 0xFF	; 255
    76f4:	c9 01       	movw	r24, r18
    76f6:	63 96       	adiw	r28, 0x13	; 19
    76f8:	0f b6       	in	r0, 0x3f	; 63
    76fa:	f8 94       	cli
    76fc:	de bf       	out	0x3e, r29	; 62
    76fe:	0f be       	out	0x3f, r0	; 63
    7700:	cd bf       	out	0x3d, r28	; 61
    7702:	cf 91       	pop	r28
    7704:	df 91       	pop	r29
    7706:	1f 91       	pop	r17
    7708:	0f 91       	pop	r16
    770a:	ff 90       	pop	r15
    770c:	ef 90       	pop	r14
    770e:	df 90       	pop	r13
    7710:	cf 90       	pop	r12
    7712:	bf 90       	pop	r11
    7714:	af 90       	pop	r10
    7716:	9f 90       	pop	r9
    7718:	8f 90       	pop	r8
    771a:	7f 90       	pop	r7
    771c:	6f 90       	pop	r6
    771e:	5f 90       	pop	r5
    7720:	4f 90       	pop	r4
    7722:	3f 90       	pop	r3
    7724:	2f 90       	pop	r2
    7726:	08 95       	ret

00007728 <__subsf3>:
    7728:	50 58       	subi	r21, 0x80	; 128

0000772a <__addsf3>:
    772a:	bb 27       	eor	r27, r27
    772c:	aa 27       	eor	r26, r26
    772e:	0e d0       	rcall	.+28     	; 0x774c <__addsf3x>
    7730:	48 c1       	rjmp	.+656    	; 0x79c2 <__fp_round>
    7732:	39 d1       	rcall	.+626    	; 0x79a6 <__fp_pscA>
    7734:	30 f0       	brcs	.+12     	; 0x7742 <__addsf3+0x18>
    7736:	3e d1       	rcall	.+636    	; 0x79b4 <__fp_pscB>
    7738:	20 f0       	brcs	.+8      	; 0x7742 <__addsf3+0x18>
    773a:	31 f4       	brne	.+12     	; 0x7748 <__addsf3+0x1e>
    773c:	9f 3f       	cpi	r25, 0xFF	; 255
    773e:	11 f4       	brne	.+4      	; 0x7744 <__addsf3+0x1a>
    7740:	1e f4       	brtc	.+6      	; 0x7748 <__addsf3+0x1e>
    7742:	2e c1       	rjmp	.+604    	; 0x79a0 <__fp_nan>
    7744:	0e f4       	brtc	.+2      	; 0x7748 <__addsf3+0x1e>
    7746:	e0 95       	com	r30
    7748:	e7 fb       	bst	r30, 7
    774a:	24 c1       	rjmp	.+584    	; 0x7994 <__fp_inf>

0000774c <__addsf3x>:
    774c:	e9 2f       	mov	r30, r25
    774e:	4a d1       	rcall	.+660    	; 0x79e4 <__fp_split3>
    7750:	80 f3       	brcs	.-32     	; 0x7732 <__addsf3+0x8>
    7752:	ba 17       	cp	r27, r26
    7754:	62 07       	cpc	r22, r18
    7756:	73 07       	cpc	r23, r19
    7758:	84 07       	cpc	r24, r20
    775a:	95 07       	cpc	r25, r21
    775c:	18 f0       	brcs	.+6      	; 0x7764 <__addsf3x+0x18>
    775e:	71 f4       	brne	.+28     	; 0x777c <__addsf3x+0x30>
    7760:	9e f5       	brtc	.+102    	; 0x77c8 <__addsf3x+0x7c>
    7762:	62 c1       	rjmp	.+708    	; 0x7a28 <__fp_zero>
    7764:	0e f4       	brtc	.+2      	; 0x7768 <__addsf3x+0x1c>
    7766:	e0 95       	com	r30
    7768:	0b 2e       	mov	r0, r27
    776a:	ba 2f       	mov	r27, r26
    776c:	a0 2d       	mov	r26, r0
    776e:	0b 01       	movw	r0, r22
    7770:	b9 01       	movw	r22, r18
    7772:	90 01       	movw	r18, r0
    7774:	0c 01       	movw	r0, r24
    7776:	ca 01       	movw	r24, r20
    7778:	a0 01       	movw	r20, r0
    777a:	11 24       	eor	r1, r1
    777c:	ff 27       	eor	r31, r31
    777e:	59 1b       	sub	r21, r25
    7780:	99 f0       	breq	.+38     	; 0x77a8 <__addsf3x+0x5c>
    7782:	59 3f       	cpi	r21, 0xF9	; 249
    7784:	50 f4       	brcc	.+20     	; 0x779a <__addsf3x+0x4e>
    7786:	50 3e       	cpi	r21, 0xE0	; 224
    7788:	68 f1       	brcs	.+90     	; 0x77e4 <__addsf3x+0x98>
    778a:	1a 16       	cp	r1, r26
    778c:	f0 40       	sbci	r31, 0x00	; 0
    778e:	a2 2f       	mov	r26, r18
    7790:	23 2f       	mov	r18, r19
    7792:	34 2f       	mov	r19, r20
    7794:	44 27       	eor	r20, r20
    7796:	58 5f       	subi	r21, 0xF8	; 248
    7798:	f3 cf       	rjmp	.-26     	; 0x7780 <__addsf3x+0x34>
    779a:	46 95       	lsr	r20
    779c:	37 95       	ror	r19
    779e:	27 95       	ror	r18
    77a0:	a7 95       	ror	r26
    77a2:	f0 40       	sbci	r31, 0x00	; 0
    77a4:	53 95       	inc	r21
    77a6:	c9 f7       	brne	.-14     	; 0x779a <__addsf3x+0x4e>
    77a8:	7e f4       	brtc	.+30     	; 0x77c8 <__addsf3x+0x7c>
    77aa:	1f 16       	cp	r1, r31
    77ac:	ba 0b       	sbc	r27, r26
    77ae:	62 0b       	sbc	r22, r18
    77b0:	73 0b       	sbc	r23, r19
    77b2:	84 0b       	sbc	r24, r20
    77b4:	ba f0       	brmi	.+46     	; 0x77e4 <__addsf3x+0x98>
    77b6:	91 50       	subi	r25, 0x01	; 1
    77b8:	a1 f0       	breq	.+40     	; 0x77e2 <__addsf3x+0x96>
    77ba:	ff 0f       	add	r31, r31
    77bc:	bb 1f       	adc	r27, r27
    77be:	66 1f       	adc	r22, r22
    77c0:	77 1f       	adc	r23, r23
    77c2:	88 1f       	adc	r24, r24
    77c4:	c2 f7       	brpl	.-16     	; 0x77b6 <__addsf3x+0x6a>
    77c6:	0e c0       	rjmp	.+28     	; 0x77e4 <__addsf3x+0x98>
    77c8:	ba 0f       	add	r27, r26
    77ca:	62 1f       	adc	r22, r18
    77cc:	73 1f       	adc	r23, r19
    77ce:	84 1f       	adc	r24, r20
    77d0:	48 f4       	brcc	.+18     	; 0x77e4 <__addsf3x+0x98>
    77d2:	87 95       	ror	r24
    77d4:	77 95       	ror	r23
    77d6:	67 95       	ror	r22
    77d8:	b7 95       	ror	r27
    77da:	f7 95       	ror	r31
    77dc:	9e 3f       	cpi	r25, 0xFE	; 254
    77de:	08 f0       	brcs	.+2      	; 0x77e2 <__addsf3x+0x96>
    77e0:	b3 cf       	rjmp	.-154    	; 0x7748 <__addsf3+0x1e>
    77e2:	93 95       	inc	r25
    77e4:	88 0f       	add	r24, r24
    77e6:	08 f0       	brcs	.+2      	; 0x77ea <__addsf3x+0x9e>
    77e8:	99 27       	eor	r25, r25
    77ea:	ee 0f       	add	r30, r30
    77ec:	97 95       	ror	r25
    77ee:	87 95       	ror	r24
    77f0:	08 95       	ret

000077f2 <__divsf3>:
    77f2:	0c d0       	rcall	.+24     	; 0x780c <__divsf3x>
    77f4:	e6 c0       	rjmp	.+460    	; 0x79c2 <__fp_round>
    77f6:	de d0       	rcall	.+444    	; 0x79b4 <__fp_pscB>
    77f8:	40 f0       	brcs	.+16     	; 0x780a <__divsf3+0x18>
    77fa:	d5 d0       	rcall	.+426    	; 0x79a6 <__fp_pscA>
    77fc:	30 f0       	brcs	.+12     	; 0x780a <__divsf3+0x18>
    77fe:	21 f4       	brne	.+8      	; 0x7808 <__divsf3+0x16>
    7800:	5f 3f       	cpi	r21, 0xFF	; 255
    7802:	19 f0       	breq	.+6      	; 0x780a <__divsf3+0x18>
    7804:	c7 c0       	rjmp	.+398    	; 0x7994 <__fp_inf>
    7806:	51 11       	cpse	r21, r1
    7808:	10 c1       	rjmp	.+544    	; 0x7a2a <__fp_szero>
    780a:	ca c0       	rjmp	.+404    	; 0x79a0 <__fp_nan>

0000780c <__divsf3x>:
    780c:	eb d0       	rcall	.+470    	; 0x79e4 <__fp_split3>
    780e:	98 f3       	brcs	.-26     	; 0x77f6 <__divsf3+0x4>

00007810 <__divsf3_pse>:
    7810:	99 23       	and	r25, r25
    7812:	c9 f3       	breq	.-14     	; 0x7806 <__divsf3+0x14>
    7814:	55 23       	and	r21, r21
    7816:	b1 f3       	breq	.-20     	; 0x7804 <__divsf3+0x12>
    7818:	95 1b       	sub	r25, r21
    781a:	55 0b       	sbc	r21, r21
    781c:	bb 27       	eor	r27, r27
    781e:	aa 27       	eor	r26, r26
    7820:	62 17       	cp	r22, r18
    7822:	73 07       	cpc	r23, r19
    7824:	84 07       	cpc	r24, r20
    7826:	38 f0       	brcs	.+14     	; 0x7836 <__divsf3_pse+0x26>
    7828:	9f 5f       	subi	r25, 0xFF	; 255
    782a:	5f 4f       	sbci	r21, 0xFF	; 255
    782c:	22 0f       	add	r18, r18
    782e:	33 1f       	adc	r19, r19
    7830:	44 1f       	adc	r20, r20
    7832:	aa 1f       	adc	r26, r26
    7834:	a9 f3       	breq	.-22     	; 0x7820 <__divsf3_pse+0x10>
    7836:	33 d0       	rcall	.+102    	; 0x789e <__divsf3_pse+0x8e>
    7838:	0e 2e       	mov	r0, r30
    783a:	3a f0       	brmi	.+14     	; 0x784a <__divsf3_pse+0x3a>
    783c:	e0 e8       	ldi	r30, 0x80	; 128
    783e:	30 d0       	rcall	.+96     	; 0x78a0 <__divsf3_pse+0x90>
    7840:	91 50       	subi	r25, 0x01	; 1
    7842:	50 40       	sbci	r21, 0x00	; 0
    7844:	e6 95       	lsr	r30
    7846:	00 1c       	adc	r0, r0
    7848:	ca f7       	brpl	.-14     	; 0x783c <__divsf3_pse+0x2c>
    784a:	29 d0       	rcall	.+82     	; 0x789e <__divsf3_pse+0x8e>
    784c:	fe 2f       	mov	r31, r30
    784e:	27 d0       	rcall	.+78     	; 0x789e <__divsf3_pse+0x8e>
    7850:	66 0f       	add	r22, r22
    7852:	77 1f       	adc	r23, r23
    7854:	88 1f       	adc	r24, r24
    7856:	bb 1f       	adc	r27, r27
    7858:	26 17       	cp	r18, r22
    785a:	37 07       	cpc	r19, r23
    785c:	48 07       	cpc	r20, r24
    785e:	ab 07       	cpc	r26, r27
    7860:	b0 e8       	ldi	r27, 0x80	; 128
    7862:	09 f0       	breq	.+2      	; 0x7866 <__divsf3_pse+0x56>
    7864:	bb 0b       	sbc	r27, r27
    7866:	80 2d       	mov	r24, r0
    7868:	bf 01       	movw	r22, r30
    786a:	ff 27       	eor	r31, r31
    786c:	93 58       	subi	r25, 0x83	; 131
    786e:	5f 4f       	sbci	r21, 0xFF	; 255
    7870:	2a f0       	brmi	.+10     	; 0x787c <__divsf3_pse+0x6c>
    7872:	9e 3f       	cpi	r25, 0xFE	; 254
    7874:	51 05       	cpc	r21, r1
    7876:	68 f0       	brcs	.+26     	; 0x7892 <__divsf3_pse+0x82>
    7878:	8d c0       	rjmp	.+282    	; 0x7994 <__fp_inf>
    787a:	d7 c0       	rjmp	.+430    	; 0x7a2a <__fp_szero>
    787c:	5f 3f       	cpi	r21, 0xFF	; 255
    787e:	ec f3       	brlt	.-6      	; 0x787a <__divsf3_pse+0x6a>
    7880:	98 3e       	cpi	r25, 0xE8	; 232
    7882:	dc f3       	brlt	.-10     	; 0x787a <__divsf3_pse+0x6a>
    7884:	86 95       	lsr	r24
    7886:	77 95       	ror	r23
    7888:	67 95       	ror	r22
    788a:	b7 95       	ror	r27
    788c:	f7 95       	ror	r31
    788e:	9f 5f       	subi	r25, 0xFF	; 255
    7890:	c9 f7       	brne	.-14     	; 0x7884 <__divsf3_pse+0x74>
    7892:	88 0f       	add	r24, r24
    7894:	91 1d       	adc	r25, r1
    7896:	96 95       	lsr	r25
    7898:	87 95       	ror	r24
    789a:	97 f9       	bld	r25, 7
    789c:	08 95       	ret
    789e:	e1 e0       	ldi	r30, 0x01	; 1
    78a0:	66 0f       	add	r22, r22
    78a2:	77 1f       	adc	r23, r23
    78a4:	88 1f       	adc	r24, r24
    78a6:	bb 1f       	adc	r27, r27
    78a8:	62 17       	cp	r22, r18
    78aa:	73 07       	cpc	r23, r19
    78ac:	84 07       	cpc	r24, r20
    78ae:	ba 07       	cpc	r27, r26
    78b0:	20 f0       	brcs	.+8      	; 0x78ba <__divsf3_pse+0xaa>
    78b2:	62 1b       	sub	r22, r18
    78b4:	73 0b       	sbc	r23, r19
    78b6:	84 0b       	sbc	r24, r20
    78b8:	ba 0b       	sbc	r27, r26
    78ba:	ee 1f       	adc	r30, r30
    78bc:	88 f7       	brcc	.-30     	; 0x78a0 <__divsf3_pse+0x90>
    78be:	e0 95       	com	r30
    78c0:	08 95       	ret

000078c2 <__fixunssfsi>:
    78c2:	98 d0       	rcall	.+304    	; 0x79f4 <__fp_splitA>
    78c4:	88 f0       	brcs	.+34     	; 0x78e8 <__fixunssfsi+0x26>
    78c6:	9f 57       	subi	r25, 0x7F	; 127
    78c8:	90 f0       	brcs	.+36     	; 0x78ee <__fixunssfsi+0x2c>
    78ca:	b9 2f       	mov	r27, r25
    78cc:	99 27       	eor	r25, r25
    78ce:	b7 51       	subi	r27, 0x17	; 23
    78d0:	a0 f0       	brcs	.+40     	; 0x78fa <__fixunssfsi+0x38>
    78d2:	d1 f0       	breq	.+52     	; 0x7908 <__fixunssfsi+0x46>
    78d4:	66 0f       	add	r22, r22
    78d6:	77 1f       	adc	r23, r23
    78d8:	88 1f       	adc	r24, r24
    78da:	99 1f       	adc	r25, r25
    78dc:	1a f0       	brmi	.+6      	; 0x78e4 <__fixunssfsi+0x22>
    78de:	ba 95       	dec	r27
    78e0:	c9 f7       	brne	.-14     	; 0x78d4 <__fixunssfsi+0x12>
    78e2:	12 c0       	rjmp	.+36     	; 0x7908 <__fixunssfsi+0x46>
    78e4:	b1 30       	cpi	r27, 0x01	; 1
    78e6:	81 f0       	breq	.+32     	; 0x7908 <__fixunssfsi+0x46>
    78e8:	9f d0       	rcall	.+318    	; 0x7a28 <__fp_zero>
    78ea:	b1 e0       	ldi	r27, 0x01	; 1
    78ec:	08 95       	ret
    78ee:	9c c0       	rjmp	.+312    	; 0x7a28 <__fp_zero>
    78f0:	67 2f       	mov	r22, r23
    78f2:	78 2f       	mov	r23, r24
    78f4:	88 27       	eor	r24, r24
    78f6:	b8 5f       	subi	r27, 0xF8	; 248
    78f8:	39 f0       	breq	.+14     	; 0x7908 <__fixunssfsi+0x46>
    78fa:	b9 3f       	cpi	r27, 0xF9	; 249
    78fc:	cc f3       	brlt	.-14     	; 0x78f0 <__fixunssfsi+0x2e>
    78fe:	86 95       	lsr	r24
    7900:	77 95       	ror	r23
    7902:	67 95       	ror	r22
    7904:	b3 95       	inc	r27
    7906:	d9 f7       	brne	.-10     	; 0x78fe <__fixunssfsi+0x3c>
    7908:	3e f4       	brtc	.+14     	; 0x7918 <__fixunssfsi+0x56>
    790a:	90 95       	com	r25
    790c:	80 95       	com	r24
    790e:	70 95       	com	r23
    7910:	61 95       	neg	r22
    7912:	7f 4f       	sbci	r23, 0xFF	; 255
    7914:	8f 4f       	sbci	r24, 0xFF	; 255
    7916:	9f 4f       	sbci	r25, 0xFF	; 255
    7918:	08 95       	ret

0000791a <__floatunsisf>:
    791a:	e8 94       	clt
    791c:	09 c0       	rjmp	.+18     	; 0x7930 <__floatsisf+0x12>

0000791e <__floatsisf>:
    791e:	97 fb       	bst	r25, 7
    7920:	3e f4       	brtc	.+14     	; 0x7930 <__floatsisf+0x12>
    7922:	90 95       	com	r25
    7924:	80 95       	com	r24
    7926:	70 95       	com	r23
    7928:	61 95       	neg	r22
    792a:	7f 4f       	sbci	r23, 0xFF	; 255
    792c:	8f 4f       	sbci	r24, 0xFF	; 255
    792e:	9f 4f       	sbci	r25, 0xFF	; 255
    7930:	99 23       	and	r25, r25
    7932:	a9 f0       	breq	.+42     	; 0x795e <__floatsisf+0x40>
    7934:	f9 2f       	mov	r31, r25
    7936:	96 e9       	ldi	r25, 0x96	; 150
    7938:	bb 27       	eor	r27, r27
    793a:	93 95       	inc	r25
    793c:	f6 95       	lsr	r31
    793e:	87 95       	ror	r24
    7940:	77 95       	ror	r23
    7942:	67 95       	ror	r22
    7944:	b7 95       	ror	r27
    7946:	f1 11       	cpse	r31, r1
    7948:	f8 cf       	rjmp	.-16     	; 0x793a <__floatsisf+0x1c>
    794a:	fa f4       	brpl	.+62     	; 0x798a <__floatsisf+0x6c>
    794c:	bb 0f       	add	r27, r27
    794e:	11 f4       	brne	.+4      	; 0x7954 <__floatsisf+0x36>
    7950:	60 ff       	sbrs	r22, 0
    7952:	1b c0       	rjmp	.+54     	; 0x798a <__floatsisf+0x6c>
    7954:	6f 5f       	subi	r22, 0xFF	; 255
    7956:	7f 4f       	sbci	r23, 0xFF	; 255
    7958:	8f 4f       	sbci	r24, 0xFF	; 255
    795a:	9f 4f       	sbci	r25, 0xFF	; 255
    795c:	16 c0       	rjmp	.+44     	; 0x798a <__floatsisf+0x6c>
    795e:	88 23       	and	r24, r24
    7960:	11 f0       	breq	.+4      	; 0x7966 <__floatsisf+0x48>
    7962:	96 e9       	ldi	r25, 0x96	; 150
    7964:	11 c0       	rjmp	.+34     	; 0x7988 <__floatsisf+0x6a>
    7966:	77 23       	and	r23, r23
    7968:	21 f0       	breq	.+8      	; 0x7972 <__floatsisf+0x54>
    796a:	9e e8       	ldi	r25, 0x8E	; 142
    796c:	87 2f       	mov	r24, r23
    796e:	76 2f       	mov	r23, r22
    7970:	05 c0       	rjmp	.+10     	; 0x797c <__floatsisf+0x5e>
    7972:	66 23       	and	r22, r22
    7974:	71 f0       	breq	.+28     	; 0x7992 <__floatsisf+0x74>
    7976:	96 e8       	ldi	r25, 0x86	; 134
    7978:	86 2f       	mov	r24, r22
    797a:	70 e0       	ldi	r23, 0x00	; 0
    797c:	60 e0       	ldi	r22, 0x00	; 0
    797e:	2a f0       	brmi	.+10     	; 0x798a <__floatsisf+0x6c>
    7980:	9a 95       	dec	r25
    7982:	66 0f       	add	r22, r22
    7984:	77 1f       	adc	r23, r23
    7986:	88 1f       	adc	r24, r24
    7988:	da f7       	brpl	.-10     	; 0x7980 <__floatsisf+0x62>
    798a:	88 0f       	add	r24, r24
    798c:	96 95       	lsr	r25
    798e:	87 95       	ror	r24
    7990:	97 f9       	bld	r25, 7
    7992:	08 95       	ret

00007994 <__fp_inf>:
    7994:	97 f9       	bld	r25, 7
    7996:	9f 67       	ori	r25, 0x7F	; 127
    7998:	80 e8       	ldi	r24, 0x80	; 128
    799a:	70 e0       	ldi	r23, 0x00	; 0
    799c:	60 e0       	ldi	r22, 0x00	; 0
    799e:	08 95       	ret

000079a0 <__fp_nan>:
    79a0:	9f ef       	ldi	r25, 0xFF	; 255
    79a2:	80 ec       	ldi	r24, 0xC0	; 192
    79a4:	08 95       	ret

000079a6 <__fp_pscA>:
    79a6:	00 24       	eor	r0, r0
    79a8:	0a 94       	dec	r0
    79aa:	16 16       	cp	r1, r22
    79ac:	17 06       	cpc	r1, r23
    79ae:	18 06       	cpc	r1, r24
    79b0:	09 06       	cpc	r0, r25
    79b2:	08 95       	ret

000079b4 <__fp_pscB>:
    79b4:	00 24       	eor	r0, r0
    79b6:	0a 94       	dec	r0
    79b8:	12 16       	cp	r1, r18
    79ba:	13 06       	cpc	r1, r19
    79bc:	14 06       	cpc	r1, r20
    79be:	05 06       	cpc	r0, r21
    79c0:	08 95       	ret

000079c2 <__fp_round>:
    79c2:	09 2e       	mov	r0, r25
    79c4:	03 94       	inc	r0
    79c6:	00 0c       	add	r0, r0
    79c8:	11 f4       	brne	.+4      	; 0x79ce <__fp_round+0xc>
    79ca:	88 23       	and	r24, r24
    79cc:	52 f0       	brmi	.+20     	; 0x79e2 <__fp_round+0x20>
    79ce:	bb 0f       	add	r27, r27
    79d0:	40 f4       	brcc	.+16     	; 0x79e2 <__fp_round+0x20>
    79d2:	bf 2b       	or	r27, r31
    79d4:	11 f4       	brne	.+4      	; 0x79da <__fp_round+0x18>
    79d6:	60 ff       	sbrs	r22, 0
    79d8:	04 c0       	rjmp	.+8      	; 0x79e2 <__fp_round+0x20>
    79da:	6f 5f       	subi	r22, 0xFF	; 255
    79dc:	7f 4f       	sbci	r23, 0xFF	; 255
    79de:	8f 4f       	sbci	r24, 0xFF	; 255
    79e0:	9f 4f       	sbci	r25, 0xFF	; 255
    79e2:	08 95       	ret

000079e4 <__fp_split3>:
    79e4:	57 fd       	sbrc	r21, 7
    79e6:	90 58       	subi	r25, 0x80	; 128
    79e8:	44 0f       	add	r20, r20
    79ea:	55 1f       	adc	r21, r21
    79ec:	59 f0       	breq	.+22     	; 0x7a04 <__fp_splitA+0x10>
    79ee:	5f 3f       	cpi	r21, 0xFF	; 255
    79f0:	71 f0       	breq	.+28     	; 0x7a0e <__fp_splitA+0x1a>
    79f2:	47 95       	ror	r20

000079f4 <__fp_splitA>:
    79f4:	88 0f       	add	r24, r24
    79f6:	97 fb       	bst	r25, 7
    79f8:	99 1f       	adc	r25, r25
    79fa:	61 f0       	breq	.+24     	; 0x7a14 <__fp_splitA+0x20>
    79fc:	9f 3f       	cpi	r25, 0xFF	; 255
    79fe:	79 f0       	breq	.+30     	; 0x7a1e <__fp_splitA+0x2a>
    7a00:	87 95       	ror	r24
    7a02:	08 95       	ret
    7a04:	12 16       	cp	r1, r18
    7a06:	13 06       	cpc	r1, r19
    7a08:	14 06       	cpc	r1, r20
    7a0a:	55 1f       	adc	r21, r21
    7a0c:	f2 cf       	rjmp	.-28     	; 0x79f2 <__fp_split3+0xe>
    7a0e:	46 95       	lsr	r20
    7a10:	f1 df       	rcall	.-30     	; 0x79f4 <__fp_splitA>
    7a12:	08 c0       	rjmp	.+16     	; 0x7a24 <__fp_splitA+0x30>
    7a14:	16 16       	cp	r1, r22
    7a16:	17 06       	cpc	r1, r23
    7a18:	18 06       	cpc	r1, r24
    7a1a:	99 1f       	adc	r25, r25
    7a1c:	f1 cf       	rjmp	.-30     	; 0x7a00 <__fp_splitA+0xc>
    7a1e:	86 95       	lsr	r24
    7a20:	71 05       	cpc	r23, r1
    7a22:	61 05       	cpc	r22, r1
    7a24:	08 94       	sec
    7a26:	08 95       	ret

00007a28 <__fp_zero>:
    7a28:	e8 94       	clt

00007a2a <__fp_szero>:
    7a2a:	bb 27       	eor	r27, r27
    7a2c:	66 27       	eor	r22, r22
    7a2e:	77 27       	eor	r23, r23
    7a30:	cb 01       	movw	r24, r22
    7a32:	97 f9       	bld	r25, 7
    7a34:	08 95       	ret

00007a36 <__gesf2>:
    7a36:	28 d1       	rcall	.+592    	; 0x7c88 <__fp_cmp>
    7a38:	08 f4       	brcc	.+2      	; 0x7a3c <__gesf2+0x6>
    7a3a:	8f ef       	ldi	r24, 0xFF	; 255
    7a3c:	08 95       	ret
    7a3e:	0e f0       	brts	.+2      	; 0x7a42 <__gesf2+0xc>
    7a40:	47 c1       	rjmp	.+654    	; 0x7cd0 <__fp_mpack>
    7a42:	ae cf       	rjmp	.-164    	; 0x79a0 <__fp_nan>
    7a44:	68 94       	set
    7a46:	a6 cf       	rjmp	.-180    	; 0x7994 <__fp_inf>

00007a48 <log>:
    7a48:	d5 df       	rcall	.-86     	; 0x79f4 <__fp_splitA>
    7a4a:	c8 f3       	brcs	.-14     	; 0x7a3e <__gesf2+0x8>
    7a4c:	99 23       	and	r25, r25
    7a4e:	d1 f3       	breq	.-12     	; 0x7a44 <__gesf2+0xe>
    7a50:	c6 f3       	brts	.-16     	; 0x7a42 <__gesf2+0xc>
    7a52:	df 93       	push	r29
    7a54:	cf 93       	push	r28
    7a56:	1f 93       	push	r17
    7a58:	0f 93       	push	r16
    7a5a:	ff 92       	push	r15
    7a5c:	c9 2f       	mov	r28, r25
    7a5e:	dd 27       	eor	r29, r29
    7a60:	88 23       	and	r24, r24
    7a62:	2a f0       	brmi	.+10     	; 0x7a6e <log+0x26>
    7a64:	21 97       	sbiw	r28, 0x01	; 1
    7a66:	66 0f       	add	r22, r22
    7a68:	77 1f       	adc	r23, r23
    7a6a:	88 1f       	adc	r24, r24
    7a6c:	da f7       	brpl	.-10     	; 0x7a64 <log+0x1c>
    7a6e:	20 e0       	ldi	r18, 0x00	; 0
    7a70:	30 e0       	ldi	r19, 0x00	; 0
    7a72:	40 e8       	ldi	r20, 0x80	; 128
    7a74:	5f eb       	ldi	r21, 0xBF	; 191
    7a76:	9f e3       	ldi	r25, 0x3F	; 63
    7a78:	88 39       	cpi	r24, 0x98	; 152
    7a7a:	20 f0       	brcs	.+8      	; 0x7a84 <log+0x3c>
    7a7c:	80 3e       	cpi	r24, 0xE0	; 224
    7a7e:	30 f0       	brcs	.+12     	; 0x7a8c <log+0x44>
    7a80:	21 96       	adiw	r28, 0x01	; 1
    7a82:	8f 77       	andi	r24, 0x7F	; 127
    7a84:	52 de       	rcall	.-860    	; 0x772a <__addsf3>
    7a86:	e8 eb       	ldi	r30, 0xB8	; 184
    7a88:	f0 e0       	ldi	r31, 0x00	; 0
    7a8a:	03 c0       	rjmp	.+6      	; 0x7a92 <log+0x4a>
    7a8c:	4e de       	rcall	.-868    	; 0x772a <__addsf3>
    7a8e:	e5 ee       	ldi	r30, 0xE5	; 229
    7a90:	f0 e0       	ldi	r31, 0x00	; 0
    7a92:	2c d1       	rcall	.+600    	; 0x7cec <__fp_powser>
    7a94:	8b 01       	movw	r16, r22
    7a96:	be 01       	movw	r22, r28
    7a98:	ec 01       	movw	r28, r24
    7a9a:	fb 2e       	mov	r15, r27
    7a9c:	6f 57       	subi	r22, 0x7F	; 127
    7a9e:	71 09       	sbc	r23, r1
    7aa0:	75 95       	asr	r23
    7aa2:	77 1f       	adc	r23, r23
    7aa4:	88 0b       	sbc	r24, r24
    7aa6:	99 0b       	sbc	r25, r25
    7aa8:	3a df       	rcall	.-396    	; 0x791e <__floatsisf>
    7aaa:	28 e1       	ldi	r18, 0x18	; 24
    7aac:	32 e7       	ldi	r19, 0x72	; 114
    7aae:	41 e3       	ldi	r20, 0x31	; 49
    7ab0:	5f e3       	ldi	r21, 0x3F	; 63
    7ab2:	16 d0       	rcall	.+44     	; 0x7ae0 <__mulsf3x>
    7ab4:	af 2d       	mov	r26, r15
    7ab6:	98 01       	movw	r18, r16
    7ab8:	ae 01       	movw	r20, r28
    7aba:	ff 90       	pop	r15
    7abc:	0f 91       	pop	r16
    7abe:	1f 91       	pop	r17
    7ac0:	cf 91       	pop	r28
    7ac2:	df 91       	pop	r29
    7ac4:	43 de       	rcall	.-890    	; 0x774c <__addsf3x>
    7ac6:	7d cf       	rjmp	.-262    	; 0x79c2 <__fp_round>

00007ac8 <__mulsf3>:
    7ac8:	0b d0       	rcall	.+22     	; 0x7ae0 <__mulsf3x>
    7aca:	7b cf       	rjmp	.-266    	; 0x79c2 <__fp_round>
    7acc:	6c df       	rcall	.-296    	; 0x79a6 <__fp_pscA>
    7ace:	28 f0       	brcs	.+10     	; 0x7ada <__mulsf3+0x12>
    7ad0:	71 df       	rcall	.-286    	; 0x79b4 <__fp_pscB>
    7ad2:	18 f0       	brcs	.+6      	; 0x7ada <__mulsf3+0x12>
    7ad4:	95 23       	and	r25, r21
    7ad6:	09 f0       	breq	.+2      	; 0x7ada <__mulsf3+0x12>
    7ad8:	5d cf       	rjmp	.-326    	; 0x7994 <__fp_inf>
    7ada:	62 cf       	rjmp	.-316    	; 0x79a0 <__fp_nan>
    7adc:	11 24       	eor	r1, r1
    7ade:	a5 cf       	rjmp	.-182    	; 0x7a2a <__fp_szero>

00007ae0 <__mulsf3x>:
    7ae0:	81 df       	rcall	.-254    	; 0x79e4 <__fp_split3>
    7ae2:	a0 f3       	brcs	.-24     	; 0x7acc <__mulsf3+0x4>

00007ae4 <__mulsf3_pse>:
    7ae4:	95 9f       	mul	r25, r21
    7ae6:	d1 f3       	breq	.-12     	; 0x7adc <__mulsf3+0x14>
    7ae8:	95 0f       	add	r25, r21
    7aea:	50 e0       	ldi	r21, 0x00	; 0
    7aec:	55 1f       	adc	r21, r21
    7aee:	62 9f       	mul	r22, r18
    7af0:	f0 01       	movw	r30, r0
    7af2:	72 9f       	mul	r23, r18
    7af4:	bb 27       	eor	r27, r27
    7af6:	f0 0d       	add	r31, r0
    7af8:	b1 1d       	adc	r27, r1
    7afa:	63 9f       	mul	r22, r19
    7afc:	aa 27       	eor	r26, r26
    7afe:	f0 0d       	add	r31, r0
    7b00:	b1 1d       	adc	r27, r1
    7b02:	aa 1f       	adc	r26, r26
    7b04:	64 9f       	mul	r22, r20
    7b06:	66 27       	eor	r22, r22
    7b08:	b0 0d       	add	r27, r0
    7b0a:	a1 1d       	adc	r26, r1
    7b0c:	66 1f       	adc	r22, r22
    7b0e:	82 9f       	mul	r24, r18
    7b10:	22 27       	eor	r18, r18
    7b12:	b0 0d       	add	r27, r0
    7b14:	a1 1d       	adc	r26, r1
    7b16:	62 1f       	adc	r22, r18
    7b18:	73 9f       	mul	r23, r19
    7b1a:	b0 0d       	add	r27, r0
    7b1c:	a1 1d       	adc	r26, r1
    7b1e:	62 1f       	adc	r22, r18
    7b20:	83 9f       	mul	r24, r19
    7b22:	a0 0d       	add	r26, r0
    7b24:	61 1d       	adc	r22, r1
    7b26:	22 1f       	adc	r18, r18
    7b28:	74 9f       	mul	r23, r20
    7b2a:	33 27       	eor	r19, r19
    7b2c:	a0 0d       	add	r26, r0
    7b2e:	61 1d       	adc	r22, r1
    7b30:	23 1f       	adc	r18, r19
    7b32:	84 9f       	mul	r24, r20
    7b34:	60 0d       	add	r22, r0
    7b36:	21 1d       	adc	r18, r1
    7b38:	82 2f       	mov	r24, r18
    7b3a:	76 2f       	mov	r23, r22
    7b3c:	6a 2f       	mov	r22, r26
    7b3e:	11 24       	eor	r1, r1
    7b40:	9f 57       	subi	r25, 0x7F	; 127
    7b42:	50 40       	sbci	r21, 0x00	; 0
    7b44:	8a f0       	brmi	.+34     	; 0x7b68 <__mulsf3_pse+0x84>
    7b46:	e1 f0       	breq	.+56     	; 0x7b80 <__mulsf3_pse+0x9c>
    7b48:	88 23       	and	r24, r24
    7b4a:	4a f0       	brmi	.+18     	; 0x7b5e <__mulsf3_pse+0x7a>
    7b4c:	ee 0f       	add	r30, r30
    7b4e:	ff 1f       	adc	r31, r31
    7b50:	bb 1f       	adc	r27, r27
    7b52:	66 1f       	adc	r22, r22
    7b54:	77 1f       	adc	r23, r23
    7b56:	88 1f       	adc	r24, r24
    7b58:	91 50       	subi	r25, 0x01	; 1
    7b5a:	50 40       	sbci	r21, 0x00	; 0
    7b5c:	a9 f7       	brne	.-22     	; 0x7b48 <__mulsf3_pse+0x64>
    7b5e:	9e 3f       	cpi	r25, 0xFE	; 254
    7b60:	51 05       	cpc	r21, r1
    7b62:	70 f0       	brcs	.+28     	; 0x7b80 <__mulsf3_pse+0x9c>
    7b64:	17 cf       	rjmp	.-466    	; 0x7994 <__fp_inf>
    7b66:	61 cf       	rjmp	.-318    	; 0x7a2a <__fp_szero>
    7b68:	5f 3f       	cpi	r21, 0xFF	; 255
    7b6a:	ec f3       	brlt	.-6      	; 0x7b66 <__mulsf3_pse+0x82>
    7b6c:	98 3e       	cpi	r25, 0xE8	; 232
    7b6e:	dc f3       	brlt	.-10     	; 0x7b66 <__mulsf3_pse+0x82>
    7b70:	86 95       	lsr	r24
    7b72:	77 95       	ror	r23
    7b74:	67 95       	ror	r22
    7b76:	b7 95       	ror	r27
    7b78:	f7 95       	ror	r31
    7b7a:	e7 95       	ror	r30
    7b7c:	9f 5f       	subi	r25, 0xFF	; 255
    7b7e:	c1 f7       	brne	.-16     	; 0x7b70 <__mulsf3_pse+0x8c>
    7b80:	fe 2b       	or	r31, r30
    7b82:	88 0f       	add	r24, r24
    7b84:	91 1d       	adc	r25, r1
    7b86:	96 95       	lsr	r25
    7b88:	87 95       	ror	r24
    7b8a:	97 f9       	bld	r25, 7
    7b8c:	08 95       	ret

00007b8e <pow>:
    7b8e:	fa 01       	movw	r30, r20
    7b90:	ee 0f       	add	r30, r30
    7b92:	ff 1f       	adc	r31, r31
    7b94:	30 96       	adiw	r30, 0x00	; 0
    7b96:	21 05       	cpc	r18, r1
    7b98:	31 05       	cpc	r19, r1
    7b9a:	99 f1       	breq	.+102    	; 0x7c02 <pow+0x74>
    7b9c:	61 15       	cp	r22, r1
    7b9e:	71 05       	cpc	r23, r1
    7ba0:	61 f4       	brne	.+24     	; 0x7bba <pow+0x2c>
    7ba2:	80 38       	cpi	r24, 0x80	; 128
    7ba4:	bf e3       	ldi	r27, 0x3F	; 63
    7ba6:	9b 07       	cpc	r25, r27
    7ba8:	49 f1       	breq	.+82     	; 0x7bfc <pow+0x6e>
    7baa:	68 94       	set
    7bac:	90 38       	cpi	r25, 0x80	; 128
    7bae:	81 05       	cpc	r24, r1
    7bb0:	61 f0       	breq	.+24     	; 0x7bca <pow+0x3c>
    7bb2:	80 38       	cpi	r24, 0x80	; 128
    7bb4:	bf ef       	ldi	r27, 0xFF	; 255
    7bb6:	9b 07       	cpc	r25, r27
    7bb8:	41 f0       	breq	.+16     	; 0x7bca <pow+0x3c>
    7bba:	99 23       	and	r25, r25
    7bbc:	42 f5       	brpl	.+80     	; 0x7c0e <pow+0x80>
    7bbe:	ff 3f       	cpi	r31, 0xFF	; 255
    7bc0:	e1 05       	cpc	r30, r1
    7bc2:	31 05       	cpc	r19, r1
    7bc4:	21 05       	cpc	r18, r1
    7bc6:	11 f1       	breq	.+68     	; 0x7c0c <pow+0x7e>
    7bc8:	e8 94       	clt
    7bca:	08 94       	sec
    7bcc:	e7 95       	ror	r30
    7bce:	d9 01       	movw	r26, r18
    7bd0:	aa 23       	and	r26, r26
    7bd2:	29 f4       	brne	.+10     	; 0x7bde <pow+0x50>
    7bd4:	ab 2f       	mov	r26, r27
    7bd6:	be 2f       	mov	r27, r30
    7bd8:	f8 5f       	subi	r31, 0xF8	; 248
    7bda:	d0 f3       	brcs	.-12     	; 0x7bd0 <pow+0x42>
    7bdc:	10 c0       	rjmp	.+32     	; 0x7bfe <pow+0x70>
    7bde:	ff 5f       	subi	r31, 0xFF	; 255
    7be0:	70 f4       	brcc	.+28     	; 0x7bfe <pow+0x70>
    7be2:	a6 95       	lsr	r26
    7be4:	e0 f7       	brcc	.-8      	; 0x7bde <pow+0x50>
    7be6:	f7 39       	cpi	r31, 0x97	; 151
    7be8:	50 f0       	brcs	.+20     	; 0x7bfe <pow+0x70>
    7bea:	19 f0       	breq	.+6      	; 0x7bf2 <pow+0x64>
    7bec:	ff 3a       	cpi	r31, 0xAF	; 175
    7bee:	38 f4       	brcc	.+14     	; 0x7bfe <pow+0x70>
    7bf0:	9f 77       	andi	r25, 0x7F	; 127
    7bf2:	9f 93       	push	r25
    7bf4:	0c d0       	rcall	.+24     	; 0x7c0e <pow+0x80>
    7bf6:	0f 90       	pop	r0
    7bf8:	07 fc       	sbrc	r0, 7
    7bfa:	90 58       	subi	r25, 0x80	; 128
    7bfc:	08 95       	ret
    7bfe:	3e f0       	brts	.+14     	; 0x7c0e <pow+0x80>
    7c00:	cf ce       	rjmp	.-610    	; 0x79a0 <__fp_nan>
    7c02:	60 e0       	ldi	r22, 0x00	; 0
    7c04:	70 e0       	ldi	r23, 0x00	; 0
    7c06:	80 e8       	ldi	r24, 0x80	; 128
    7c08:	9f e3       	ldi	r25, 0x3F	; 63
    7c0a:	08 95       	ret
    7c0c:	4f e7       	ldi	r20, 0x7F	; 127
    7c0e:	9f 77       	andi	r25, 0x7F	; 127
    7c10:	5f 93       	push	r21
    7c12:	4f 93       	push	r20
    7c14:	3f 93       	push	r19
    7c16:	2f 93       	push	r18
    7c18:	17 df       	rcall	.-466    	; 0x7a48 <log>
    7c1a:	2f 91       	pop	r18
    7c1c:	3f 91       	pop	r19
    7c1e:	4f 91       	pop	r20
    7c20:	5f 91       	pop	r21
    7c22:	52 df       	rcall	.-348    	; 0x7ac8 <__mulsf3>
    7c24:	05 c0       	rjmp	.+10     	; 0x7c30 <exp>
    7c26:	19 f4       	brne	.+6      	; 0x7c2e <pow+0xa0>
    7c28:	0e f0       	brts	.+2      	; 0x7c2c <pow+0x9e>
    7c2a:	b4 ce       	rjmp	.-664    	; 0x7994 <__fp_inf>
    7c2c:	fd ce       	rjmp	.-518    	; 0x7a28 <__fp_zero>
    7c2e:	b8 ce       	rjmp	.-656    	; 0x79a0 <__fp_nan>

00007c30 <exp>:
    7c30:	e1 de       	rcall	.-574    	; 0x79f4 <__fp_splitA>
    7c32:	c8 f3       	brcs	.-14     	; 0x7c26 <pow+0x98>
    7c34:	96 38       	cpi	r25, 0x86	; 134
    7c36:	c0 f7       	brcc	.-16     	; 0x7c28 <pow+0x9a>
    7c38:	07 f8       	bld	r0, 7
    7c3a:	0f 92       	push	r0
    7c3c:	e8 94       	clt
    7c3e:	2b e3       	ldi	r18, 0x3B	; 59
    7c40:	3a ea       	ldi	r19, 0xAA	; 170
    7c42:	48 eb       	ldi	r20, 0xB8	; 184
    7c44:	5f e7       	ldi	r21, 0x7F	; 127
    7c46:	4e df       	rcall	.-356    	; 0x7ae4 <__mulsf3_pse>
    7c48:	0f 92       	push	r0
    7c4a:	0f 92       	push	r0
    7c4c:	0f 92       	push	r0
    7c4e:	4d b7       	in	r20, 0x3d	; 61
    7c50:	5e b7       	in	r21, 0x3e	; 62
    7c52:	0f 92       	push	r0
    7c54:	ad d0       	rcall	.+346    	; 0x7db0 <modf>
    7c56:	e2 e1       	ldi	r30, 0x12	; 18
    7c58:	f1 e0       	ldi	r31, 0x01	; 1
    7c5a:	48 d0       	rcall	.+144    	; 0x7cec <__fp_powser>
    7c5c:	4f 91       	pop	r20
    7c5e:	5f 91       	pop	r21
    7c60:	ef 91       	pop	r30
    7c62:	ff 91       	pop	r31
    7c64:	e5 95       	asr	r30
    7c66:	ee 1f       	adc	r30, r30
    7c68:	ff 1f       	adc	r31, r31
    7c6a:	49 f0       	breq	.+18     	; 0x7c7e <exp+0x4e>
    7c6c:	fe 57       	subi	r31, 0x7E	; 126
    7c6e:	e0 68       	ori	r30, 0x80	; 128
    7c70:	44 27       	eor	r20, r20
    7c72:	ee 0f       	add	r30, r30
    7c74:	44 1f       	adc	r20, r20
    7c76:	fa 95       	dec	r31
    7c78:	e1 f7       	brne	.-8      	; 0x7c72 <exp+0x42>
    7c7a:	41 95       	neg	r20
    7c7c:	55 0b       	sbc	r21, r21
    7c7e:	64 d0       	rcall	.+200    	; 0x7d48 <ldexp>
    7c80:	0f 90       	pop	r0
    7c82:	07 fe       	sbrs	r0, 7
    7c84:	58 c0       	rjmp	.+176    	; 0x7d36 <inverse>
    7c86:	08 95       	ret

00007c88 <__fp_cmp>:
    7c88:	99 0f       	add	r25, r25
    7c8a:	00 08       	sbc	r0, r0
    7c8c:	55 0f       	add	r21, r21
    7c8e:	aa 0b       	sbc	r26, r26
    7c90:	e0 e8       	ldi	r30, 0x80	; 128
    7c92:	fe ef       	ldi	r31, 0xFE	; 254
    7c94:	16 16       	cp	r1, r22
    7c96:	17 06       	cpc	r1, r23
    7c98:	e8 07       	cpc	r30, r24
    7c9a:	f9 07       	cpc	r31, r25
    7c9c:	c0 f0       	brcs	.+48     	; 0x7cce <__fp_cmp+0x46>
    7c9e:	12 16       	cp	r1, r18
    7ca0:	13 06       	cpc	r1, r19
    7ca2:	e4 07       	cpc	r30, r20
    7ca4:	f5 07       	cpc	r31, r21
    7ca6:	98 f0       	brcs	.+38     	; 0x7cce <__fp_cmp+0x46>
    7ca8:	62 1b       	sub	r22, r18
    7caa:	73 0b       	sbc	r23, r19
    7cac:	84 0b       	sbc	r24, r20
    7cae:	95 0b       	sbc	r25, r21
    7cb0:	39 f4       	brne	.+14     	; 0x7cc0 <__fp_cmp+0x38>
    7cb2:	0a 26       	eor	r0, r26
    7cb4:	61 f0       	breq	.+24     	; 0x7cce <__fp_cmp+0x46>
    7cb6:	23 2b       	or	r18, r19
    7cb8:	24 2b       	or	r18, r20
    7cba:	25 2b       	or	r18, r21
    7cbc:	21 f4       	brne	.+8      	; 0x7cc6 <__fp_cmp+0x3e>
    7cbe:	08 95       	ret
    7cc0:	0a 26       	eor	r0, r26
    7cc2:	09 f4       	brne	.+2      	; 0x7cc6 <__fp_cmp+0x3e>
    7cc4:	a1 40       	sbci	r26, 0x01	; 1
    7cc6:	a6 95       	lsr	r26
    7cc8:	8f ef       	ldi	r24, 0xFF	; 255
    7cca:	81 1d       	adc	r24, r1
    7ccc:	81 1d       	adc	r24, r1
    7cce:	08 95       	ret

00007cd0 <__fp_mpack>:
    7cd0:	9f 3f       	cpi	r25, 0xFF	; 255
    7cd2:	31 f0       	breq	.+12     	; 0x7ce0 <__fp_mpack_finite+0xc>

00007cd4 <__fp_mpack_finite>:
    7cd4:	91 50       	subi	r25, 0x01	; 1
    7cd6:	20 f4       	brcc	.+8      	; 0x7ce0 <__fp_mpack_finite+0xc>
    7cd8:	87 95       	ror	r24
    7cda:	77 95       	ror	r23
    7cdc:	67 95       	ror	r22
    7cde:	b7 95       	ror	r27
    7ce0:	88 0f       	add	r24, r24
    7ce2:	91 1d       	adc	r25, r1
    7ce4:	96 95       	lsr	r25
    7ce6:	87 95       	ror	r24
    7ce8:	97 f9       	bld	r25, 7
    7cea:	08 95       	ret

00007cec <__fp_powser>:
    7cec:	df 93       	push	r29
    7cee:	cf 93       	push	r28
    7cf0:	1f 93       	push	r17
    7cf2:	0f 93       	push	r16
    7cf4:	ff 92       	push	r15
    7cf6:	ef 92       	push	r14
    7cf8:	df 92       	push	r13
    7cfa:	7b 01       	movw	r14, r22
    7cfc:	8c 01       	movw	r16, r24
    7cfe:	68 94       	set
    7d00:	05 c0       	rjmp	.+10     	; 0x7d0c <__fp_powser+0x20>
    7d02:	da 2e       	mov	r13, r26
    7d04:	ef 01       	movw	r28, r30
    7d06:	ec de       	rcall	.-552    	; 0x7ae0 <__mulsf3x>
    7d08:	fe 01       	movw	r30, r28
    7d0a:	e8 94       	clt
    7d0c:	a5 91       	lpm	r26, Z+
    7d0e:	25 91       	lpm	r18, Z+
    7d10:	35 91       	lpm	r19, Z+
    7d12:	45 91       	lpm	r20, Z+
    7d14:	55 91       	lpm	r21, Z+
    7d16:	ae f3       	brts	.-22     	; 0x7d02 <__fp_powser+0x16>
    7d18:	ef 01       	movw	r28, r30
    7d1a:	18 dd       	rcall	.-1488   	; 0x774c <__addsf3x>
    7d1c:	fe 01       	movw	r30, r28
    7d1e:	97 01       	movw	r18, r14
    7d20:	a8 01       	movw	r20, r16
    7d22:	da 94       	dec	r13
    7d24:	79 f7       	brne	.-34     	; 0x7d04 <__fp_powser+0x18>
    7d26:	df 90       	pop	r13
    7d28:	ef 90       	pop	r14
    7d2a:	ff 90       	pop	r15
    7d2c:	0f 91       	pop	r16
    7d2e:	1f 91       	pop	r17
    7d30:	cf 91       	pop	r28
    7d32:	df 91       	pop	r29
    7d34:	08 95       	ret

00007d36 <inverse>:
    7d36:	9b 01       	movw	r18, r22
    7d38:	ac 01       	movw	r20, r24
    7d3a:	60 e0       	ldi	r22, 0x00	; 0
    7d3c:	70 e0       	ldi	r23, 0x00	; 0
    7d3e:	80 e8       	ldi	r24, 0x80	; 128
    7d40:	9f e3       	ldi	r25, 0x3F	; 63
    7d42:	57 cd       	rjmp	.-1362   	; 0x77f2 <__divsf3>
    7d44:	27 ce       	rjmp	.-946    	; 0x7994 <__fp_inf>
    7d46:	c4 cf       	rjmp	.-120    	; 0x7cd0 <__fp_mpack>

00007d48 <ldexp>:
    7d48:	55 de       	rcall	.-854    	; 0x79f4 <__fp_splitA>
    7d4a:	e8 f3       	brcs	.-6      	; 0x7d46 <inverse+0x10>
    7d4c:	99 23       	and	r25, r25
    7d4e:	d9 f3       	breq	.-10     	; 0x7d46 <inverse+0x10>
    7d50:	94 0f       	add	r25, r20
    7d52:	51 1d       	adc	r21, r1
    7d54:	bb f3       	brvs	.-18     	; 0x7d44 <inverse+0xe>
    7d56:	91 50       	subi	r25, 0x01	; 1
    7d58:	50 40       	sbci	r21, 0x00	; 0
    7d5a:	94 f0       	brlt	.+36     	; 0x7d80 <ldexp+0x38>
    7d5c:	59 f0       	breq	.+22     	; 0x7d74 <ldexp+0x2c>
    7d5e:	88 23       	and	r24, r24
    7d60:	32 f0       	brmi	.+12     	; 0x7d6e <ldexp+0x26>
    7d62:	66 0f       	add	r22, r22
    7d64:	77 1f       	adc	r23, r23
    7d66:	88 1f       	adc	r24, r24
    7d68:	91 50       	subi	r25, 0x01	; 1
    7d6a:	50 40       	sbci	r21, 0x00	; 0
    7d6c:	c1 f7       	brne	.-16     	; 0x7d5e <ldexp+0x16>
    7d6e:	9e 3f       	cpi	r25, 0xFE	; 254
    7d70:	51 05       	cpc	r21, r1
    7d72:	44 f7       	brge	.-48     	; 0x7d44 <inverse+0xe>
    7d74:	88 0f       	add	r24, r24
    7d76:	91 1d       	adc	r25, r1
    7d78:	96 95       	lsr	r25
    7d7a:	87 95       	ror	r24
    7d7c:	97 f9       	bld	r25, 7
    7d7e:	08 95       	ret
    7d80:	5f 3f       	cpi	r21, 0xFF	; 255
    7d82:	ac f0       	brlt	.+42     	; 0x7dae <ldexp+0x66>
    7d84:	98 3e       	cpi	r25, 0xE8	; 232
    7d86:	9c f0       	brlt	.+38     	; 0x7dae <ldexp+0x66>
    7d88:	bb 27       	eor	r27, r27
    7d8a:	86 95       	lsr	r24
    7d8c:	77 95       	ror	r23
    7d8e:	67 95       	ror	r22
    7d90:	b7 95       	ror	r27
    7d92:	08 f4       	brcc	.+2      	; 0x7d96 <ldexp+0x4e>
    7d94:	b1 60       	ori	r27, 0x01	; 1
    7d96:	93 95       	inc	r25
    7d98:	c1 f7       	brne	.-16     	; 0x7d8a <ldexp+0x42>
    7d9a:	bb 0f       	add	r27, r27
    7d9c:	58 f7       	brcc	.-42     	; 0x7d74 <ldexp+0x2c>
    7d9e:	11 f4       	brne	.+4      	; 0x7da4 <ldexp+0x5c>
    7da0:	60 ff       	sbrs	r22, 0
    7da2:	e8 cf       	rjmp	.-48     	; 0x7d74 <ldexp+0x2c>
    7da4:	6f 5f       	subi	r22, 0xFF	; 255
    7da6:	7f 4f       	sbci	r23, 0xFF	; 255
    7da8:	8f 4f       	sbci	r24, 0xFF	; 255
    7daa:	9f 4f       	sbci	r25, 0xFF	; 255
    7dac:	e3 cf       	rjmp	.-58     	; 0x7d74 <ldexp+0x2c>
    7dae:	3d ce       	rjmp	.-902    	; 0x7a2a <__fp_szero>

00007db0 <modf>:
    7db0:	fa 01       	movw	r30, r20
    7db2:	dc 01       	movw	r26, r24
    7db4:	aa 0f       	add	r26, r26
    7db6:	bb 1f       	adc	r27, r27
    7db8:	9b 01       	movw	r18, r22
    7dba:	ac 01       	movw	r20, r24
    7dbc:	bf 57       	subi	r27, 0x7F	; 127
    7dbe:	28 f4       	brcc	.+10     	; 0x7dca <modf+0x1a>
    7dc0:	22 27       	eor	r18, r18
    7dc2:	33 27       	eor	r19, r19
    7dc4:	44 27       	eor	r20, r20
    7dc6:	50 78       	andi	r21, 0x80	; 128
    7dc8:	1f c0       	rjmp	.+62     	; 0x7e08 <modf+0x58>
    7dca:	b7 51       	subi	r27, 0x17	; 23
    7dcc:	88 f4       	brcc	.+34     	; 0x7df0 <modf+0x40>
    7dce:	ab 2f       	mov	r26, r27
    7dd0:	00 24       	eor	r0, r0
    7dd2:	46 95       	lsr	r20
    7dd4:	37 95       	ror	r19
    7dd6:	27 95       	ror	r18
    7dd8:	01 1c       	adc	r0, r1
    7dda:	a3 95       	inc	r26
    7ddc:	d2 f3       	brmi	.-12     	; 0x7dd2 <modf+0x22>
    7dde:	00 20       	and	r0, r0
    7de0:	69 f0       	breq	.+26     	; 0x7dfc <modf+0x4c>
    7de2:	22 0f       	add	r18, r18
    7de4:	33 1f       	adc	r19, r19
    7de6:	44 1f       	adc	r20, r20
    7de8:	b3 95       	inc	r27
    7dea:	da f3       	brmi	.-10     	; 0x7de2 <modf+0x32>
    7dec:	0d d0       	rcall	.+26     	; 0x7e08 <modf+0x58>
    7dee:	9c cc       	rjmp	.-1736   	; 0x7728 <__subsf3>
    7df0:	61 30       	cpi	r22, 0x01	; 1
    7df2:	71 05       	cpc	r23, r1
    7df4:	a0 e8       	ldi	r26, 0x80	; 128
    7df6:	8a 07       	cpc	r24, r26
    7df8:	b9 46       	sbci	r27, 0x69	; 105
    7dfa:	30 f4       	brcc	.+12     	; 0x7e08 <modf+0x58>
    7dfc:	9b 01       	movw	r18, r22
    7dfe:	ac 01       	movw	r20, r24
    7e00:	66 27       	eor	r22, r22
    7e02:	77 27       	eor	r23, r23
    7e04:	88 27       	eor	r24, r24
    7e06:	90 78       	andi	r25, 0x80	; 128
    7e08:	30 96       	adiw	r30, 0x00	; 0
    7e0a:	21 f0       	breq	.+8      	; 0x7e14 <modf+0x64>
    7e0c:	20 83       	st	Z, r18
    7e0e:	31 83       	std	Z+1, r19	; 0x01
    7e10:	42 83       	std	Z+2, r20	; 0x02
    7e12:	53 83       	std	Z+3, r21	; 0x03
    7e14:	08 95       	ret

00007e16 <__mulsi3>:
    7e16:	62 9f       	mul	r22, r18
    7e18:	d0 01       	movw	r26, r0
    7e1a:	73 9f       	mul	r23, r19
    7e1c:	f0 01       	movw	r30, r0
    7e1e:	82 9f       	mul	r24, r18
    7e20:	e0 0d       	add	r30, r0
    7e22:	f1 1d       	adc	r31, r1
    7e24:	64 9f       	mul	r22, r20
    7e26:	e0 0d       	add	r30, r0
    7e28:	f1 1d       	adc	r31, r1
    7e2a:	92 9f       	mul	r25, r18
    7e2c:	f0 0d       	add	r31, r0
    7e2e:	83 9f       	mul	r24, r19
    7e30:	f0 0d       	add	r31, r0
    7e32:	74 9f       	mul	r23, r20
    7e34:	f0 0d       	add	r31, r0
    7e36:	65 9f       	mul	r22, r21
    7e38:	f0 0d       	add	r31, r0
    7e3a:	99 27       	eor	r25, r25
    7e3c:	72 9f       	mul	r23, r18
    7e3e:	b0 0d       	add	r27, r0
    7e40:	e1 1d       	adc	r30, r1
    7e42:	f9 1f       	adc	r31, r25
    7e44:	63 9f       	mul	r22, r19
    7e46:	b0 0d       	add	r27, r0
    7e48:	e1 1d       	adc	r30, r1
    7e4a:	f9 1f       	adc	r31, r25
    7e4c:	bd 01       	movw	r22, r26
    7e4e:	cf 01       	movw	r24, r30
    7e50:	11 24       	eor	r1, r1
    7e52:	08 95       	ret

00007e54 <__udivmodhi4>:
    7e54:	aa 1b       	sub	r26, r26
    7e56:	bb 1b       	sub	r27, r27
    7e58:	51 e1       	ldi	r21, 0x11	; 17
    7e5a:	07 c0       	rjmp	.+14     	; 0x7e6a <__udivmodhi4_ep>

00007e5c <__udivmodhi4_loop>:
    7e5c:	aa 1f       	adc	r26, r26
    7e5e:	bb 1f       	adc	r27, r27
    7e60:	a6 17       	cp	r26, r22
    7e62:	b7 07       	cpc	r27, r23
    7e64:	10 f0       	brcs	.+4      	; 0x7e6a <__udivmodhi4_ep>
    7e66:	a6 1b       	sub	r26, r22
    7e68:	b7 0b       	sbc	r27, r23

00007e6a <__udivmodhi4_ep>:
    7e6a:	88 1f       	adc	r24, r24
    7e6c:	99 1f       	adc	r25, r25
    7e6e:	5a 95       	dec	r21
    7e70:	a9 f7       	brne	.-22     	; 0x7e5c <__udivmodhi4_loop>
    7e72:	80 95       	com	r24
    7e74:	90 95       	com	r25
    7e76:	bc 01       	movw	r22, r24
    7e78:	cd 01       	movw	r24, r26
    7e7a:	08 95       	ret

00007e7c <__udivmodsi4>:
    7e7c:	a1 e2       	ldi	r26, 0x21	; 33
    7e7e:	1a 2e       	mov	r1, r26
    7e80:	aa 1b       	sub	r26, r26
    7e82:	bb 1b       	sub	r27, r27
    7e84:	fd 01       	movw	r30, r26
    7e86:	0d c0       	rjmp	.+26     	; 0x7ea2 <__udivmodsi4_ep>

00007e88 <__udivmodsi4_loop>:
    7e88:	aa 1f       	adc	r26, r26
    7e8a:	bb 1f       	adc	r27, r27
    7e8c:	ee 1f       	adc	r30, r30
    7e8e:	ff 1f       	adc	r31, r31
    7e90:	a2 17       	cp	r26, r18
    7e92:	b3 07       	cpc	r27, r19
    7e94:	e4 07       	cpc	r30, r20
    7e96:	f5 07       	cpc	r31, r21
    7e98:	20 f0       	brcs	.+8      	; 0x7ea2 <__udivmodsi4_ep>
    7e9a:	a2 1b       	sub	r26, r18
    7e9c:	b3 0b       	sbc	r27, r19
    7e9e:	e4 0b       	sbc	r30, r20
    7ea0:	f5 0b       	sbc	r31, r21

00007ea2 <__udivmodsi4_ep>:
    7ea2:	66 1f       	adc	r22, r22
    7ea4:	77 1f       	adc	r23, r23
    7ea6:	88 1f       	adc	r24, r24
    7ea8:	99 1f       	adc	r25, r25
    7eaa:	1a 94       	dec	r1
    7eac:	69 f7       	brne	.-38     	; 0x7e88 <__udivmodsi4_loop>
    7eae:	60 95       	com	r22
    7eb0:	70 95       	com	r23
    7eb2:	80 95       	com	r24
    7eb4:	90 95       	com	r25
    7eb6:	9b 01       	movw	r18, r22
    7eb8:	ac 01       	movw	r20, r24
    7eba:	bd 01       	movw	r22, r26
    7ebc:	cf 01       	movw	r24, r30
    7ebe:	08 95       	ret

00007ec0 <__prologue_saves__>:
    7ec0:	2f 92       	push	r2
    7ec2:	3f 92       	push	r3
    7ec4:	4f 92       	push	r4
    7ec6:	5f 92       	push	r5
    7ec8:	6f 92       	push	r6
    7eca:	7f 92       	push	r7
    7ecc:	8f 92       	push	r8
    7ece:	9f 92       	push	r9
    7ed0:	af 92       	push	r10
    7ed2:	bf 92       	push	r11
    7ed4:	cf 92       	push	r12
    7ed6:	df 92       	push	r13
    7ed8:	ef 92       	push	r14
    7eda:	ff 92       	push	r15
    7edc:	0f 93       	push	r16
    7ede:	1f 93       	push	r17
    7ee0:	cf 93       	push	r28
    7ee2:	df 93       	push	r29
    7ee4:	cd b7       	in	r28, 0x3d	; 61
    7ee6:	de b7       	in	r29, 0x3e	; 62
    7ee8:	ca 1b       	sub	r28, r26
    7eea:	db 0b       	sbc	r29, r27
    7eec:	0f b6       	in	r0, 0x3f	; 63
    7eee:	f8 94       	cli
    7ef0:	de bf       	out	0x3e, r29	; 62
    7ef2:	0f be       	out	0x3f, r0	; 63
    7ef4:	cd bf       	out	0x3d, r28	; 61
    7ef6:	09 94       	ijmp

00007ef8 <__epilogue_restores__>:
    7ef8:	2a 88       	ldd	r2, Y+18	; 0x12
    7efa:	39 88       	ldd	r3, Y+17	; 0x11
    7efc:	48 88       	ldd	r4, Y+16	; 0x10
    7efe:	5f 84       	ldd	r5, Y+15	; 0x0f
    7f00:	6e 84       	ldd	r6, Y+14	; 0x0e
    7f02:	7d 84       	ldd	r7, Y+13	; 0x0d
    7f04:	8c 84       	ldd	r8, Y+12	; 0x0c
    7f06:	9b 84       	ldd	r9, Y+11	; 0x0b
    7f08:	aa 84       	ldd	r10, Y+10	; 0x0a
    7f0a:	b9 84       	ldd	r11, Y+9	; 0x09
    7f0c:	c8 84       	ldd	r12, Y+8	; 0x08
    7f0e:	df 80       	ldd	r13, Y+7	; 0x07
    7f10:	ee 80       	ldd	r14, Y+6	; 0x06
    7f12:	fd 80       	ldd	r15, Y+5	; 0x05
    7f14:	0c 81       	ldd	r16, Y+4	; 0x04
    7f16:	1b 81       	ldd	r17, Y+3	; 0x03
    7f18:	aa 81       	ldd	r26, Y+2	; 0x02
    7f1a:	b9 81       	ldd	r27, Y+1	; 0x01
    7f1c:	ce 0f       	add	r28, r30
    7f1e:	d1 1d       	adc	r29, r1
    7f20:	0f b6       	in	r0, 0x3f	; 63
    7f22:	f8 94       	cli
    7f24:	de bf       	out	0x3e, r29	; 62
    7f26:	0f be       	out	0x3f, r0	; 63
    7f28:	cd bf       	out	0x3d, r28	; 61
    7f2a:	ed 01       	movw	r28, r26
    7f2c:	08 95       	ret

00007f2e <__ftoa_engine>:
    7f2e:	28 30       	cpi	r18, 0x08	; 8
    7f30:	08 f0       	brcs	.+2      	; 0x7f34 <__ftoa_engine+0x6>
    7f32:	27 e0       	ldi	r18, 0x07	; 7
    7f34:	33 27       	eor	r19, r19
    7f36:	da 01       	movw	r26, r20
    7f38:	99 0f       	add	r25, r25
    7f3a:	31 1d       	adc	r19, r1
    7f3c:	87 fd       	sbrc	r24, 7
    7f3e:	91 60       	ori	r25, 0x01	; 1
    7f40:	00 96       	adiw	r24, 0x00	; 0
    7f42:	61 05       	cpc	r22, r1
    7f44:	71 05       	cpc	r23, r1
    7f46:	39 f4       	brne	.+14     	; 0x7f56 <__ftoa_engine+0x28>
    7f48:	32 60       	ori	r19, 0x02	; 2
    7f4a:	2e 5f       	subi	r18, 0xFE	; 254
    7f4c:	3d 93       	st	X+, r19
    7f4e:	30 e3       	ldi	r19, 0x30	; 48
    7f50:	2a 95       	dec	r18
    7f52:	e1 f7       	brne	.-8      	; 0x7f4c <__ftoa_engine+0x1e>
    7f54:	08 95       	ret
    7f56:	9f 3f       	cpi	r25, 0xFF	; 255
    7f58:	30 f0       	brcs	.+12     	; 0x7f66 <__ftoa_engine+0x38>
    7f5a:	80 38       	cpi	r24, 0x80	; 128
    7f5c:	71 05       	cpc	r23, r1
    7f5e:	61 05       	cpc	r22, r1
    7f60:	09 f0       	breq	.+2      	; 0x7f64 <__ftoa_engine+0x36>
    7f62:	3c 5f       	subi	r19, 0xFC	; 252
    7f64:	3c 5f       	subi	r19, 0xFC	; 252
    7f66:	3d 93       	st	X+, r19
    7f68:	91 30       	cpi	r25, 0x01	; 1
    7f6a:	08 f0       	brcs	.+2      	; 0x7f6e <__ftoa_engine+0x40>
    7f6c:	80 68       	ori	r24, 0x80	; 128
    7f6e:	91 1d       	adc	r25, r1
    7f70:	df 93       	push	r29
    7f72:	cf 93       	push	r28
    7f74:	1f 93       	push	r17
    7f76:	0f 93       	push	r16
    7f78:	ff 92       	push	r15
    7f7a:	ef 92       	push	r14
    7f7c:	19 2f       	mov	r17, r25
    7f7e:	98 7f       	andi	r25, 0xF8	; 248
    7f80:	96 95       	lsr	r25
    7f82:	e9 2f       	mov	r30, r25
    7f84:	96 95       	lsr	r25
    7f86:	96 95       	lsr	r25
    7f88:	e9 0f       	add	r30, r25
    7f8a:	ff 27       	eor	r31, r31
    7f8c:	e9 5f       	subi	r30, 0xF9	; 249
    7f8e:	f6 4f       	sbci	r31, 0xF6	; 246
    7f90:	99 27       	eor	r25, r25
    7f92:	33 27       	eor	r19, r19
    7f94:	ee 24       	eor	r14, r14
    7f96:	ff 24       	eor	r15, r15
    7f98:	a7 01       	movw	r20, r14
    7f9a:	e7 01       	movw	r28, r14
    7f9c:	05 90       	lpm	r0, Z+
    7f9e:	08 94       	sec
    7fa0:	07 94       	ror	r0
    7fa2:	28 f4       	brcc	.+10     	; 0x7fae <__ftoa_engine+0x80>
    7fa4:	36 0f       	add	r19, r22
    7fa6:	e7 1e       	adc	r14, r23
    7fa8:	f8 1e       	adc	r15, r24
    7faa:	49 1f       	adc	r20, r25
    7fac:	51 1d       	adc	r21, r1
    7fae:	66 0f       	add	r22, r22
    7fb0:	77 1f       	adc	r23, r23
    7fb2:	88 1f       	adc	r24, r24
    7fb4:	99 1f       	adc	r25, r25
    7fb6:	06 94       	lsr	r0
    7fb8:	a1 f7       	brne	.-24     	; 0x7fa2 <__ftoa_engine+0x74>
    7fba:	05 90       	lpm	r0, Z+
    7fbc:	07 94       	ror	r0
    7fbe:	28 f4       	brcc	.+10     	; 0x7fca <__ftoa_engine+0x9c>
    7fc0:	e7 0e       	add	r14, r23
    7fc2:	f8 1e       	adc	r15, r24
    7fc4:	49 1f       	adc	r20, r25
    7fc6:	56 1f       	adc	r21, r22
    7fc8:	c1 1d       	adc	r28, r1
    7fca:	77 0f       	add	r23, r23
    7fcc:	88 1f       	adc	r24, r24
    7fce:	99 1f       	adc	r25, r25
    7fd0:	66 1f       	adc	r22, r22
    7fd2:	06 94       	lsr	r0
    7fd4:	a1 f7       	brne	.-24     	; 0x7fbe <__ftoa_engine+0x90>
    7fd6:	05 90       	lpm	r0, Z+
    7fd8:	07 94       	ror	r0
    7fda:	28 f4       	brcc	.+10     	; 0x7fe6 <__ftoa_engine+0xb8>
    7fdc:	f8 0e       	add	r15, r24
    7fde:	49 1f       	adc	r20, r25
    7fe0:	56 1f       	adc	r21, r22
    7fe2:	c7 1f       	adc	r28, r23
    7fe4:	d1 1d       	adc	r29, r1
    7fe6:	88 0f       	add	r24, r24
    7fe8:	99 1f       	adc	r25, r25
    7fea:	66 1f       	adc	r22, r22
    7fec:	77 1f       	adc	r23, r23
    7fee:	06 94       	lsr	r0
    7ff0:	a1 f7       	brne	.-24     	; 0x7fda <__ftoa_engine+0xac>
    7ff2:	05 90       	lpm	r0, Z+
    7ff4:	07 94       	ror	r0
    7ff6:	20 f4       	brcc	.+8      	; 0x8000 <__ftoa_engine+0xd2>
    7ff8:	49 0f       	add	r20, r25
    7ffa:	56 1f       	adc	r21, r22
    7ffc:	c7 1f       	adc	r28, r23
    7ffe:	d8 1f       	adc	r29, r24
    8000:	99 0f       	add	r25, r25
    8002:	66 1f       	adc	r22, r22
    8004:	77 1f       	adc	r23, r23
    8006:	88 1f       	adc	r24, r24
    8008:	06 94       	lsr	r0
    800a:	a9 f7       	brne	.-22     	; 0x7ff6 <__ftoa_engine+0xc8>
    800c:	84 91       	lpm	r24, Z+
    800e:	10 95       	com	r17
    8010:	17 70       	andi	r17, 0x07	; 7
    8012:	41 f0       	breq	.+16     	; 0x8024 <__ftoa_engine+0xf6>
    8014:	d6 95       	lsr	r29
    8016:	c7 95       	ror	r28
    8018:	57 95       	ror	r21
    801a:	47 95       	ror	r20
    801c:	f7 94       	ror	r15
    801e:	e7 94       	ror	r14
    8020:	1a 95       	dec	r17
    8022:	c1 f7       	brne	.-16     	; 0x8014 <__ftoa_engine+0xe6>
    8024:	ed ea       	ldi	r30, 0xAD	; 173
    8026:	f8 e0       	ldi	r31, 0x08	; 8
    8028:	68 94       	set
    802a:	15 90       	lpm	r1, Z+
    802c:	15 91       	lpm	r17, Z+
    802e:	35 91       	lpm	r19, Z+
    8030:	65 91       	lpm	r22, Z+
    8032:	95 91       	lpm	r25, Z+
    8034:	05 90       	lpm	r0, Z+
    8036:	7f e2       	ldi	r23, 0x2F	; 47
    8038:	73 95       	inc	r23
    803a:	e1 18       	sub	r14, r1
    803c:	f1 0a       	sbc	r15, r17
    803e:	43 0b       	sbc	r20, r19
    8040:	56 0b       	sbc	r21, r22
    8042:	c9 0b       	sbc	r28, r25
    8044:	d0 09       	sbc	r29, r0
    8046:	c0 f7       	brcc	.-16     	; 0x8038 <__ftoa_engine+0x10a>
    8048:	e1 0c       	add	r14, r1
    804a:	f1 1e       	adc	r15, r17
    804c:	43 1f       	adc	r20, r19
    804e:	56 1f       	adc	r21, r22
    8050:	c9 1f       	adc	r28, r25
    8052:	d0 1d       	adc	r29, r0
    8054:	7e f4       	brtc	.+30     	; 0x8074 <__ftoa_engine+0x146>
    8056:	70 33       	cpi	r23, 0x30	; 48
    8058:	11 f4       	brne	.+4      	; 0x805e <__ftoa_engine+0x130>
    805a:	8a 95       	dec	r24
    805c:	e6 cf       	rjmp	.-52     	; 0x802a <__ftoa_engine+0xfc>
    805e:	e8 94       	clt
    8060:	01 50       	subi	r16, 0x01	; 1
    8062:	30 f0       	brcs	.+12     	; 0x8070 <__ftoa_engine+0x142>
    8064:	08 0f       	add	r16, r24
    8066:	0a f4       	brpl	.+2      	; 0x806a <__ftoa_engine+0x13c>
    8068:	00 27       	eor	r16, r16
    806a:	02 17       	cp	r16, r18
    806c:	08 f4       	brcc	.+2      	; 0x8070 <__ftoa_engine+0x142>
    806e:	20 2f       	mov	r18, r16
    8070:	23 95       	inc	r18
    8072:	02 2f       	mov	r16, r18
    8074:	7a 33       	cpi	r23, 0x3A	; 58
    8076:	28 f0       	brcs	.+10     	; 0x8082 <__ftoa_engine+0x154>
    8078:	79 e3       	ldi	r23, 0x39	; 57
    807a:	7d 93       	st	X+, r23
    807c:	2a 95       	dec	r18
    807e:	e9 f7       	brne	.-6      	; 0x807a <__ftoa_engine+0x14c>
    8080:	10 c0       	rjmp	.+32     	; 0x80a2 <__ftoa_engine+0x174>
    8082:	7d 93       	st	X+, r23
    8084:	2a 95       	dec	r18
    8086:	89 f6       	brne	.-94     	; 0x802a <__ftoa_engine+0xfc>
    8088:	06 94       	lsr	r0
    808a:	97 95       	ror	r25
    808c:	67 95       	ror	r22
    808e:	37 95       	ror	r19
    8090:	17 95       	ror	r17
    8092:	17 94       	ror	r1
    8094:	e1 18       	sub	r14, r1
    8096:	f1 0a       	sbc	r15, r17
    8098:	43 0b       	sbc	r20, r19
    809a:	56 0b       	sbc	r21, r22
    809c:	c9 0b       	sbc	r28, r25
    809e:	d0 09       	sbc	r29, r0
    80a0:	98 f0       	brcs	.+38     	; 0x80c8 <__ftoa_engine+0x19a>
    80a2:	23 95       	inc	r18
    80a4:	7e 91       	ld	r23, -X
    80a6:	73 95       	inc	r23
    80a8:	7a 33       	cpi	r23, 0x3A	; 58
    80aa:	08 f0       	brcs	.+2      	; 0x80ae <__ftoa_engine+0x180>
    80ac:	70 e3       	ldi	r23, 0x30	; 48
    80ae:	7c 93       	st	X, r23
    80b0:	20 13       	cpse	r18, r16
    80b2:	b8 f7       	brcc	.-18     	; 0x80a2 <__ftoa_engine+0x174>
    80b4:	7e 91       	ld	r23, -X
    80b6:	70 61       	ori	r23, 0x10	; 16
    80b8:	7d 93       	st	X+, r23
    80ba:	30 f0       	brcs	.+12     	; 0x80c8 <__ftoa_engine+0x19a>
    80bc:	83 95       	inc	r24
    80be:	71 e3       	ldi	r23, 0x31	; 49
    80c0:	7d 93       	st	X+, r23
    80c2:	70 e3       	ldi	r23, 0x30	; 48
    80c4:	2a 95       	dec	r18
    80c6:	e1 f7       	brne	.-8      	; 0x80c0 <__ftoa_engine+0x192>
    80c8:	11 24       	eor	r1, r1
    80ca:	ef 90       	pop	r14
    80cc:	ff 90       	pop	r15
    80ce:	0f 91       	pop	r16
    80d0:	1f 91       	pop	r17
    80d2:	cf 91       	pop	r28
    80d4:	df 91       	pop	r29
    80d6:	99 27       	eor	r25, r25
    80d8:	87 fd       	sbrc	r24, 7
    80da:	90 95       	com	r25
    80dc:	08 95       	ret

000080de <strnlen_P>:
    80de:	fc 01       	movw	r30, r24
    80e0:	05 90       	lpm	r0, Z+
    80e2:	61 50       	subi	r22, 0x01	; 1
    80e4:	70 40       	sbci	r23, 0x00	; 0
    80e6:	01 10       	cpse	r0, r1
    80e8:	d8 f7       	brcc	.-10     	; 0x80e0 <strnlen_P+0x2>
    80ea:	80 95       	com	r24
    80ec:	90 95       	com	r25
    80ee:	8e 0f       	add	r24, r30
    80f0:	9f 1f       	adc	r25, r31
    80f2:	08 95       	ret

000080f4 <strnlen>:
    80f4:	fc 01       	movw	r30, r24
    80f6:	61 50       	subi	r22, 0x01	; 1
    80f8:	70 40       	sbci	r23, 0x00	; 0
    80fa:	01 90       	ld	r0, Z+
    80fc:	01 10       	cpse	r0, r1
    80fe:	d8 f7       	brcc	.-10     	; 0x80f6 <strnlen+0x2>
    8100:	80 95       	com	r24
    8102:	90 95       	com	r25
    8104:	8e 0f       	add	r24, r30
    8106:	9f 1f       	adc	r25, r31
    8108:	08 95       	ret

0000810a <fdevopen>:
    810a:	0f 93       	push	r16
    810c:	1f 93       	push	r17
    810e:	cf 93       	push	r28
    8110:	df 93       	push	r29
    8112:	8c 01       	movw	r16, r24
    8114:	eb 01       	movw	r28, r22
    8116:	00 97       	sbiw	r24, 0x00	; 0
    8118:	11 f4       	brne	.+4      	; 0x811e <fdevopen+0x14>
    811a:	20 97       	sbiw	r28, 0x00	; 0
    811c:	c9 f1       	breq	.+114    	; 0x8190 <fdevopen+0x86>
    811e:	81 e0       	ldi	r24, 0x01	; 1
    8120:	90 e0       	ldi	r25, 0x00	; 0
    8122:	6e e0       	ldi	r22, 0x0E	; 14
    8124:	70 e0       	ldi	r23, 0x00	; 0
    8126:	0e 94 31 42 	call	0x8462	; 0x8462 <calloc>
    812a:	fc 01       	movw	r30, r24
    812c:	9c 01       	movw	r18, r24
    812e:	00 97       	sbiw	r24, 0x00	; 0
    8130:	89 f1       	breq	.+98     	; 0x8194 <fdevopen+0x8a>
    8132:	80 e8       	ldi	r24, 0x80	; 128
    8134:	83 83       	std	Z+3, r24	; 0x03
    8136:	20 97       	sbiw	r28, 0x00	; 0
    8138:	71 f0       	breq	.+28     	; 0x8156 <fdevopen+0x4c>
    813a:	d3 87       	std	Z+11, r29	; 0x0b
    813c:	c2 87       	std	Z+10, r28	; 0x0a
    813e:	81 e8       	ldi	r24, 0x81	; 129
    8140:	83 83       	std	Z+3, r24	; 0x03
    8142:	80 91 f4 05 	lds	r24, 0x05F4
    8146:	90 91 f5 05 	lds	r25, 0x05F5
    814a:	00 97       	sbiw	r24, 0x00	; 0
    814c:	21 f4       	brne	.+8      	; 0x8156 <fdevopen+0x4c>
    814e:	f0 93 f5 05 	sts	0x05F5, r31
    8152:	e0 93 f4 05 	sts	0x05F4, r30
    8156:	01 15       	cp	r16, r1
    8158:	11 05       	cpc	r17, r1
    815a:	e1 f0       	breq	.+56     	; 0x8194 <fdevopen+0x8a>
    815c:	11 87       	std	Z+9, r17	; 0x09
    815e:	00 87       	std	Z+8, r16	; 0x08
    8160:	83 81       	ldd	r24, Z+3	; 0x03
    8162:	82 60       	ori	r24, 0x02	; 2
    8164:	83 83       	std	Z+3, r24	; 0x03
    8166:	80 91 f6 05 	lds	r24, 0x05F6
    816a:	90 91 f7 05 	lds	r25, 0x05F7
    816e:	00 97       	sbiw	r24, 0x00	; 0
    8170:	89 f4       	brne	.+34     	; 0x8194 <fdevopen+0x8a>
    8172:	f0 93 f7 05 	sts	0x05F7, r31
    8176:	e0 93 f6 05 	sts	0x05F6, r30
    817a:	80 91 f8 05 	lds	r24, 0x05F8
    817e:	90 91 f9 05 	lds	r25, 0x05F9
    8182:	00 97       	sbiw	r24, 0x00	; 0
    8184:	39 f4       	brne	.+14     	; 0x8194 <fdevopen+0x8a>
    8186:	f0 93 f9 05 	sts	0x05F9, r31
    818a:	e0 93 f8 05 	sts	0x05F8, r30
    818e:	02 c0       	rjmp	.+4      	; 0x8194 <fdevopen+0x8a>
    8190:	20 e0       	ldi	r18, 0x00	; 0
    8192:	30 e0       	ldi	r19, 0x00	; 0
    8194:	c9 01       	movw	r24, r18
    8196:	df 91       	pop	r29
    8198:	cf 91       	pop	r28
    819a:	1f 91       	pop	r17
    819c:	0f 91       	pop	r16
    819e:	08 95       	ret

000081a0 <fgetc>:
    81a0:	cf 93       	push	r28
    81a2:	df 93       	push	r29
    81a4:	ec 01       	movw	r28, r24
    81a6:	3b 81       	ldd	r19, Y+3	; 0x03
    81a8:	30 ff       	sbrs	r19, 0
    81aa:	36 c0       	rjmp	.+108    	; 0x8218 <fgetc+0x78>
    81ac:	36 ff       	sbrs	r19, 6
    81ae:	09 c0       	rjmp	.+18     	; 0x81c2 <fgetc+0x22>
    81b0:	3f 7b       	andi	r19, 0xBF	; 191
    81b2:	3b 83       	std	Y+3, r19	; 0x03
    81b4:	8e 81       	ldd	r24, Y+6	; 0x06
    81b6:	9f 81       	ldd	r25, Y+7	; 0x07
    81b8:	01 96       	adiw	r24, 0x01	; 1
    81ba:	9f 83       	std	Y+7, r25	; 0x07
    81bc:	8e 83       	std	Y+6, r24	; 0x06
    81be:	2a 81       	ldd	r18, Y+2	; 0x02
    81c0:	29 c0       	rjmp	.+82     	; 0x8214 <fgetc+0x74>
    81c2:	32 ff       	sbrs	r19, 2
    81c4:	0f c0       	rjmp	.+30     	; 0x81e4 <fgetc+0x44>
    81c6:	e8 81       	ld	r30, Y
    81c8:	f9 81       	ldd	r31, Y+1	; 0x01
    81ca:	80 81       	ld	r24, Z
    81cc:	99 27       	eor	r25, r25
    81ce:	87 fd       	sbrc	r24, 7
    81d0:	90 95       	com	r25
    81d2:	00 97       	sbiw	r24, 0x00	; 0
    81d4:	19 f4       	brne	.+6      	; 0x81dc <fgetc+0x3c>
    81d6:	30 62       	ori	r19, 0x20	; 32
    81d8:	3b 83       	std	Y+3, r19	; 0x03
    81da:	1e c0       	rjmp	.+60     	; 0x8218 <fgetc+0x78>
    81dc:	31 96       	adiw	r30, 0x01	; 1
    81de:	f9 83       	std	Y+1, r31	; 0x01
    81e0:	e8 83       	st	Y, r30
    81e2:	11 c0       	rjmp	.+34     	; 0x8206 <fgetc+0x66>
    81e4:	ea 85       	ldd	r30, Y+10	; 0x0a
    81e6:	fb 85       	ldd	r31, Y+11	; 0x0b
    81e8:	ce 01       	movw	r24, r28
    81ea:	09 95       	icall
    81ec:	97 ff       	sbrs	r25, 7
    81ee:	0b c0       	rjmp	.+22     	; 0x8206 <fgetc+0x66>
    81f0:	2b 81       	ldd	r18, Y+3	; 0x03
    81f2:	3f ef       	ldi	r19, 0xFF	; 255
    81f4:	8f 3f       	cpi	r24, 0xFF	; 255
    81f6:	93 07       	cpc	r25, r19
    81f8:	11 f4       	brne	.+4      	; 0x81fe <fgetc+0x5e>
    81fa:	80 e1       	ldi	r24, 0x10	; 16
    81fc:	01 c0       	rjmp	.+2      	; 0x8200 <fgetc+0x60>
    81fe:	80 e2       	ldi	r24, 0x20	; 32
    8200:	82 2b       	or	r24, r18
    8202:	8b 83       	std	Y+3, r24	; 0x03
    8204:	09 c0       	rjmp	.+18     	; 0x8218 <fgetc+0x78>
    8206:	2e 81       	ldd	r18, Y+6	; 0x06
    8208:	3f 81       	ldd	r19, Y+7	; 0x07
    820a:	2f 5f       	subi	r18, 0xFF	; 255
    820c:	3f 4f       	sbci	r19, 0xFF	; 255
    820e:	3f 83       	std	Y+7, r19	; 0x07
    8210:	2e 83       	std	Y+6, r18	; 0x06
    8212:	28 2f       	mov	r18, r24
    8214:	30 e0       	ldi	r19, 0x00	; 0
    8216:	02 c0       	rjmp	.+4      	; 0x821c <fgetc+0x7c>
    8218:	2f ef       	ldi	r18, 0xFF	; 255
    821a:	3f ef       	ldi	r19, 0xFF	; 255
    821c:	c9 01       	movw	r24, r18
    821e:	df 91       	pop	r29
    8220:	cf 91       	pop	r28
    8222:	08 95       	ret

00008224 <fputc>:
    8224:	0f 93       	push	r16
    8226:	1f 93       	push	r17
    8228:	cf 93       	push	r28
    822a:	df 93       	push	r29
    822c:	8c 01       	movw	r16, r24
    822e:	eb 01       	movw	r28, r22
    8230:	8b 81       	ldd	r24, Y+3	; 0x03
    8232:	81 ff       	sbrs	r24, 1
    8234:	1b c0       	rjmp	.+54     	; 0x826c <fputc+0x48>
    8236:	82 ff       	sbrs	r24, 2
    8238:	0d c0       	rjmp	.+26     	; 0x8254 <fputc+0x30>
    823a:	2e 81       	ldd	r18, Y+6	; 0x06
    823c:	3f 81       	ldd	r19, Y+7	; 0x07
    823e:	8c 81       	ldd	r24, Y+4	; 0x04
    8240:	9d 81       	ldd	r25, Y+5	; 0x05
    8242:	28 17       	cp	r18, r24
    8244:	39 07       	cpc	r19, r25
    8246:	64 f4       	brge	.+24     	; 0x8260 <fputc+0x3c>
    8248:	e8 81       	ld	r30, Y
    824a:	f9 81       	ldd	r31, Y+1	; 0x01
    824c:	01 93       	st	Z+, r16
    824e:	f9 83       	std	Y+1, r31	; 0x01
    8250:	e8 83       	st	Y, r30
    8252:	06 c0       	rjmp	.+12     	; 0x8260 <fputc+0x3c>
    8254:	e8 85       	ldd	r30, Y+8	; 0x08
    8256:	f9 85       	ldd	r31, Y+9	; 0x09
    8258:	80 2f       	mov	r24, r16
    825a:	09 95       	icall
    825c:	00 97       	sbiw	r24, 0x00	; 0
    825e:	31 f4       	brne	.+12     	; 0x826c <fputc+0x48>
    8260:	8e 81       	ldd	r24, Y+6	; 0x06
    8262:	9f 81       	ldd	r25, Y+7	; 0x07
    8264:	01 96       	adiw	r24, 0x01	; 1
    8266:	9f 83       	std	Y+7, r25	; 0x07
    8268:	8e 83       	std	Y+6, r24	; 0x06
    826a:	02 c0       	rjmp	.+4      	; 0x8270 <fputc+0x4c>
    826c:	0f ef       	ldi	r16, 0xFF	; 255
    826e:	1f ef       	ldi	r17, 0xFF	; 255
    8270:	c8 01       	movw	r24, r16
    8272:	df 91       	pop	r29
    8274:	cf 91       	pop	r28
    8276:	1f 91       	pop	r17
    8278:	0f 91       	pop	r16
    827a:	08 95       	ret

0000827c <printf>:
    827c:	df 93       	push	r29
    827e:	cf 93       	push	r28
    8280:	cd b7       	in	r28, 0x3d	; 61
    8282:	de b7       	in	r29, 0x3e	; 62
    8284:	fe 01       	movw	r30, r28
    8286:	35 96       	adiw	r30, 0x05	; 5
    8288:	61 91       	ld	r22, Z+
    828a:	71 91       	ld	r23, Z+
    828c:	80 91 f6 05 	lds	r24, 0x05F6
    8290:	90 91 f7 05 	lds	r25, 0x05F7
    8294:	af 01       	movw	r20, r30
    8296:	0e 94 e5 37 	call	0x6fca	; 0x6fca <vfprintf>
    829a:	cf 91       	pop	r28
    829c:	df 91       	pop	r29
    829e:	08 95       	ret

000082a0 <putchar>:
    82a0:	60 91 f6 05 	lds	r22, 0x05F6
    82a4:	70 91 f7 05 	lds	r23, 0x05F7
    82a8:	0e 94 12 41 	call	0x8224	; 0x8224 <fputc>
    82ac:	08 95       	ret

000082ae <puts>:
    82ae:	ef 92       	push	r14
    82b0:	ff 92       	push	r15
    82b2:	0f 93       	push	r16
    82b4:	1f 93       	push	r17
    82b6:	cf 93       	push	r28
    82b8:	df 93       	push	r29
    82ba:	8c 01       	movw	r16, r24
    82bc:	e0 91 f6 05 	lds	r30, 0x05F6
    82c0:	f0 91 f7 05 	lds	r31, 0x05F7
    82c4:	83 81       	ldd	r24, Z+3	; 0x03
    82c6:	81 ff       	sbrs	r24, 1
    82c8:	1f c0       	rjmp	.+62     	; 0x8308 <puts+0x5a>
    82ca:	c0 e0       	ldi	r28, 0x00	; 0
    82cc:	d0 e0       	ldi	r29, 0x00	; 0
    82ce:	0a c0       	rjmp	.+20     	; 0x82e4 <puts+0x36>
    82d0:	db 01       	movw	r26, r22
    82d2:	18 96       	adiw	r26, 0x08	; 8
    82d4:	ed 91       	ld	r30, X+
    82d6:	fc 91       	ld	r31, X
    82d8:	19 97       	sbiw	r26, 0x09	; 9
    82da:	09 95       	icall
    82dc:	00 97       	sbiw	r24, 0x00	; 0
    82de:	11 f0       	breq	.+4      	; 0x82e4 <puts+0x36>
    82e0:	cf ef       	ldi	r28, 0xFF	; 255
    82e2:	df ef       	ldi	r29, 0xFF	; 255
    82e4:	f8 01       	movw	r30, r16
    82e6:	81 91       	ld	r24, Z+
    82e8:	8f 01       	movw	r16, r30
    82ea:	60 91 f6 05 	lds	r22, 0x05F6
    82ee:	70 91 f7 05 	lds	r23, 0x05F7
    82f2:	88 23       	and	r24, r24
    82f4:	69 f7       	brne	.-38     	; 0x82d0 <puts+0x22>
    82f6:	db 01       	movw	r26, r22
    82f8:	18 96       	adiw	r26, 0x08	; 8
    82fa:	ed 91       	ld	r30, X+
    82fc:	fc 91       	ld	r31, X
    82fe:	19 97       	sbiw	r26, 0x09	; 9
    8300:	8a e0       	ldi	r24, 0x0A	; 10
    8302:	09 95       	icall
    8304:	00 97       	sbiw	r24, 0x00	; 0
    8306:	11 f0       	breq	.+4      	; 0x830c <puts+0x5e>
    8308:	cf ef       	ldi	r28, 0xFF	; 255
    830a:	df ef       	ldi	r29, 0xFF	; 255
    830c:	ce 01       	movw	r24, r28
    830e:	df 91       	pop	r29
    8310:	cf 91       	pop	r28
    8312:	1f 91       	pop	r17
    8314:	0f 91       	pop	r16
    8316:	ff 90       	pop	r15
    8318:	ef 90       	pop	r14
    831a:	08 95       	ret

0000831c <sprintf>:
    831c:	0f 93       	push	r16
    831e:	1f 93       	push	r17
    8320:	df 93       	push	r29
    8322:	cf 93       	push	r28
    8324:	cd b7       	in	r28, 0x3d	; 61
    8326:	de b7       	in	r29, 0x3e	; 62
    8328:	2e 97       	sbiw	r28, 0x0e	; 14
    832a:	0f b6       	in	r0, 0x3f	; 63
    832c:	f8 94       	cli
    832e:	de bf       	out	0x3e, r29	; 62
    8330:	0f be       	out	0x3f, r0	; 63
    8332:	cd bf       	out	0x3d, r28	; 61
    8334:	0d 89       	ldd	r16, Y+21	; 0x15
    8336:	1e 89       	ldd	r17, Y+22	; 0x16
    8338:	86 e0       	ldi	r24, 0x06	; 6
    833a:	8c 83       	std	Y+4, r24	; 0x04
    833c:	1a 83       	std	Y+2, r17	; 0x02
    833e:	09 83       	std	Y+1, r16	; 0x01
    8340:	8f ef       	ldi	r24, 0xFF	; 255
    8342:	9f e7       	ldi	r25, 0x7F	; 127
    8344:	9e 83       	std	Y+6, r25	; 0x06
    8346:	8d 83       	std	Y+5, r24	; 0x05
    8348:	9e 01       	movw	r18, r28
    834a:	27 5e       	subi	r18, 0xE7	; 231
    834c:	3f 4f       	sbci	r19, 0xFF	; 255
    834e:	ce 01       	movw	r24, r28
    8350:	01 96       	adiw	r24, 0x01	; 1
    8352:	6f 89       	ldd	r22, Y+23	; 0x17
    8354:	78 8d       	ldd	r23, Y+24	; 0x18
    8356:	a9 01       	movw	r20, r18
    8358:	0e 94 e5 37 	call	0x6fca	; 0x6fca <vfprintf>
    835c:	ef 81       	ldd	r30, Y+7	; 0x07
    835e:	f8 85       	ldd	r31, Y+8	; 0x08
    8360:	e0 0f       	add	r30, r16
    8362:	f1 1f       	adc	r31, r17
    8364:	10 82       	st	Z, r1
    8366:	2e 96       	adiw	r28, 0x0e	; 14
    8368:	0f b6       	in	r0, 0x3f	; 63
    836a:	f8 94       	cli
    836c:	de bf       	out	0x3e, r29	; 62
    836e:	0f be       	out	0x3f, r0	; 63
    8370:	cd bf       	out	0x3d, r28	; 61
    8372:	cf 91       	pop	r28
    8374:	df 91       	pop	r29
    8376:	1f 91       	pop	r17
    8378:	0f 91       	pop	r16
    837a:	08 95       	ret

0000837c <__ultoa_invert>:
    837c:	fa 01       	movw	r30, r20
    837e:	aa 27       	eor	r26, r26
    8380:	28 30       	cpi	r18, 0x08	; 8
    8382:	51 f1       	breq	.+84     	; 0x83d8 <__ultoa_invert+0x5c>
    8384:	20 31       	cpi	r18, 0x10	; 16
    8386:	81 f1       	breq	.+96     	; 0x83e8 <__ultoa_invert+0x6c>
    8388:	e8 94       	clt
    838a:	6f 93       	push	r22
    838c:	6e 7f       	andi	r22, 0xFE	; 254
    838e:	6e 5f       	subi	r22, 0xFE	; 254
    8390:	7f 4f       	sbci	r23, 0xFF	; 255
    8392:	8f 4f       	sbci	r24, 0xFF	; 255
    8394:	9f 4f       	sbci	r25, 0xFF	; 255
    8396:	af 4f       	sbci	r26, 0xFF	; 255
    8398:	b1 e0       	ldi	r27, 0x01	; 1
    839a:	3e d0       	rcall	.+124    	; 0x8418 <__ultoa_invert+0x9c>
    839c:	b4 e0       	ldi	r27, 0x04	; 4
    839e:	3c d0       	rcall	.+120    	; 0x8418 <__ultoa_invert+0x9c>
    83a0:	67 0f       	add	r22, r23
    83a2:	78 1f       	adc	r23, r24
    83a4:	89 1f       	adc	r24, r25
    83a6:	9a 1f       	adc	r25, r26
    83a8:	a1 1d       	adc	r26, r1
    83aa:	68 0f       	add	r22, r24
    83ac:	79 1f       	adc	r23, r25
    83ae:	8a 1f       	adc	r24, r26
    83b0:	91 1d       	adc	r25, r1
    83b2:	a1 1d       	adc	r26, r1
    83b4:	6a 0f       	add	r22, r26
    83b6:	71 1d       	adc	r23, r1
    83b8:	81 1d       	adc	r24, r1
    83ba:	91 1d       	adc	r25, r1
    83bc:	a1 1d       	adc	r26, r1
    83be:	20 d0       	rcall	.+64     	; 0x8400 <__ultoa_invert+0x84>
    83c0:	09 f4       	brne	.+2      	; 0x83c4 <__ultoa_invert+0x48>
    83c2:	68 94       	set
    83c4:	3f 91       	pop	r19
    83c6:	2a e0       	ldi	r18, 0x0A	; 10
    83c8:	26 9f       	mul	r18, r22
    83ca:	11 24       	eor	r1, r1
    83cc:	30 19       	sub	r19, r0
    83ce:	30 5d       	subi	r19, 0xD0	; 208
    83d0:	31 93       	st	Z+, r19
    83d2:	de f6       	brtc	.-74     	; 0x838a <__ultoa_invert+0xe>
    83d4:	cf 01       	movw	r24, r30
    83d6:	08 95       	ret
    83d8:	46 2f       	mov	r20, r22
    83da:	47 70       	andi	r20, 0x07	; 7
    83dc:	40 5d       	subi	r20, 0xD0	; 208
    83de:	41 93       	st	Z+, r20
    83e0:	b3 e0       	ldi	r27, 0x03	; 3
    83e2:	0f d0       	rcall	.+30     	; 0x8402 <__ultoa_invert+0x86>
    83e4:	c9 f7       	brne	.-14     	; 0x83d8 <__ultoa_invert+0x5c>
    83e6:	f6 cf       	rjmp	.-20     	; 0x83d4 <__ultoa_invert+0x58>
    83e8:	46 2f       	mov	r20, r22
    83ea:	4f 70       	andi	r20, 0x0F	; 15
    83ec:	40 5d       	subi	r20, 0xD0	; 208
    83ee:	4a 33       	cpi	r20, 0x3A	; 58
    83f0:	18 f0       	brcs	.+6      	; 0x83f8 <__ultoa_invert+0x7c>
    83f2:	49 5d       	subi	r20, 0xD9	; 217
    83f4:	31 fd       	sbrc	r19, 1
    83f6:	40 52       	subi	r20, 0x20	; 32
    83f8:	41 93       	st	Z+, r20
    83fa:	02 d0       	rcall	.+4      	; 0x8400 <__ultoa_invert+0x84>
    83fc:	a9 f7       	brne	.-22     	; 0x83e8 <__ultoa_invert+0x6c>
    83fe:	ea cf       	rjmp	.-44     	; 0x83d4 <__ultoa_invert+0x58>
    8400:	b4 e0       	ldi	r27, 0x04	; 4
    8402:	a6 95       	lsr	r26
    8404:	97 95       	ror	r25
    8406:	87 95       	ror	r24
    8408:	77 95       	ror	r23
    840a:	67 95       	ror	r22
    840c:	ba 95       	dec	r27
    840e:	c9 f7       	brne	.-14     	; 0x8402 <__ultoa_invert+0x86>
    8410:	00 97       	sbiw	r24, 0x00	; 0
    8412:	61 05       	cpc	r22, r1
    8414:	71 05       	cpc	r23, r1
    8416:	08 95       	ret
    8418:	9b 01       	movw	r18, r22
    841a:	ac 01       	movw	r20, r24
    841c:	0a 2e       	mov	r0, r26
    841e:	06 94       	lsr	r0
    8420:	57 95       	ror	r21
    8422:	47 95       	ror	r20
    8424:	37 95       	ror	r19
    8426:	27 95       	ror	r18
    8428:	ba 95       	dec	r27
    842a:	c9 f7       	brne	.-14     	; 0x841e <__ultoa_invert+0xa2>
    842c:	62 0f       	add	r22, r18
    842e:	73 1f       	adc	r23, r19
    8430:	84 1f       	adc	r24, r20
    8432:	95 1f       	adc	r25, r21
    8434:	a0 1d       	adc	r26, r0
    8436:	08 95       	ret

00008438 <__eerd_byte_m128>:
    8438:	e1 99       	sbic	0x1c, 1	; 28
    843a:	fe cf       	rjmp	.-4      	; 0x8438 <__eerd_byte_m128>
    843c:	9f bb       	out	0x1f, r25	; 31
    843e:	8e bb       	out	0x1e, r24	; 30
    8440:	e0 9a       	sbi	0x1c, 0	; 28
    8442:	99 27       	eor	r25, r25
    8444:	8d b3       	in	r24, 0x1d	; 29
    8446:	08 95       	ret

00008448 <__eewr_byte_m128>:
    8448:	26 2f       	mov	r18, r22

0000844a <__eewr_r18_m128>:
    844a:	e1 99       	sbic	0x1c, 1	; 28
    844c:	fe cf       	rjmp	.-4      	; 0x844a <__eewr_r18_m128>
    844e:	9f bb       	out	0x1f, r25	; 31
    8450:	8e bb       	out	0x1e, r24	; 30
    8452:	2d bb       	out	0x1d, r18	; 29
    8454:	0f b6       	in	r0, 0x3f	; 63
    8456:	f8 94       	cli
    8458:	e2 9a       	sbi	0x1c, 2	; 28
    845a:	e1 9a       	sbi	0x1c, 1	; 28
    845c:	0f be       	out	0x3f, r0	; 63
    845e:	01 96       	adiw	r24, 0x01	; 1
    8460:	08 95       	ret

00008462 <calloc>:
    8462:	ef 92       	push	r14
    8464:	ff 92       	push	r15
    8466:	0f 93       	push	r16
    8468:	1f 93       	push	r17
    846a:	cf 93       	push	r28
    846c:	df 93       	push	r29
    846e:	68 9f       	mul	r22, r24
    8470:	80 01       	movw	r16, r0
    8472:	69 9f       	mul	r22, r25
    8474:	10 0d       	add	r17, r0
    8476:	78 9f       	mul	r23, r24
    8478:	10 0d       	add	r17, r0
    847a:	11 24       	eor	r1, r1
    847c:	c8 01       	movw	r24, r16
    847e:	0e 94 56 42 	call	0x84ac	; 0x84ac <malloc>
    8482:	e8 2e       	mov	r14, r24
    8484:	e7 01       	movw	r28, r14
    8486:	7e 01       	movw	r14, r28
    8488:	f9 2e       	mov	r15, r25
    848a:	e7 01       	movw	r28, r14
    848c:	20 97       	sbiw	r28, 0x00	; 0
    848e:	31 f0       	breq	.+12     	; 0x849c <calloc+0x3a>
    8490:	8e 2d       	mov	r24, r14
    8492:	60 e0       	ldi	r22, 0x00	; 0
    8494:	70 e0       	ldi	r23, 0x00	; 0
    8496:	a8 01       	movw	r20, r16
    8498:	0e 94 89 43 	call	0x8712	; 0x8712 <memset>
    849c:	ce 01       	movw	r24, r28
    849e:	df 91       	pop	r29
    84a0:	cf 91       	pop	r28
    84a2:	1f 91       	pop	r17
    84a4:	0f 91       	pop	r16
    84a6:	ff 90       	pop	r15
    84a8:	ef 90       	pop	r14
    84aa:	08 95       	ret

000084ac <malloc>:
    84ac:	cf 93       	push	r28
    84ae:	df 93       	push	r29
    84b0:	82 30       	cpi	r24, 0x02	; 2
    84b2:	91 05       	cpc	r25, r1
    84b4:	10 f4       	brcc	.+4      	; 0x84ba <malloc+0xe>
    84b6:	82 e0       	ldi	r24, 0x02	; 2
    84b8:	90 e0       	ldi	r25, 0x00	; 0
    84ba:	e0 91 fc 05 	lds	r30, 0x05FC
    84be:	f0 91 fd 05 	lds	r31, 0x05FD
    84c2:	40 e0       	ldi	r20, 0x00	; 0
    84c4:	50 e0       	ldi	r21, 0x00	; 0
    84c6:	20 e0       	ldi	r18, 0x00	; 0
    84c8:	30 e0       	ldi	r19, 0x00	; 0
    84ca:	26 c0       	rjmp	.+76     	; 0x8518 <malloc+0x6c>
    84cc:	60 81       	ld	r22, Z
    84ce:	71 81       	ldd	r23, Z+1	; 0x01
    84d0:	68 17       	cp	r22, r24
    84d2:	79 07       	cpc	r23, r25
    84d4:	e0 f0       	brcs	.+56     	; 0x850e <malloc+0x62>
    84d6:	68 17       	cp	r22, r24
    84d8:	79 07       	cpc	r23, r25
    84da:	81 f4       	brne	.+32     	; 0x84fc <malloc+0x50>
    84dc:	82 81       	ldd	r24, Z+2	; 0x02
    84de:	93 81       	ldd	r25, Z+3	; 0x03
    84e0:	21 15       	cp	r18, r1
    84e2:	31 05       	cpc	r19, r1
    84e4:	31 f0       	breq	.+12     	; 0x84f2 <malloc+0x46>
    84e6:	d9 01       	movw	r26, r18
    84e8:	13 96       	adiw	r26, 0x03	; 3
    84ea:	9c 93       	st	X, r25
    84ec:	8e 93       	st	-X, r24
    84ee:	12 97       	sbiw	r26, 0x02	; 2
    84f0:	2b c0       	rjmp	.+86     	; 0x8548 <malloc+0x9c>
    84f2:	90 93 fd 05 	sts	0x05FD, r25
    84f6:	80 93 fc 05 	sts	0x05FC, r24
    84fa:	26 c0       	rjmp	.+76     	; 0x8548 <malloc+0x9c>
    84fc:	41 15       	cp	r20, r1
    84fe:	51 05       	cpc	r21, r1
    8500:	19 f0       	breq	.+6      	; 0x8508 <malloc+0x5c>
    8502:	64 17       	cp	r22, r20
    8504:	75 07       	cpc	r23, r21
    8506:	18 f4       	brcc	.+6      	; 0x850e <malloc+0x62>
    8508:	ab 01       	movw	r20, r22
    850a:	e9 01       	movw	r28, r18
    850c:	df 01       	movw	r26, r30
    850e:	9f 01       	movw	r18, r30
    8510:	72 81       	ldd	r23, Z+2	; 0x02
    8512:	63 81       	ldd	r22, Z+3	; 0x03
    8514:	e7 2f       	mov	r30, r23
    8516:	f6 2f       	mov	r31, r22
    8518:	30 97       	sbiw	r30, 0x00	; 0
    851a:	c1 f6       	brne	.-80     	; 0x84cc <malloc+0x20>
    851c:	41 15       	cp	r20, r1
    851e:	51 05       	cpc	r21, r1
    8520:	01 f1       	breq	.+64     	; 0x8562 <malloc+0xb6>
    8522:	48 1b       	sub	r20, r24
    8524:	59 0b       	sbc	r21, r25
    8526:	44 30       	cpi	r20, 0x04	; 4
    8528:	51 05       	cpc	r21, r1
    852a:	80 f4       	brcc	.+32     	; 0x854c <malloc+0xa0>
    852c:	12 96       	adiw	r26, 0x02	; 2
    852e:	8d 91       	ld	r24, X+
    8530:	9c 91       	ld	r25, X
    8532:	13 97       	sbiw	r26, 0x03	; 3
    8534:	20 97       	sbiw	r28, 0x00	; 0
    8536:	19 f0       	breq	.+6      	; 0x853e <malloc+0x92>
    8538:	9b 83       	std	Y+3, r25	; 0x03
    853a:	8a 83       	std	Y+2, r24	; 0x02
    853c:	04 c0       	rjmp	.+8      	; 0x8546 <malloc+0x9a>
    853e:	90 93 fd 05 	sts	0x05FD, r25
    8542:	80 93 fc 05 	sts	0x05FC, r24
    8546:	fd 01       	movw	r30, r26
    8548:	32 96       	adiw	r30, 0x02	; 2
    854a:	46 c0       	rjmp	.+140    	; 0x85d8 <malloc+0x12c>
    854c:	fd 01       	movw	r30, r26
    854e:	e4 0f       	add	r30, r20
    8550:	f5 1f       	adc	r31, r21
    8552:	81 93       	st	Z+, r24
    8554:	91 93       	st	Z+, r25
    8556:	42 50       	subi	r20, 0x02	; 2
    8558:	50 40       	sbci	r21, 0x00	; 0
    855a:	11 96       	adiw	r26, 0x01	; 1
    855c:	5c 93       	st	X, r21
    855e:	4e 93       	st	-X, r20
    8560:	3b c0       	rjmp	.+118    	; 0x85d8 <malloc+0x12c>
    8562:	20 91 fa 05 	lds	r18, 0x05FA
    8566:	30 91 fb 05 	lds	r19, 0x05FB
    856a:	21 15       	cp	r18, r1
    856c:	31 05       	cpc	r19, r1
    856e:	41 f4       	brne	.+16     	; 0x8580 <malloc+0xd4>
    8570:	20 91 f8 02 	lds	r18, 0x02F8
    8574:	30 91 f9 02 	lds	r19, 0x02F9
    8578:	30 93 fb 05 	sts	0x05FB, r19
    857c:	20 93 fa 05 	sts	0x05FA, r18
    8580:	20 91 fa 02 	lds	r18, 0x02FA
    8584:	30 91 fb 02 	lds	r19, 0x02FB
    8588:	21 15       	cp	r18, r1
    858a:	31 05       	cpc	r19, r1
    858c:	41 f4       	brne	.+16     	; 0x859e <malloc+0xf2>
    858e:	2d b7       	in	r18, 0x3d	; 61
    8590:	3e b7       	in	r19, 0x3e	; 62
    8592:	40 91 f6 02 	lds	r20, 0x02F6
    8596:	50 91 f7 02 	lds	r21, 0x02F7
    859a:	24 1b       	sub	r18, r20
    859c:	35 0b       	sbc	r19, r21
    859e:	e0 91 fa 05 	lds	r30, 0x05FA
    85a2:	f0 91 fb 05 	lds	r31, 0x05FB
    85a6:	e2 17       	cp	r30, r18
    85a8:	f3 07       	cpc	r31, r19
    85aa:	a0 f4       	brcc	.+40     	; 0x85d4 <malloc+0x128>
    85ac:	2e 1b       	sub	r18, r30
    85ae:	3f 0b       	sbc	r19, r31
    85b0:	28 17       	cp	r18, r24
    85b2:	39 07       	cpc	r19, r25
    85b4:	78 f0       	brcs	.+30     	; 0x85d4 <malloc+0x128>
    85b6:	ac 01       	movw	r20, r24
    85b8:	4e 5f       	subi	r20, 0xFE	; 254
    85ba:	5f 4f       	sbci	r21, 0xFF	; 255
    85bc:	24 17       	cp	r18, r20
    85be:	35 07       	cpc	r19, r21
    85c0:	48 f0       	brcs	.+18     	; 0x85d4 <malloc+0x128>
    85c2:	4e 0f       	add	r20, r30
    85c4:	5f 1f       	adc	r21, r31
    85c6:	50 93 fb 05 	sts	0x05FB, r21
    85ca:	40 93 fa 05 	sts	0x05FA, r20
    85ce:	81 93       	st	Z+, r24
    85d0:	91 93       	st	Z+, r25
    85d2:	02 c0       	rjmp	.+4      	; 0x85d8 <malloc+0x12c>
    85d4:	e0 e0       	ldi	r30, 0x00	; 0
    85d6:	f0 e0       	ldi	r31, 0x00	; 0
    85d8:	cf 01       	movw	r24, r30
    85da:	df 91       	pop	r29
    85dc:	cf 91       	pop	r28
    85de:	08 95       	ret

000085e0 <free>:
    85e0:	cf 93       	push	r28
    85e2:	df 93       	push	r29
    85e4:	00 97       	sbiw	r24, 0x00	; 0
    85e6:	09 f4       	brne	.+2      	; 0x85ea <free+0xa>
    85e8:	91 c0       	rjmp	.+290    	; 0x870c <free+0x12c>
    85ea:	fc 01       	movw	r30, r24
    85ec:	32 97       	sbiw	r30, 0x02	; 2
    85ee:	13 82       	std	Z+3, r1	; 0x03
    85f0:	12 82       	std	Z+2, r1	; 0x02
    85f2:	60 91 fc 05 	lds	r22, 0x05FC
    85f6:	70 91 fd 05 	lds	r23, 0x05FD
    85fa:	61 15       	cp	r22, r1
    85fc:	71 05       	cpc	r23, r1
    85fe:	81 f4       	brne	.+32     	; 0x8620 <free+0x40>
    8600:	20 81       	ld	r18, Z
    8602:	31 81       	ldd	r19, Z+1	; 0x01
    8604:	28 0f       	add	r18, r24
    8606:	39 1f       	adc	r19, r25
    8608:	80 91 fa 05 	lds	r24, 0x05FA
    860c:	90 91 fb 05 	lds	r25, 0x05FB
    8610:	82 17       	cp	r24, r18
    8612:	93 07       	cpc	r25, r19
    8614:	99 f5       	brne	.+102    	; 0x867c <free+0x9c>
    8616:	f0 93 fb 05 	sts	0x05FB, r31
    861a:	e0 93 fa 05 	sts	0x05FA, r30
    861e:	76 c0       	rjmp	.+236    	; 0x870c <free+0x12c>
    8620:	db 01       	movw	r26, r22
    8622:	80 e0       	ldi	r24, 0x00	; 0
    8624:	90 e0       	ldi	r25, 0x00	; 0
    8626:	02 c0       	rjmp	.+4      	; 0x862c <free+0x4c>
    8628:	cd 01       	movw	r24, r26
    862a:	d9 01       	movw	r26, r18
    862c:	ae 17       	cp	r26, r30
    862e:	bf 07       	cpc	r27, r31
    8630:	48 f4       	brcc	.+18     	; 0x8644 <free+0x64>
    8632:	12 96       	adiw	r26, 0x02	; 2
    8634:	2d 91       	ld	r18, X+
    8636:	3c 91       	ld	r19, X
    8638:	13 97       	sbiw	r26, 0x03	; 3
    863a:	21 15       	cp	r18, r1
    863c:	31 05       	cpc	r19, r1
    863e:	a1 f7       	brne	.-24     	; 0x8628 <free+0x48>
    8640:	cd 01       	movw	r24, r26
    8642:	21 c0       	rjmp	.+66     	; 0x8686 <free+0xa6>
    8644:	b3 83       	std	Z+3, r27	; 0x03
    8646:	a2 83       	std	Z+2, r26	; 0x02
    8648:	ef 01       	movw	r28, r30
    864a:	49 91       	ld	r20, Y+
    864c:	59 91       	ld	r21, Y+
    864e:	9e 01       	movw	r18, r28
    8650:	24 0f       	add	r18, r20
    8652:	35 1f       	adc	r19, r21
    8654:	a2 17       	cp	r26, r18
    8656:	b3 07       	cpc	r27, r19
    8658:	79 f4       	brne	.+30     	; 0x8678 <free+0x98>
    865a:	2d 91       	ld	r18, X+
    865c:	3c 91       	ld	r19, X
    865e:	11 97       	sbiw	r26, 0x01	; 1
    8660:	24 0f       	add	r18, r20
    8662:	35 1f       	adc	r19, r21
    8664:	2e 5f       	subi	r18, 0xFE	; 254
    8666:	3f 4f       	sbci	r19, 0xFF	; 255
    8668:	31 83       	std	Z+1, r19	; 0x01
    866a:	20 83       	st	Z, r18
    866c:	12 96       	adiw	r26, 0x02	; 2
    866e:	2d 91       	ld	r18, X+
    8670:	3c 91       	ld	r19, X
    8672:	13 97       	sbiw	r26, 0x03	; 3
    8674:	33 83       	std	Z+3, r19	; 0x03
    8676:	22 83       	std	Z+2, r18	; 0x02
    8678:	00 97       	sbiw	r24, 0x00	; 0
    867a:	29 f4       	brne	.+10     	; 0x8686 <free+0xa6>
    867c:	f0 93 fd 05 	sts	0x05FD, r31
    8680:	e0 93 fc 05 	sts	0x05FC, r30
    8684:	43 c0       	rjmp	.+134    	; 0x870c <free+0x12c>
    8686:	dc 01       	movw	r26, r24
    8688:	13 96       	adiw	r26, 0x03	; 3
    868a:	fc 93       	st	X, r31
    868c:	ee 93       	st	-X, r30
    868e:	12 97       	sbiw	r26, 0x02	; 2
    8690:	4d 91       	ld	r20, X+
    8692:	5d 91       	ld	r21, X+
    8694:	a4 0f       	add	r26, r20
    8696:	b5 1f       	adc	r27, r21
    8698:	ea 17       	cp	r30, r26
    869a:	fb 07       	cpc	r31, r27
    869c:	69 f4       	brne	.+26     	; 0x86b8 <free+0xd8>
    869e:	20 81       	ld	r18, Z
    86a0:	31 81       	ldd	r19, Z+1	; 0x01
    86a2:	24 0f       	add	r18, r20
    86a4:	35 1f       	adc	r19, r21
    86a6:	2e 5f       	subi	r18, 0xFE	; 254
    86a8:	3f 4f       	sbci	r19, 0xFF	; 255
    86aa:	ec 01       	movw	r28, r24
    86ac:	39 83       	std	Y+1, r19	; 0x01
    86ae:	28 83       	st	Y, r18
    86b0:	22 81       	ldd	r18, Z+2	; 0x02
    86b2:	33 81       	ldd	r19, Z+3	; 0x03
    86b4:	3b 83       	std	Y+3, r19	; 0x03
    86b6:	2a 83       	std	Y+2, r18	; 0x02
    86b8:	e0 e0       	ldi	r30, 0x00	; 0
    86ba:	f0 e0       	ldi	r31, 0x00	; 0
    86bc:	02 c0       	rjmp	.+4      	; 0x86c2 <free+0xe2>
    86be:	fb 01       	movw	r30, r22
    86c0:	bc 01       	movw	r22, r24
    86c2:	db 01       	movw	r26, r22
    86c4:	12 96       	adiw	r26, 0x02	; 2
    86c6:	8d 91       	ld	r24, X+
    86c8:	9c 91       	ld	r25, X
    86ca:	13 97       	sbiw	r26, 0x03	; 3
    86cc:	00 97       	sbiw	r24, 0x00	; 0
    86ce:	b9 f7       	brne	.-18     	; 0x86be <free+0xde>
    86d0:	9b 01       	movw	r18, r22
    86d2:	2e 5f       	subi	r18, 0xFE	; 254
    86d4:	3f 4f       	sbci	r19, 0xFF	; 255
    86d6:	8d 91       	ld	r24, X+
    86d8:	9c 91       	ld	r25, X
    86da:	11 97       	sbiw	r26, 0x01	; 1
    86dc:	82 0f       	add	r24, r18
    86de:	93 1f       	adc	r25, r19
    86e0:	40 91 fa 05 	lds	r20, 0x05FA
    86e4:	50 91 fb 05 	lds	r21, 0x05FB
    86e8:	48 17       	cp	r20, r24
    86ea:	59 07       	cpc	r21, r25
    86ec:	79 f4       	brne	.+30     	; 0x870c <free+0x12c>
    86ee:	30 97       	sbiw	r30, 0x00	; 0
    86f0:	29 f4       	brne	.+10     	; 0x86fc <free+0x11c>
    86f2:	10 92 fd 05 	sts	0x05FD, r1
    86f6:	10 92 fc 05 	sts	0x05FC, r1
    86fa:	02 c0       	rjmp	.+4      	; 0x8700 <free+0x120>
    86fc:	13 82       	std	Z+3, r1	; 0x03
    86fe:	12 82       	std	Z+2, r1	; 0x02
    8700:	22 50       	subi	r18, 0x02	; 2
    8702:	30 40       	sbci	r19, 0x00	; 0
    8704:	30 93 fb 05 	sts	0x05FB, r19
    8708:	20 93 fa 05 	sts	0x05FA, r18
    870c:	df 91       	pop	r29
    870e:	cf 91       	pop	r28
    8710:	08 95       	ret

00008712 <memset>:
    8712:	dc 01       	movw	r26, r24
    8714:	01 c0       	rjmp	.+2      	; 0x8718 <memset+0x6>
    8716:	6d 93       	st	X+, r22
    8718:	41 50       	subi	r20, 0x01	; 1
    871a:	50 40       	sbci	r21, 0x00	; 0
    871c:	e0 f7       	brcc	.-8      	; 0x8716 <memset+0x4>
    871e:	08 95       	ret

00008720 <_exit>:
    8720:	f8 94       	cli

00008722 <__stop_program>:
    8722:	ff cf       	rjmp	.-2      	; 0x8722 <__stop_program>
