INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EDC/Documents/VHDL_MP_8085/VHDL_MP_8085.srcs/sim_1/new/test_bench_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench_register_file'
