Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto c1605e5a917348db912d114694394ebc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_top_behav xil_defaultlib.simulation_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ila_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.content_routine
Compiling module xil_defaultlib.signal_generator_default
Compiling module xil_defaultlib.aars_video_top
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_top_behav
