// Seed: 3193964791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_21;
  wire id_22;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd0,
    parameter id_13 = 32'd29,
    parameter id_5  = 32'd51,
    parameter id_6  = 32'd42,
    parameter id_7  = 32'd34
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire _id_13;
  output wire id_12;
  inout wire _id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire _id_7;
  inout wire _id_6;
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 'b0 : id_5] id_16;
  ;
  logic [id_13 : id_7] id_17;
  logic id_18 = 1'b0;
  module_0 modCall_1 (
      id_14,
      id_2,
      id_3,
      id_2,
      id_14,
      id_9,
      id_18,
      id_15,
      id_14,
      id_2,
      id_2,
      id_12,
      id_16,
      id_8,
      id_8,
      id_4,
      id_16,
      id_14,
      id_4,
      id_16
  );
  logic [1 : id_6] id_19;
  wire id_20;
  wire id_21;
  ;
  logic [-1 : id_11] id_22;
  ;
  wire id_23;
  wire [-1  !=  1 'b0 : 1] id_24;
endmodule
