<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Netlist Optimizations</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="jquery-ui/1.10.2/css/smoothness/jquery-ui-1.10.2.custom.min.css">
<link rel="stylesheet" type="text/css" href="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="jquery/1.11.3/jquery-1.11.3.min.js"></script>
<script type="text/javascript" src="jquery-ui/1.10.2/js/jquery-ui-1.10.2.custom.min.js"></script>
<script type="text/javascript" src="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.min.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Node</TH>
<TH>Action</TH>
<TH>Operation</TH>
<TH>Reason</TH>
<TH>Node Port</TH>
<TH>Node Port Name</TH>
<TH>Destination Node</TH>
<TH>Destination Port</TH>
<TH>Destination Port Name</TH>
</TR>
</thead><tbody><TR >
<TD >clk~inputCLKENA0</TD>
<TD >Created</TD>
<TD >Placement</TD>
<TD >Fitter Periphery Placement</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >reset~inputCLKENA0</TD>
<TD >Created</TD>
<TD >Placement</TD>
<TD >Fitter Periphery Placement</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >finished~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >finished~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[0]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[0]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[1]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[1]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[2]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[2]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[3]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[3]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[4]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[4]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[5]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[5]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[6]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[6]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[7]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[7]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[8]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[8]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[9]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[9]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[10]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[10]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[11]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[11]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[12]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[12]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[13]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[13]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[14]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[14]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[15]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[15]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[16]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[16]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[17]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[17]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[18]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[18]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[19]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[19]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[20]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[20]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[21]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[21]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[22]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[22]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[23]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[23]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[25]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[25]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[26]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[26]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[27]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[27]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[28]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[28]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[29]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[29]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[30]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[30]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[31]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[31]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_D[0][62]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_D[0][62]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_D[17][63]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_D[17][63]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[1][0]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[1][0]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[7][5]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[7][5]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[11][1]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[11][1]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[11][5]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[11][5]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[12][15]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[12][15]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[13][1]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[13][1]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[13][2]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[13][2]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[13][16]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[13][16]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[13][17]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[13][17]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[16][5]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[16][5]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[17][0]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[17][0]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[17][6]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[17][6]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[17][8]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[17][8]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[18][15]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[18][15]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[20][14]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[20][14]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[21][4]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[21][4]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[22][6]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[22][6]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[23][14]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[23][14]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[23][15]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[23][15]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[24][3]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[24][3]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[25][5]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[25][5]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[25][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[25][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[26][5]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[26][5]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[26][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[26][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[26][12]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[26][12]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[26][29]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[26][29]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[27][16]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[27][16]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[28][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[28][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[28][14]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[28][14]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[29][10]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[29][10]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[14][0]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[14][0]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[14][3]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[14][3]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[14][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[14][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[16][15]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[16][15]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[17][5]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[17][5]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[17][11]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[17][11]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[17][16]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[17][16]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[21][8]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[21][8]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[22][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[22][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[23][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[23][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[23][12]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[23][12]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[24][16]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[24][16]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[29][25]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[29][25]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][0]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][0]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][1]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][1]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][3]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][3]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][5]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][5]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][15]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][15]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][19]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][19]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][21]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][21]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][22]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][22]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][23]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][23]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][24]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][24]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][25]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][25]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][26]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][26]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][27]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][27]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_z[31][29]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_z[31][29]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
