$date
	Wed Sep 17 07:09:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sub8 $end
$var wire 9 ! signed_diff [8:0] $end
$var wire 8 " diff_low8 [7:0] $end
$var wire 1 # borrow $end
$var reg 8 $ a [7:0] $end
$var reg 8 % b [7:0] $end
$var reg 9 & diff [8:0] $end
$var integer 32 ' i [31:0] $end
$scope task sub8_task $end
$var reg 9 ( d [8:0] $end
$var reg 8 ) x [7:0] $end
$var reg 8 * y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
bx (
bx '
bx &
b10100 %
b110010 $
x#
bx "
bx !
$end
#1
b11110 "
0#
b110010 %
b10100 $
b11110 !
b11110 &
b11110 (
b10100 *
b110010 )
#2
b11100010 "
1#
b1 %
b0 $
b111100010 !
b111100010 &
b111100010 (
b110010 *
b10100 )
#3
b11111111 "
b10000001 %
b100100 $
b0 '
b111111111 !
b111111111 &
b111111111 (
b1 *
b0 )
#4
b10100011 "
b1100011 %
b1001 $
b1 '
b110100011 !
b110100011 &
b110100011 (
b10000001 *
b100100 )
#5
b10100110 "
b10001101 %
b1101 $
b10 '
b110100110 !
b110100110 &
b110100110 (
b1100011 *
b1001 )
#6
b10000000 "
b10010 %
b1100101 $
b11 '
b110000000 !
b110000000 &
b110000000 (
b10001101 *
b1101 )
#7
b1010011 "
0#
b100 '
b1010011 !
b1010011 &
b1010011 (
b10010 *
b1100101 )
#8
