Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jun  2 13:49:44 2021
| Host         : MEN-1339-10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file blinky_bd_wrapper_control_sets_placed.rpt
| Design       : blinky_bd_wrapper
| Device       : xczu4eg
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              44 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                                Clock Signal                                |                                          Enable Signal                                          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg_0 |                                                                                                 |                  |                1 |              1 |         1.00 |
| ~blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg_0 |                                                                                                 |                  |                1 |              1 |         1.00 |
| ~blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg_0 | blinky_bd_i/test_top_0/inst/config_manager/prog_reset_generator/active_cycle_counter[1]_i_1_n_0 |                  |                1 |              2 |         2.00 |
| ~blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/logic_clk_out    |                                                                                                 |                  |                2 |              2 |         1.00 |
|  blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                | blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in                                 |                  |                2 |              2 |         1.00 |
|  blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                |                                                                                                 |                  |                3 |             12 |         4.00 |
| ~blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/logic_clk_out    | blinky_bd_i/test_top_0/inst/sc_manager/prog_reset_generator/active_cycle_counter                |                  |                3 |             13 |         4.33 |
| ~blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/logic_clk_out    | blinky_bd_i/test_top_0/inst/sc_manager/clk_en_generator/active_cycle_counter                    |                  |                2 |             13 |         6.50 |
|  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg_0 | blinky_bd_i/test_top_0/inst/config_manager/prog_reset_generator/E[0]                            |                  |                3 |             14 |         4.67 |
+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


